Fitter report for top
Sun Dec 08 02:37:03 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec 08 02:37:03 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C20F484C7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,559 / 18,752 ( 24 % )                         ;
;     Total combinational functions  ; 4,153 / 18,752 ( 22 % )                         ;
;     Dedicated logic registers      ; 2,148 / 18,752 ( 11 % )                         ;
; Total registers                    ; 2148                                            ;
; Total pins                         ; 30 / 315 ( 10 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 25,339 / 239,616 ( 11 % )                       ;
; Embedded Multiplier 9-bit elements ; 23 / 52 ( 44 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                               ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[0]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[1]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[2]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[3]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[4]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[5]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[6]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[7]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[8]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[9]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[10]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[11]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[12]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[13]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[14]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[15]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[16]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[17]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[17]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[19]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[19]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[20]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[20]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[21]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[21]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[22]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[22]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[23]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[23]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[24]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[24]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[25]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[25]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[26]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[26]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[27]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[27]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[28]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[28]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[29]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[29]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[30]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[30]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[31]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[31]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[32]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[32]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[33]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[33]         ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                  ; REGOUT           ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[0]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[0]~0        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[1]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[1]~1        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[2]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[2]~2        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[3]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[3]~3        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[4]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[4]~4        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[5]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[5]~5        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[6]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[6]~6        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[7]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[7]~7        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[8]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[8]~8        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[9]          ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[9]~9        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[10]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[10]~10      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[11]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[11]~11      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[12]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[12]~12      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[13]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[13]~13      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[14]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[14]~14      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[15]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[15]~15      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[16]         ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ; DATAB            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[16]~16      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[0]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[1]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[2]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[3]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[4]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[5]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[6]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[7]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[8]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[9]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[10] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[11] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[12] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[13] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[14] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[15] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[16] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_b_dffe1_dffe1[17] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ; DATAA            ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6620 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6620 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6617    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/output_files/top.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 4,559 / 18,752 ( 24 % )   ;
;     -- Combinational with no register       ; 2411                      ;
;     -- Register only                        ; 406                       ;
;     -- Combinational with a register        ; 1742                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1566                      ;
;     -- 3 input functions                    ; 1630                      ;
;     -- <=2 input functions                  ; 957                       ;
;     -- Register only                        ; 406                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 3113                      ;
;     -- arithmetic mode                      ; 1040                      ;
;                                             ;                           ;
; Total registers*                            ; 2,148 / 19,649 ( 11 % )   ;
;     -- Dedicated logic registers            ; 2,148 / 18,752 ( 11 % )   ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 323 / 1,172 ( 28 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 30 / 315 ( 10 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
;                                             ;                           ;
; Global signals                              ; 3                         ;
; M4Ks                                        ; 13 / 52 ( 25 % )          ;
; Total block memory bits                     ; 25,339 / 239,616 ( 11 % ) ;
; Total block memory implementation bits      ; 59,904 / 239,616 ( 25 % ) ;
; Embedded Multiplier 9-bit elements          ; 23 / 52 ( 44 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 12% / 12% / 12%           ;
; Peak interconnect usage (total/H/V)         ; 39% / 37% / 42%           ;
; Maximum fan-out                             ; 2183                      ;
; Highest non-global fan-out                  ; 372                       ;
; Total fan-out                               ; 19547                     ;
; Average fan-out                             ; 2.92                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4559 / 18752 ( 24 % ) ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 2411                  ; 0                              ;
;     -- Register only                        ; 406                   ; 0                              ;
;     -- Combinational with a register        ; 1742                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1566                  ; 0                              ;
;     -- 3 input functions                    ; 1630                  ; 0                              ;
;     -- <=2 input functions                  ; 957                   ; 0                              ;
;     -- Register only                        ; 406                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3113                  ; 0                              ;
;     -- arithmetic mode                      ; 1040                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2148                  ; 0                              ;
;     -- Dedicated logic registers            ; 2148 / 18752 ( 11 % ) ; 0 / 18752 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 323 / 1172 ( 28 % )   ; 0 / 1172 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 30                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 23 / 52 ( 44 % )      ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 25339                 ; 0                              ;
; Total RAM block bits                        ; 59904                 ; 0                              ;
; M4K                                         ; 13 / 52 ( 25 % )      ; 0 / 52 ( 0 % )                 ;
; Clock control block                         ; 3 / 20 ( 15 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 20157                 ; 0                              ;
;     -- Registered Connections               ; 5971                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 2                     ; 0                              ;
;     -- Output Ports                         ; 28                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; KEY[0] ; M1    ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; KEY[1] ; M2    ; 1        ; 0            ; 13           ; 3           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0] ; G11   ; 3        ; 20           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[1] ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[2] ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[3] ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[4] ; A10   ; 3        ; 20           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[5] ; H11   ; 3        ; 20           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[6] ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[0] ; G8    ; 3        ; 7            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[1] ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[2] ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[3] ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[4] ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[5] ; H3    ; 2        ; 0            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[6] ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[0] ; AA11  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[1] ; E11   ; 3        ; 22           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[2] ; A13   ; 4        ; 26           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[3] ; B14   ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[4] ; AB11  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[5] ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[6] ; B13   ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[0] ; F10   ; 3        ; 18           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[1] ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[2] ; H10   ; 3        ; 15           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[3] ; A9    ; 3        ; 15           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[4] ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[5] ; H9    ; 3        ; 15           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[6] ; F11   ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 41 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 8 / 33 ( 24 % )  ; 3.3V          ; --           ;
; 3        ; 17 / 43 ( 40 % ) ; 3.3V          ; --           ;
; 4        ; 3 / 40 ( 8 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 39 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 36 ( 3 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 2 / 43 ( 5 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 304        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 298        ; 3        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 293        ; 3        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 287        ; 3        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 128        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 127        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 303        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 297        ; 3        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 292        ; 3        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 286        ; 3        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 278        ; 4        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 296        ; 3        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 294        ; 3        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 27         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 299        ; 3        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 290        ; 3        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 42         ; 1        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 192        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R21      ; 190        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 191        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 189        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 182        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                            ; 4559 (1)    ; 2148 (0)                  ; 0 (0)         ; 25339       ; 13   ; 23           ; 1       ; 11        ; 30   ; 0            ; 2411 (1)     ; 406 (0)           ; 1742 (0)         ; |top                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |riscv_core:rv32i|                                                                                           ; 4530 (443)  ; 2148 (0)                  ; 0 (0)         ; 25339       ; 13   ; 23           ; 1       ; 11        ; 0    ; 0            ; 2382 (411)   ; 406 (0)           ; 1742 (55)        ; |top|riscv_core:rv32i                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |DRAM:dmem|                                                                                               ; 137 (137)   ; 75 (75)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 4 (4)             ; 81 (81)          ; |top|riscv_core:rv32i|DRAM:dmem                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_82g1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |FPU:fpu|                                                                                                 ; 2778 (8)    ; 1558 (0)                  ; 0 (0)         ; 4859        ; 5    ; 23           ; 1       ; 11        ; 0    ; 0            ; 1205 (8)     ; 242 (0)           ; 1331 (1)         ; |top|riscv_core:rv32i|FPU:fpu                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |fpu_add_sub:fpu_add_sub_inst|                                                                         ; 757 (0)     ; 305 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 432 (0)      ; 45 (0)            ; 280 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|                             ; 757 (330)   ; 305 (217)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 432 (120)    ; 45 (45)           ; 280 (147)        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component                                                                                                                                                                                                                                                                                                ; work         ;
;                |fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|                                                  ; 105 (105)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 0 (0)             ; 9 (9)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift                                                                                                                                                                                                                                                  ; work         ;
;                |fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|                                                  ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 31 (31)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift                                                                                                                                                                                                                                                  ; work         ;
;                |fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                         ; 26 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (14)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ; work         ;
;                   |fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|                                   ; 12 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                               ; work         ;
;                      |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|                                ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ; work         ;
;                      |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|                                ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ; work         ;
;                            |fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30 ; work         ;
;                |fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                         ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:add_sub1|                                                                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_ore:auto_generated|                                                                  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub2|                                                                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_ore:auto_generated|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub2|add_sub_ore:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub3|                                                                           ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_lre:auto_generated|                                                                  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub4|                                                                           ; 55 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 29 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_cvi:auto_generated|                                                                  ; 55 (55)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 29 (29)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub4|add_sub_cvi:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub5|                                                                           ; 54 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 29 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_cvi:auto_generated|                                                                  ; 54 (54)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 29 (29)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub5|add_sub_cvi:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub6|                                                                           ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_nqe:auto_generated|                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub7|                                                                           ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_2lj:auto_generated|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub8|                                                                           ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_6se:auto_generated|                                                                  ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub9|                                                                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_nqe:auto_generated|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub9|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ; work         ;
;                   |cmpr_aag:auto_generated|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated                                                                                                                                                                                                                            ; work         ;
;          |fpu_compare:fpu_compare_inst|                                                                         ; 58 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 0 (0)             ; 8 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|                             ; 58 (17)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (12)      ; 0 (0)             ; 8 (5)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component                                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_compare:cmpr1|                                                                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_compare:cmpr2|                                                                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr2|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_compare:cmpr3|                                                                              ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr3|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_compare:cmpr4|                                                                              ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_mrg:auto_generated|                                                                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr4|cmpr_mrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |fpu_convert:fpu_convert_inst|                                                                         ; 294 (0)     ; 208 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (0)       ; 42 (0)            ; 167 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|                             ; 294 (139)   ; 208 (144)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (8)       ; 42 (23)           ; 167 (89)         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component                                                                                                                                                                                                                                                                                                ; work         ;
;                |fpu_convert_altbarrel_shift_brf:altbarrel_shift5|                                               ; 134 (134)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 19 (19)           ; 67 (67)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5                                                                                                                                                                                                                                               ; work         ;
;                |fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|                                       ; 33 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (11)      ; 0 (0)             ; 11 (7)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                       ; work         ;
;                   |fpu_convert_altpriority_encoder_r08:altpriority_encoder9|                                    ; 9 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (5)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                              ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder18|                                ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                    ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                          ; work         ;
;                      |fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                                                                    ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder20|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6e8:altpriority_encoder20                                                          ; work         ;
;                   |fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|                                   ; 6 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 4 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                             ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder11|                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11                                                                                                                   ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder12|                                ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (2)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                   ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; work         ;
;                |lpm_add_sub:add_sub3|                                                                           ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_8se:auto_generated|                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_compare:cmpr4|                                                                              ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_khg:auto_generated|                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_compare:cmpr4|cmpr_khg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |fpu_convert_float_integer:fpu_convert_float_integer_inst|                                             ; 441 (0)     ; 241 (0)                   ; 0 (0)         ; 117         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (0)      ; 42 (0)            ; 202 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component| ; 441 (194)   ; 241 (149)                 ; 0 (0)         ; 117         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (47)     ; 42 (33)           ; 202 (105)        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component                                                                                                                                                                                                                                        ; work         ;
;                |altshift_taps:exp_and_reg2_rtl_0|                                                               ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 117         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0                                                                                                                                                                                                       ; work         ;
;                   |shift_taps_v1m:auto_generated|                                                               ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 117         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated                                                                                                                                                                         ; work         ;
;                      |altsyncram_rg31:altsyncram4|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 117         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|altsyncram_rg31:altsyncram4                                                                                                                                             ; work         ;
;                      |cntr_kkf:cntr1|                                                                           ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1                                                                                                                                                          ; work         ;
;                |fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|                                 ; 179 (179)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 8 (8)             ; 92 (92)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:add_sub7|                                                                           ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_ebf:auto_generated|                                                                  ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub7|add_sub_ebf:auto_generated                                                                                                                                                                                        ; work         ;
;                |lpm_add_sub:add_sub8|                                                                           ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_gbf:auto_generated|                                                                  ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated                                                                                                                                                                                        ; work         ;
;                |lpm_add_sub:add_sub9|                                                                           ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_mse:auto_generated|                                                                  ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub9|add_sub_mse:auto_generated                                                                                                                                                                                        ; work         ;
;                |lpm_compare:cmpr1|                                                                              ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr1                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated                                                                                                                                                                                              ; work         ;
;                |lpm_compare:cmpr2|                                                                              ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr2                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_dhg:auto_generated|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr2|cmpr_dhg:auto_generated                                                                                                                                                                                              ; work         ;
;                |lpm_compare:cmpr3|                                                                              ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr3                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_khg:auto_generated|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr3|cmpr_khg:auto_generated                                                                                                                                                                                              ; work         ;
;                |lpm_compare:max_shift_compare|                                                                  ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:max_shift_compare                                                                                                                                                                                                          ; work         ;
;                   |cmpr_ehg:auto_generated|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:max_shift_compare|cmpr_ehg:auto_generated                                                                                                                                                                                  ; work         ;
;          |fpu_div:fpu_div_inst|                                                                                 ; 273 (0)     ; 155 (0)                   ; 0 (0)         ; 4632        ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 106 (0)      ; 34 (0)            ; 133 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|                                             ; 273 (0)     ; 155 (0)                   ; 0 (0)         ; 4632        ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 106 (0)      ; 34 (0)            ; 133 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |fpu_div_altfp_div_pst_t2j:altfp_div_pst1|                                                       ; 273 (120)   ; 155 (135)                 ; 0 (0)         ; 4632        ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 106 (36)     ; 34 (33)           ; 133 (51)         ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1                                                                                                                                                                                                                                                                               ; work         ;
;                   |altshift_taps:exp_result_dffe_0_rtl_0|                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                         ; work         ;
;                      |shift_taps_n1m:auto_generated|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated                                                                                                                                                                                                           ; work         ;
;                         |altsyncram_4981:altsyncram2|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|altsyncram_4981:altsyncram2                                                                                                                                                                               ; work         ;
;                         |cntr_ikf:cntr1|                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1                                                                                                                                                                                            ; work         ;
;                   |altsyncram:altsyncram3|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                        ; work         ;
;                      |altsyncram_fvo:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |lpm_add_sub:bias_addition|                                                                   ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 9 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_iki:auto_generated|                                                               ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 9 (9)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |lpm_add_sub:exp_sub|                                                                         ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_voh:auto_generated|                                                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:quotient_process|                                                                ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 22 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                  ; work         ;
;                      |add_sub_vdf:auto_generated|                                                               ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 22 (22)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_vdf:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |lpm_add_sub:remainder_sub_0|                                                                 ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 24 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                   ; work         ;
;                      |add_sub_74f:auto_generated|                                                               ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 24 (24)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_74f:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |lpm_compare:cmpr2|                                                                           ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                             ; work         ;
;                      |cmpr_1jg:auto_generated|                                                                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_1jg:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                   |lpm_mult:a1_prod|                                                                            ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                              ; work         ;
;                      |mult_g8s:auto_generated|                                                                  ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_mult:b1_prod|                                                                            ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                              ; work         ;
;                      |mult_e8s:auto_generated|                                                                  ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_mult:q_partial_0|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                          ; work         ;
;                      |mult_n8s:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_mult:q_partial_1|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                          ; work         ;
;                      |mult_n8s:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_mult:remainder_mult_0|                                                                   ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                     ; work         ;
;                      |mult_l8s:auto_generated|                                                                  ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated                                                                                                                                                                                                                             ; work         ;
;          |fpu_mult:fpu_mult_inst|                                                                               ; 232 (0)     ; 203 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 28 (0)       ; 22 (0)            ; 182 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|                                         ; 232 (136)   ; 203 (121)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 28 (26)      ; 22 (6)            ; 182 (109)        ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:exp_add_adder|                                                                      ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                        ; work         ;
;                   |add_sub_6ce:auto_generated|                                                                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_add_adder|add_sub_6ce:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                                                      ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                        ; work         ;
;                   |add_sub_gna:auto_generated|                                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_mult:man_product2_mult|                                                                     ; 76 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2 (0)        ; 16 (0)            ; 58 (0)           ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                       ; work         ;
;                   |mult_jfs:auto_generated|                                                                     ; 76 (76)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 58 (58)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |fpu_sqrt:fpu_sqrt_inst|                                                                               ; 746 (0)     ; 443 (0)                   ; 0 (0)         ; 110         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 299 (0)      ; 57 (0)            ; 390 (0)          ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|                                         ; 746 (98)    ; 443 (83)                  ; 0 (0)         ; 110         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 299 (10)     ; 57 (18)           ; 390 (85)         ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |altshift_taps:nan_man_ff0_rtl_0|                                                                ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 110         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0                                                                                                                                                                                                                                                                                  ; work         ;
;                   |shift_taps_53m:auto_generated|                                                               ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 110         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;                      |altsyncram_6c81:altsyncram2|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 110         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2                                                                                                                                                                                                                        ; work         ;
;                      |cntr_5mf:cntr1|                                                                           ; 7 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 4 (4)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1                                                                                                                                                                                                                                     ; work         ;
;                         |cmpr_8cc:cmpr5|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|cmpr_8cc:cmpr5                                                                                                                                                                                                                      ; work         ;
;                |fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|                                                    ; 642 (493)   ; 356 (356)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 286 (167)    ; 39 (39)           ; 317 (284)        ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub10|                                                                       ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 5 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_chd:auto_generated|                                                               ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub12|                                                                       ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 2 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_lid:auto_generated|                                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub14|                                                                       ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 6 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_nid:auto_generated|                                                               ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (6)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub16|                                                                       ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_oid:auto_generated|                                                               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub18|                                                                       ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 2 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_oid:auto_generated|                                                               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub20|                                                                       ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_qid:auto_generated|                                                               ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub22|                                                                       ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 2 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_sid:auto_generated|                                                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 2 (2)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub24|                                                                       ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 4 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_uid:auto_generated|                                                               ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 4 (4)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub26|                                                                       ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 3 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_0jd:auto_generated|                                                               ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 3 (3)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                        ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_7hd:auto_generated|                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_7hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                        ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_8hd:auto_generated|                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                        ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_ahd:auto_generated|                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated                                                                                                                                                                                                                      ; work         ;
;       |IRAM:imem|                                                                                               ; 30 (30)     ; 1 (1)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |top|riscv_core:rv32i|IRAM:imem                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_fv61:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |WB_MUX:WB_MUX|                                                                                           ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |top|riscv_core:rv32i|WB_MUX:WB_MUX                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |alu:alu|                                                                                                 ; 439 (439)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 419 (419)    ; 0 (0)             ; 20 (20)          ; |top|riscv_core:rv32i|alu:alu                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |aluSource:aluSource|                                                                                     ; 192 (192)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (168)    ; 0 (0)             ; 24 (24)          ; |top|riscv_core:rv32i|aluSource:aluSource                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |controlUnit:CU|                                                                                          ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 16 (16)          ; |top|riscv_core:rv32i|controlUnit:CU                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |forwardingUnit:fu|                                                                                       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 17 (17)          ; |top|riscv_core:rv32i|forwardingUnit:fu                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |fpuController:fpuController|                                                                             ; 18 (18)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 5 (5)            ; |top|riscv_core:rv32i|fpuController:fpuController                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |immGen:immGen|                                                                                           ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 21 (21)          ; |top|riscv_core:rv32i|immGen:immGen                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |memOut_MUX:memOut_MUX|                                                                                   ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |top|riscv_core:rv32i|memOut_MUX:memOut_MUX                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |pcIn_MUX:pcIn_MUX|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|pcIn_MUX:pcIn_MUX                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |regFile:float_rf|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|regFile:float_rf                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:registers_rtl_0|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:registers_rtl_1|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |regFile:rf|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|riscv_core:rv32i|regFile:rf                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:registers_rtl_0|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:registers_rtl_1|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |register:EX_MEM|                                                                                         ; 168 (168)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 45 (45)           ; 100 (100)        ; |top|riscv_core:rv32i|register:EX_MEM                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |register:ID_EX|                                                                                          ; 137 (137)   ; 131 (131)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 47 (47)           ; 84 (84)          ; |top|riscv_core:rv32i|register:ID_EX                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |register:IF_ID|                                                                                          ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 26 (26)          ; |top|riscv_core:rv32i|register:IF_ID                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |register:MEM_WB|                                                                                         ; 137 (137)   ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 107 (107)        ; |top|riscv_core:rv32i|register:MEM_WB                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |register:pc|                                                                                             ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top|riscv_core:rv32i|register:pc                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s0|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top|sevSegDec:s0                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s1|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top|sevSegDec:s1                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s2|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top|sevSegDec:s2                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s3|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top|sevSegDec:s3                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Delay Chain Summary                                                              ;
+---------+----------+---------------+---------------+-----------------------+-----+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------+----------+---------------+---------------+-----------------------+-----+
; HEX0[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6] ; Output   ; --            ; --            ; --                    ; --  ;
; KEY[0]  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[1]  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+---------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; KEY[0]              ;                   ;         ;
; KEY[1]              ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                           ; PIN_M1             ; 2177    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                           ; PIN_M2             ; 320     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; riscv_core:rv32i|DRAM:dmem|MEM                                                                                                                                                                                                                                   ; LCCOMB_X20_Y23_N10 ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|DRAM:dmem|MEM~56                                                                                                                                                                                                                                ; LCCOMB_X24_Y20_N30 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|DRAM:dmem|MEM~59                                                                                                                                                                                                                                ; LCCOMB_X23_Y24_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated|result[8]~16                                                                         ; LCCOMB_X23_Y17_N18 ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_w2[26]~1                                                                                                         ; LCCOMB_X12_Y13_N2  ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[4]                                                                                                          ; LCFF_X12_Y12_N1    ; 22      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec4r1d                                                                       ; LCFF_X30_Y13_N19   ; 31      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_overflow                                                                                                                    ; LCCOMB_X18_Y12_N10 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|priority_encoder_reg[2]                                                                                                              ; LCFF_X33_Y17_N17   ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d ; LCFF_X36_Y11_N23   ; 56      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|power2_value_reg[2]                                                          ; LCFF_X25_Y12_N15   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg4                                                              ; LCFF_X33_Y14_N29   ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|cout_actual                                                               ; LCCOMB_X19_Y12_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|aluSource:aluSource|Mux0                                                                                                                                                                                                                        ; LCCOMB_X20_Y15_N26 ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|controlUnit:CU|Equal11~4                                                                                                                                                                                                                        ; LCCOMB_X31_Y17_N20 ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|controlUnit:CU|signals~95                                                                                                                                                                                                                       ; LCCOMB_X31_Y17_N0  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|flush                                                                                                                                                                                                                                           ; LCCOMB_X23_Y23_N16 ; 196     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; riscv_core:rv32i|fpuController:fpuController|fpu_inprogress~2                                                                                                                                                                                                    ; LCCOMB_X26_Y24_N16 ; 372     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|memOut_MUX:memOut_MUX|WideOr0~0                                                                                                                                                                                                                 ; LCCOMB_X26_Y23_N24 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|regFile:float_rf|always0~0                                                                                                                                                                                                                      ; LCCOMB_X30_Y16_N26 ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|regFile:rf|always0~0                                                                                                                                                                                                                            ; LCCOMB_X30_Y16_N28 ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|register:EX_MEM|out[151]                                                                                                                                                                                                                        ; LCFF_X32_Y19_N13   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|register:EX_MEM|out[32]                                                                                                                                                                                                                         ; LCFF_X20_Y23_N29   ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|register:EX_MEM|out[34]                                                                                                                                                                                                                         ; LCFF_X24_Y22_N9    ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|register:EX_MEM|out[85]~73                                                                                                                                                                                                                      ; LCCOMB_X25_Y14_N12 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|register:ID_EX|out[133]                                                                                                                                                                                                                         ; LCFF_X31_Y17_N17   ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; riscv_core:rv32i|register:pc|out[9]~32                                                                                                                                                                                                                           ; LCCOMB_X23_Y23_N0  ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                 ;
+------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                   ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; KEY[0]                 ; PIN_M1             ; 2177    ; Global Clock         ; GCLK3            ; --                        ;
; KEY[1]                 ; PIN_M2             ; 320     ; Global Clock         ; GCLK1            ; --                        ;
; riscv_core:rv32i|flush ; LCCOMB_X23_Y23_N16 ; 196     ; Global Clock         ; GCLK9            ; --                        ;
+------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; riscv_core:rv32i|fpuController:fpuController|fpu_inprogress~2                                                                                                                                                                                                                                                                                                                                                                     ; 372     ;
; riscv_core:rv32i|aluSource:aluSource|aluB[0]~1                                                                                                                                                                                                                                                                                                                                                                                    ; 104     ;
; riscv_core:rv32i|aluSource:aluSource|aluB[1]~3                                                                                                                                                                                                                                                                                                                                                                                    ; 99      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[2]~5                                                                                                                                                                                                                                                                                                                                                                                    ; 98      ;
; riscv_core:rv32i|aluSource:aluSource|Mux54~0                                                                                                                                                                                                                                                                                                                                                                                      ; 90      ;
; riscv_core:rv32i|register:ID_EX|out[117]                                                                                                                                                                                                                                                                                                                                                                                          ; 81      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d                                                                                                                                                                  ; 77      ;
; riscv_core:rv32i|aluSource:aluSource|Mux0                                                                                                                                                                                                                                                                                                                                                                                         ; 77      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated|result[8]~16                                                                                                                                                                                                                                          ; 75      ;
; riscv_core:rv32i|IRAM:imem|MEM~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 66      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[3]~7                                                                                                                                                                                                                                                                                                                                                                                    ; 65      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec4r1d                                                                                                                                                                  ; 63      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg4                                                                                                                                                                                                                               ; 63      ;
; riscv_core:rv32i|register:EX_MEM|out[33]                                                                                                                                                                                                                                                                                                                                                                                          ; 59      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[31]                                                                                                                                                                                                                                 ; 57      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_sign_dffe1                                                                                                                                                                                                                                                                                      ; 56      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|add_sub_dffe1                                                                                                                                                                                                                                                                                         ; 56      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d                                                                                                                                                                  ; 56      ;
; riscv_core:rv32i|register:ID_EX|out[123]                                                                                                                                                                                                                                                                                                                                                                                          ; 56      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[4]~8                                                                                                                                                                                                                                                                                                                                                                                    ; 51      ;
; riscv_core:rv32i|register:ID_EX|out[47]                                                                                                                                                                                                                                                                                                                                                                                           ; 51      ;
; riscv_core:rv32i|register:ID_EX|out[124]                                                                                                                                                                                                                                                                                                                                                                                          ; 50      ;
; riscv_core:rv32i|register:MEM_WB|out[136]                                                                                                                                                                                                                                                                                                                                                                                         ; 48      ;
; riscv_core:rv32i|register:MEM_WB|out[145]                                                                                                                                                                                                                                                                                                                                                                                         ; 48      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec3r1d                                                                                                                                                                                                                                        ; 46      ;
; riscv_core:rv32i|register:ID_EX|out[48]                                                                                                                                                                                                                                                                                                                                                                                           ; 44      ;
; riscv_core:rv32i|register:ID_EX|out[133]                                                                                                                                                                                                                                                                                                                                                                                          ; 43      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|priority_encoder_reg[1]                                                                                                                                                                                                                                                                               ; 41      ;
; riscv_core:rv32i|aluResult[3]~68                                                                                                                                                                                                                                                                                                                                                                                                  ; 39      ;
; riscv_core:rv32i|aluResult[3]~65                                                                                                                                                                                                                                                                                                                                                                                                  ; 38      ;
; riscv_core:rv32i|aluResult[3]~63                                                                                                                                                                                                                                                                                                                                                                                                  ; 37      ;
; riscv_core:rv32i|aluResult[3]~62                                                                                                                                                                                                                                                                                                                                                                                                  ; 37      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|priority_encoder_reg[0]                                                                                                                                                                                                                                                                               ; 36      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|priority_encoder_reg[2]                                                                                                                                                                                                                                                                               ; 36      ;
; riscv_core:rv32i|register:EX_MEM|out[32]                                                                                                                                                                                                                                                                                                                                                                                          ; 35      ;
; riscv_core:rv32i|register:ID_EX|out[125]                                                                                                                                                                                                                                                                                                                                                                                          ; 35      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[23]                                                                                                                                                                                                                                 ; 34      ;
; riscv_core:rv32i|DRAM:dmem|MEM                                                                                                                                                                                                                                                                                                                                                                                                    ; 34      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|power2_value_reg[0]                                                                                                                                                                                                                           ; 33      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|add_1_w~7                                                                                                                                                                                                                                     ; 33      ;
; riscv_core:rv32i|register:EX_MEM|out[151]                                                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exceed_limit_exceeders~0                                                                                                                                                                                                                      ; 33      ;
; riscv_core:rv32i|DRAM:dmem|MEM~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|power2_value_reg[1]                                                                                                                                                                                                                           ; 33      ;
; riscv_core:rv32i|branchTaken                                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; riscv_core:rv32i|aluSource:aluSource|Mux27~2                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; riscv_core:rv32i|aluSource:aluSource|Mux27~1                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; riscv_core:rv32i|aluSource:aluSource|Mux27~0                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; riscv_core:rv32i|aluSource:aluSource|Mux54~1                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; riscv_core:rv32i|DRAM:dmem|MEM~59                                                                                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|power2_value_reg[2]                                                                                                                                                                                                                           ; 32      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|rshift_distance_dffe13_wo[1]                                                                                                                                                                                                                                                                          ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|rshift_distance_dffe13_wo[0]                                                                                                                                                                                                                                                                          ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec4r1d                                                                                                                                                                                                                                        ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                                           ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lowest_integer_selector                                                                                                                                                                                                                       ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff12[0]                                                                                                                                                                                                                                                                                                        ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exceed_limit_integer~0                                                                                                                                                                                                                        ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0                                                                                                                                                                                                                  ; 31      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub4|add_sub_cvi:auto_generated|lcell_ffa[27]                                                                                                                                                                                                                                         ; 30      ;
; riscv_core:rv32i|aluSource:aluSource|Mux1                                                                                                                                                                                                                                                                                                                                                                                         ; 30      ;
; riscv_core:rv32i|register:pc|out[9]~32                                                                                                                                                                                                                                                                                                                                                                                            ; 29      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                              ; 28      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_w2[26]~1                                                                                                                                                                                                                                                                          ; 28      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                                           ; 27      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                                                           ; 27      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[3]                                                                                                                                                                                                                                                                           ; 27      ;
; riscv_core:rv32i|aluResult[3]~54                                                                                                                                                                                                                                                                                                                                                                                                  ; 27      ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|op_2~58                                                                                                                                                                                                                                                              ; 27      ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|frac_a_smaller_dffe1                                                                                                                                                                                                                                                                 ; 26      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|rshift_distance_dffe13_wo[3]~1                                                                                                                                                                                                                                                                        ; 25      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|add_1_reg                                                                                                                                                                                                                                                                                             ; 25      ;
; riscv_core:rv32i|aluSource:aluSource|Mux31                                                                                                                                                                                                                                                                                                                                                                                        ; 25      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated|result[21]~42                                                                                                                                                                                                              ; 25      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                                                                                                                                                                                                                   ; 25      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[0]                                                                                                                                                                                                                                                                   ; 25      ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_round_p2[24]                                                                                                                                                                                                                                                                                                        ; 25      ;
; riscv_core:rv32i|controlUnit:CU|signals~95                                                                                                                                                                                                                                                                                                                                                                                        ; 24      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|rshift_distance_dffe13_wo[2]                                                                                                                                                                                                                                                                          ; 24      ;
; riscv_core:rv32i|aluSource:aluSource|Mux2                                                                                                                                                                                                                                                                                                                                                                                         ; 24      ;
; riscv_core:rv32i|aluSource:aluSource|Mux30                                                                                                                                                                                                                                                                                                                                                                                        ; 24      ;
; riscv_core:rv32i|DRAM:dmem|MEM~41                                                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated|op_1~48                                                                                                                                                                                                                                               ; 24      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1_wi[2]~6                                                                                                                                                                                                                                                                               ; 23      ;
; riscv_core:rv32i|aluSource:aluSource|Mux4                                                                                                                                                                                                                                                                                                                                                                                         ; 23      ;
; riscv_core:rv32i|aluSource:aluSource|Mux3                                                                                                                                                                                                                                                                                                                                                                                         ; 23      ;
; riscv_core:rv32i|aluSource:aluSource|Mux29                                                                                                                                                                                                                                                                                                                                                                                        ; 23      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated|result[19]~38                                                                                                                                                                                                              ; 23      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[0]                                                                                                                                                                                                                                                                   ; 23      ;
; riscv_core:rv32i|controlUnit:CU|signals[0]~91                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                           ; 22      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_b_not_zero_w[7]                                                                                                                                                                                                                                                                                   ; 22      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_out_dffe5_wi~0                                                                                                                                                                                                                                                                                    ; 22      ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_result_ff~1                                                                                                                                                                                                                                                                                                         ; 22      ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_result_mux_select                                                                                                                                                                                                                                                                ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux15                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux8                                                                                                                                                                                                                                                                                                                                                                                         ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux7                                                                                                                                                                                                                                                                                                                                                                                         ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux6                                                                                                                                                                                                                                                                                                                                                                                         ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux23                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux21                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux22                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux20                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux19                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux18                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux16                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux27                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux26                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux25                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux24                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|aluSource:aluSource|Mux28                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; riscv_core:rv32i|register:EX_MEM|out[102]~89                                                                                                                                                                                                                                                                                                                                                                                      ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux13                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux14                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux12                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux11                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux9                                                                                                                                                                                                                                                                                                                                                                                         ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux10                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux5                                                                                                                                                                                                                                                                                                                                                                                         ; 21      ;
; riscv_core:rv32i|aluSource:aluSource|Mux17                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated|result[17]~34                                                                                                                                                                                                              ; 21      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[0]                                                                                                                                                                                                                                                                   ; 21      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_b_not_zero_w[22]~6                                                                                                                                                                                                                                                                                ; 20      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_b_not_zero_w[22]~3                                                                                                                                                                                                                                                                                ; 20      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1_wi[22]~6                                                                                                                                                                                                                                                                              ; 19      ;
; riscv_core:rv32i|aluResult[6]~112                                                                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; riscv_core:rv32i|register:EX_MEM|out[34]                                                                                                                                                                                                                                                                                                                                                                                          ; 19      ;
; riscv_core:rv32i|register:ID_EX|out[134]                                                                                                                                                                                                                                                                                                                                                                                          ; 19      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated|result[15]~30                                                                                                                                                                                                              ; 19      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[0]                                                                                                                                                                                                                                                                   ; 19      ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                       ; 19      ;
; riscv_core:rv32i|register:EX_MEM|out[102]~90                                                                                                                                                                                                                                                                                                                                                                                      ; 18      ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                       ; 18      ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                       ; 18      ;
; riscv_core:rv32i|register:ID_EX|out[49]                                                                                                                                                                                                                                                                                                                                                                                           ; 17      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_oid:auto_generated|result[13]~26                                                                                                                                                                                                              ; 17      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[0]                                                                                                                                                                                                                                                                  ; 17      ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                       ; 17      ;
; riscv_core:rv32i|memOut_MUX:memOut_MUX|Mux20~2                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; riscv_core:rv32i|register:EX_MEM|out[85]~68                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; riscv_core:rv32i|aluResult[3]~53                                                                                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[15]~38                                                                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[16]~36                                                                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; riscv_core:rv32i|IRAM:imem|MEM~6                                                                                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated|op_1~28                                                                                                                                                                                       ; 16      ;
; riscv_core:rv32i|register:EX_MEM|out[85]~133                                                                                                                                                                                                                                                                                                                                                                                      ; 15      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|rshift_distance_dffe13_wo[4]~2                                                                                                                                                                                                                                                                        ; 15      ;
; riscv_core:rv32i|register:EX_MEM|out[102]~67                                                                                                                                                                                                                                                                                                                                                                                      ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[9]~50                                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[10]~48                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[11]~46                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[12]~44                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[13]~42                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[14]~40                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[17]~34                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[19]~30                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[21]~26                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                       ; 15      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[6]~55                                                                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[8]~52                                                                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[18]~32                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[20]~28                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[22]~24                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[23]~22                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; riscv_core:rv32i|register:ID_EX|out[42]                                                                                                                                                                                                                                                                                                                                                                                           ; 14      ;
; riscv_core:rv32i|controlUnit:CU|Equal11~4                                                                                                                                                                                                                                                                                                                                                                                         ; 14      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_oid:auto_generated|result[13]~26                                                                                                                                                                                                              ; 14      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[0]                                                                                                                                                                                                                                                                  ; 14      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[5]~57                                                                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[7]~54                                                                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[25]~19                                                                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[27]~17                                                                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[28]~15                                                                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[29]~13                                                                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[30]~11                                                                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux16~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux17~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux18~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux19~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux20~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux21~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux22~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux23~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux24~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux25~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux26~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux27~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux28~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux29~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux30~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux31~1                                                                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|add_1_adder1_cout_reg                                                                                                                                                                                                                                                                                 ; 13      ;
; riscv_core:rv32i|immGen:immGen|imm[31]~14                                                                                                                                                                                                                                                                                                                                                                                         ; 12      ;
; riscv_core:rv32i|register:EX_MEM|out[93]~98                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; riscv_core:rv32i|register:EX_MEM|out[93]~97                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; riscv_core:rv32i|aluResult[6]~111                                                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[26]~18                                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated|result[12]~24                                                                                                                                                                                                              ; 12      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[0]                                                                                                                                                                                                                                                                  ; 12      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[2]~59                                                                                                                                                                                                                                                                           ; 11      ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|dataa_man_not_zero[10]~3                                                                                                                                                                                                                                                                                                ; 11      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_a_not_zero_w[22]~3                                                                                                                                                                                                                                                                                ; 11      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[24]~20                                                                                                                                                                                                                                                                                                                                                                                  ; 11      ;
; riscv_core:rv32i|aluSource:aluSource|aluB[31]~9                                                                                                                                                                                                                                                                                                                                                                                   ; 11      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1_wi[25]~30                                                                                                                                                                                                                                                                             ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1_wi[25]~26                                                                                                                                                                                                                                                                             ; 10      ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~110                                                                                                                                                                                                                                                                                                                                                                                           ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[0]                                                                                                                                                                                                                         ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                                                                                                                                                                          ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|denormal_res_dffe4                                                                                                                                                                                                                                                                                    ; 10      ;
; riscv_core:rv32i|aluResult[3]~59                                                                                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; riscv_core:rv32i|alu:alu|aluResult~4                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated|result[10]~20                                                                                                                                                                                                              ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[0]                                                                                                                                                                                                                                                                  ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|altsyncram_rg31:altsyncram4|ram_block5a1                                                                                                                                       ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|altsyncram_rg31:altsyncram4|ram_block5a4                                                                                                                                       ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~18                                                                                                                                                                                                                                                            ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[20]                                                                                                                                                                                                                                 ; 9       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg1                                                                                                                                                                                                                               ; 9       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_a_not_zero_w[7]                                                                                                                                                                                                                                                                                   ; 9       ;
; riscv_core:rv32i|aluResult[3]~72                                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; riscv_core:rv32i|register:MEM_WB|out[96]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|IRAM:imem|MEM~5                                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; riscv_core:rv32i|IRAM:imem|MEM~4                                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; riscv_core:rv32i|IRAM:imem|MEM~3                                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; riscv_core:rv32i|register:EX_MEM|out[80]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|register:EX_MEM|out[79]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|register:EX_MEM|out[78]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|register:EX_MEM|out[77]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|register:EX_MEM|out[76]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|register:EX_MEM|out[75]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; riscv_core:rv32i|immGen:immGen|Mux11~14                                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; riscv_core:rv32i|aluResult[6]~448                                                                                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; riscv_core:rv32i|aluResult[3]~447                                                                                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[0]~6                                                                                                                                                                                                                                             ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[20]~50                                                                                                                                                                                                                                                                          ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[0]~49                                                                                                                                                                                                                                                                           ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[21]                                                                                                                                                                                                                                 ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|denormal_flag_w~0                                                                                                                                                                                                                                                                                     ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|exp_result_ff~2                                                                                                                                                                                                                                                                                                         ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_mux_sel_w~3                                                                                                                                                                                                                                                               ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_w~1                                                                                                                                                                                                                                                                       ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_w~0                                                                                                                                                                                                                                                                       ; 8       ;
; riscv_core:rv32i|register:ID_EX|out[63]~16                                                                                                                                                                                                                                                                                                                                                                                        ; 8       ;
; riscv_core:rv32i|register:EX_MEM|out[100]~91                                                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; riscv_core:rv32i|register:EX_MEM|out[85]~73                                                                                                                                                                                                                                                                                                                                                                                       ; 8       ;
; riscv_core:rv32i|aluResult[6]~97                                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|aluResult[3]~75                                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|aluResult[3]~69                                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|aluResult[3]~47                                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|register:ID_EX|out[50]                                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~12                                                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; riscv_core:rv32i|IRAM:imem|MEM~2                                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|memOut_MUX:memOut_MUX|WideOr0~1                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|register:EX_MEM|out[74]                                                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; riscv_core:rv32i|memOut_MUX:memOut_MUX|WideOr0~0                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated|result[8]~16                                                                                                                                                                                                               ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[0]                                                                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a2                                                                                                                                                                                                                  ; 8       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[0]~7                                                                                                                                                                                                                                             ; 7       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[0]                                                                                                                                                                                                                                  ; 7       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[22]                                                                                                                                                                                                                                 ; 7       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[30]                                                                                                                                                                                                                                 ; 7       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|both_exp_zeros_dffe                                                                                                                                                                                                                                                                  ; 7       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_overflow                                                                                                                                                                                                                                                                                     ; 7       ;
; riscv_core:rv32i|register:EX_MEM|out[93]~100                                                                                                                                                                                                                                                                                                                                                                                      ; 7       ;
; riscv_core:rv32i|aluResult[6]~100                                                                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                                                                                                                                                                                                                                                                                                                          ; 7       ;
; riscv_core:rv32i|register:MEM_WB|out[98]                                                                                                                                                                                                                                                                                                                                                                                          ; 7       ;
; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                                                                                                                                                                                                                                                                                                                          ; 7       ;
; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; riscv_core:rv32i|aluResult[6]~449                                                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[0]~33                                                                                                                                                                                                                                                                           ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[4]~30                                                                                                                                                                                                                                                                           ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[5]~28                                                                                                                                                                                                                                                                           ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[1]~25                                                                                                                                                                                                                                                                           ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[1]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[2]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[3]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[4]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[5]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[6]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[7]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[8]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[9]                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[10]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[11]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[12]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[13]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[15]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[16]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[17]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[18]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[19]                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[18]~8                                                                                                                                                                                                                                      ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[18]~7                                                                                                                                                                                                                                      ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~6                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_a_not_zero_w[7]~1                                                                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_a_not_zero_w[7]~0                                                                                                                                                                                                                                                                                 ; 6       ;
; riscv_core:rv32i|aluResult[3]~60                                                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux15~1                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux13~1                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux14~1                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux12~1                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux11~1                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux9~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux10~1                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux8~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux7~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux5~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux6~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux4~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux1~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux3~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|WB_MUX:WB_MUX|Mux2~1                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; riscv_core:rv32i|aluSource:aluSource|Mux59                                                                                                                                                                                                                                                                                                                                                                                        ; 6       ;
; riscv_core:rv32i|register:ID_EX|out[55]                                                                                                                                                                                                                                                                                                                                                                                           ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated|result[6]~12                                                                                                                                                                                                                ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[0]                                                                                                                                                                                                                                                                  ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                                                                                              ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                                                                                              ; 6       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                       ; 6       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                       ; 6       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|zero                                                             ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[17]~57                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[16]~56                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[18]~55                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[19]~54                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[21]~53                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[20]~52                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[9]~47                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[8]~45                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[10]~43                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[11]~41                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[13]~39                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[12]~37                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[3]~32                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[6]~26                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[1]~2                                                                                                                                                                                                                                             ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_diff_abs_exceed_max_w[2]~2                                                                                                                                                                                                                                                                        ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[2]~23                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|priority_encoder_reg[3]                                                                                                                                                                                                                                                                               ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[3]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated|aeb_int~0                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[28]~16                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~3                                                                                                                                                                                                                                                                             ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_1                                                                                                                                                                                                                                                                      ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|out_unordered_w~0                                                                                                                                                                                                                                                                                     ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|datab_exp_all_one[7]~2                                                                                                                                                                                                                                                                                                  ; 5       ;
; riscv_core:rv32i|controlUnit:CU|Equal7~1                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|aluResult[6]~104                                                                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~29                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~28                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|aluResult[3]~40                                                                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; riscv_core:rv32i|register:ID_EX|out[56]                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|register:ID_EX|out[58]                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|aluSource:aluSource|Mux39                                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; riscv_core:rv32i|register:ID_EX|out[82]                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|register:ID_EX|out[54]                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|out_aleb_w_dffe3                                                                                                                                                                                                                                                                                      ; 5       ;
; riscv_core:rv32i|register:EX_MEM|out[40]                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|register:EX_MEM|out[36]                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[4]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[7]                                                                                                                                                                ; 5       ;
; riscv_core:rv32i|register:ID_EX|out[75]                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[1]~37                                                                                                                                                                                                                                            ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[0]                                                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[29]~25                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[48]~43                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[49]~40                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|zero~0                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|zero                                                             ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[24]~31                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[95]~21                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[22]~51                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[14]~35                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_diff_abs_exceed_max_w[2]~1                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_diff_abs_exceed_max_w[2]~0                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[1]~24                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|zero~1                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_w                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_w                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_compare:cmpr4|cmpr_khg:auto_generated|op_1~3                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|priority_encoder_reg[4]                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|cout_actual                                                                                                                                                                                                                                ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[0]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[1]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[2]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[25]                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[26]                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[27]                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[28]                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29]                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[28]                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[24]                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[25]                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[26]                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[27]                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w~57                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w~36                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_dffe31[0]                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w~10                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg3                                                                                                                                                                                                                                   ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~7                                                                                                                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~5                                                                                                                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~4                                                                                                                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                                                                                                                                                                                                ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[100]~96                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[102]~88                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|regFile:rf|always0~0                                                                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|IRAM:imem|MEM~13                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|IRAM:imem|MEM~12                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|IRAM:imem|MEM~11                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|IRAM:imem|MEM~10                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|regFile:float_rf|always0~0                                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; riscv_core:rv32i|alu:alu|xorr[31]                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[63]~15                                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|immGen:immGen|Mux22~0                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; riscv_core:rv32i|aluSource:aluSource|Mux56                                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|aluSource:aluSource|Mux58                                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|aluResult[6]~108                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|aluResult[6]~107                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~24                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; riscv_core:rv32i|aluResult[6]~96                                                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~21                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~17                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; riscv_core:rv32i|alu:alu|aluResult~10                                                                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|alu:alu|aluResult~9                                                                                                                                                                                                                                                                                                                                                                                              ; 4       ;
; riscv_core:rv32i|aluSource:aluSource|Mux57                                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[57]                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[69]                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[71]                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|aluSource:aluSource|Mux37                                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[89]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[91]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[90]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[92]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[93]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[95]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[94]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[96]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[97]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[99]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[98]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[100]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~21                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[103]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[104]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|forwardingUnit:fu|ForwardA[1]~3                                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|forwardingUnit:fu|always0~1                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[38]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[39]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|DRAM:dmem|MEM~56                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[119]~13                                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[105]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[145]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[152]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|controlUnit:CU|WideOr1~0                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|fpuController:fpuController|Decoder0~1                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|fpuController:fpuController|Decoder0~0                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated|result[4]~8                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[1]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[2]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[3]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[4]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[5]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[6]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[7]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[8]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|q_a[0]                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[5]                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[6]                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[13]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[17]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[18]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[19]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[20]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[21]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[22]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[27]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[28]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[25]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[26]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[12]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[11]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[10]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[9]                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[14]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[30]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[29]                                                                                                                                                                                                                                                                                     ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[4]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[5]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[6]                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[24]                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[1]~23                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|safe_q[3]                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|safe_q[2]                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|safe_q[1]                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|cntr_5mf:cntr1|safe_q[0]                                                                                                                                                                                                                                  ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[4]                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[5]                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[9]                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[12]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[13]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[14]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[15]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[16]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[17]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[20]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[21]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[22]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[23]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[24]                                                                                                                                                                                                                                                                        ; 4       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_add_adder|add_sub_6ce:auto_generated|op_1~0                                                                                                                                                                                                                                                             ; 4       ;
; riscv_core:rv32i|register:pc|out[7]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[6]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[5]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[4]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[3]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[2]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[1]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:pc|out[0]                                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[73]                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[77]                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|register:ID_EX|out[81]                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; riscv_core:rv32i|alu:alu|add[0]~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[88]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[87]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[86]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[85]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[84]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[83]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[82]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|register:EX_MEM|out[81]                                                                                                                                                                                                                                                                                                                                                                                          ; 4       ;
; riscv_core:rv32i|controlUnit:CU|WideOr4~10                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|both_inputs_zero                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|aluResult[3]~446                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|controlUnit:CU|Equal9~3                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[1]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[10]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[11]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[1]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[2]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[3]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[10]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[11]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[12]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[13]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[1]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[2]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[3]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[4]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[5]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[10]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[11]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[12]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[13]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[14]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[15]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|pcIn_MUX:pcIn_MUX|Mux0~0                                                                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[1]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[2]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[3]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[4]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[5]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[6]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[7]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[10]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[11]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[12]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[13]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[14]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[15]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[16]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[17]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~51                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[44]~50                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~49                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[45]~48                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~46                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~45                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~44                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~41                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~38                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~37                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|zero                                                                                                                       ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|zero                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30|zero~0 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[94]~36                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[15]~58                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w~13                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[24]~12                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_smaller_dffe13_wo[7]~48                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_diff_abs_w[2]~0                                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|rshift_distance_dffe13_wo[1]~0                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|zero                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|zero                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|q[1]~0                                                                                                                                                                                                                                       ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|zero                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[1]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[2]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[3]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[4]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[5]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[6]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[7]                                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[8]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[9]                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[10]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff13c[11]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[12]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[13]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[14]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[15]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[16]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[17]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[18]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[19]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[10]                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[1]                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|smux_w[3]~110                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[1]                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[22]                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|add_sub_w2~0                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_compare:cmpr4|cmpr_khg:auto_generated|op_1~2                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_compare:cmpr4|cmpr_khg:auto_generated|op_1~1                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[30]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated|op_1~0                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_and[7]~0                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[29]                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[0]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[1]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[2]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[3]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[4]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[5]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[6]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[7]                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[32]~69                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[23]~6                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[33]~60                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[29]~59                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[30]~52                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[31]~31                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[25]~5                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[25]~4                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub4|add_sub_cvi:auto_generated|lcell_ffa[26]                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub5|add_sub_cvi:auto_generated|lcell_ffa[26]                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_w2[25]~0                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|smux_w[31]~12                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_dffe31[1]                                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~107                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~106                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~105                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~104                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~103                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~102                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~101                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~100                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~99                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~98                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~97                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~96                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~95                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~94                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~93                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|MEM~92                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[7]                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_and_reg1                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg3                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~9                                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]~8                                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_1                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_1                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_1                                                                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_1                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[3]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[4]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[7]                                                                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|out_alb_dffe3_wi~0                                                                                                                                                                                                                                                                                    ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|dataa_exp_all_one[7]~2                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|dataa_exp_all_one[7]~1                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|dataa_exp_all_one[7]~0                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~17                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~16                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~15                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~14                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~9                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~8                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg4                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|force_infinity_w~0                                                                                                                                                                                                                                                                                    ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|nan_flag_w~0                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated|aeb_int~1                                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux33                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux45                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux41                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux43                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~7                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux0~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux1~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux2~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~75                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux3~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux4~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux5~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux6~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[100]~70                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~38                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|DRAM:dmem|Mux7~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[48]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[47]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[46]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[45]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[44]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[43]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[42]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|aluResult[7]                                                                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~35                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~33                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|aluResult[6]                                                                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~31                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~62                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|aluResult[5]                                                                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~28                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~60                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~59                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|aluResult[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~52                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|aluResult[3]~90                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~47                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~46                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|aluResult[2]~76                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|aluResult[3]~58                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|aluResult[3]~50                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~43                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~25                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~23                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|aluResult[1]~46                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|aluResult[1]~41                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux62                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~11                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~6                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~5                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|alu:alu|Mux64~2                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~15                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~14                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|aluResult[0]~35                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[59]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[60]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[61]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[62]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[63]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[64]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[65]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[66]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[67]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[68]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[70]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux38                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|Mux32                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~29                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~27                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~26                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~24                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~23                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~22                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|alu:alu|ShiftRight1~3                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|aluSource:aluSource|aluB[3]~6                                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[52]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|forwardingUnit:fu|always0~8                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|forwardingUnit:fu|ForwardA[1]~5                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[46]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|forwardingUnit:fu|Equal2~0                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; riscv_core:rv32i|register:EX_MEM|out[41]                                                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; riscv_core:rv32i|IRAM:imem|MEM~1                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[53]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|fpuController:fpuController|fpu_inprogress~0                                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~30                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~28                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~26                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~24                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~22                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~20                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~18                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~16                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~14                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~12                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~10                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~8                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~6                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~4                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~2                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|op_1~0                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|w165w[17]                                                                                                                                                                                                                                   ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[3]                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[4]                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[1]                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[2]                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[16]                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[23]                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg[24]                                                                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated|op_1~12                                                                                                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated|result[4]~8                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated|result[3]~6                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated|result[2]~4                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[30]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[29]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[28]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[27]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[26]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[25]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[24]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[23]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[22]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[21]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[20]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[19]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[18]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[17]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[16]                                                                                                                                                                                                                              ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[14]                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[13]                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[12]                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[11]                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[10]                                                                                                                                                                                                                                     ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[9]                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[8]                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[7]                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[16]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[17]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[9]                                                                                                                                                                ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[18]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[10]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[11]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[20]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[13]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[22]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[14]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[23]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[15]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[2]~22                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[0]~24                                                                                                                                                                                                                                                                      ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23]                                                                                                                                                               ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[2]                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[3]                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[11]                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[18]                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[19]                                                                                                                                                                                                                                                                        ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[1]                                                                                                                                                                                                                                                                         ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|altsyncram_rg31:altsyncram4|ram_block5a3                                                                                                                                       ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~16                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~14                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~12                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~10                                                                                                                                                                                                                                                            ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~8                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~6                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~4                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~2                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated|op_1~0                                                                                                                                                                                                                                                             ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[72]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[76]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[78]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[79]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|register:ID_EX|out[80]                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|dffe3a[1]~_wirecell                                                                                                                                                            ; 2       ;
; riscv_core:rv32i|controlUnit:CU|Equal11~6                                                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; riscv_core:rv32i|IRAM:imem|MEM~28                                                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; riscv_core:rv32i|aluResult[3]~453                                                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|q[2]~20                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_mag_w2[25]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_not_zero_w2[24]                                                                                                                                                                                                                                                                               ; 2       ;
; riscv_core:rv32i|alu:alu|aluResult~19                                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; riscv_core:rv32i|register:EX_MEM|out[102]~134                                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; riscv_core:rv32i|controlUnit:CU|Equal11~5                                                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~79                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~78                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|alu:alu|ShiftRight0~77                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~111                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|alu:alu|ShiftLeft0~109                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[17]                                                                                                                                                                                                                                                                ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[13]                                                                                                                                                                                                                                                                ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                                                                                                                                                                                 ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[55]~71                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[25]~68                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[23]~67                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[27]~66                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[58]~63                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[24]~62                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[23]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[24]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[26]~61                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[25]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[26]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated|op_1~2                                                                                                                                                                                                                                                ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[29]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|smux_w[28]~60                                                                                                                                                                                                                                        ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[27]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mag_int_a_reg2[28]                                                                                                                                                                                                                                                                                    ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[4]~32                                                                                                                                                                                                                                            ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[5]~30                                                                                                                                                                                                                                            ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[6]~28                                                                                                                                                                                                                                            ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[32]~67                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[7]~26                                                                                                                                                                                                                                            ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[33]~65                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[33]~64                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[10]~22                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[62]~63                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[36]~62                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[11]~20                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[63]~61                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[37]~60                                                                                                                                                                                                                                           ; 2       ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|smux_w[37]~59                                                                                                                                                                                                                                           ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                  ; Location                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------+----------------------+-----------------+-----------------+
; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; db/top.ram0_DRAM_255a05.hdl.mif      ; M4K_X17_Y23, M4K_X17_Y20 ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|altsyncram_rg31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 3            ; 39           ; 3            ; 39           ; yes                    ; no                      ; yes                    ; yes                     ; 117  ; 3                           ; 39                          ; 3                           ; 39                          ; 117                 ; 2    ; None                                 ; M4K_X17_Y12, M4K_X17_Y11 ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|altsyncram_4981:altsyncram2|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 12           ; 2            ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 24   ; 2                           ; 12                          ; 2                           ; 12                          ; 24                  ; 1    ; None                                 ; M4K_X17_Y9               ; Old data             ; Don't care      ; Don't care      ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1    ; fpu_div.hex                          ; M4K_X17_Y22              ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 11           ; 10           ; 11           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 110  ; 11                          ; 10                          ; 11                          ; 10                          ; 110                 ; 1    ; None                                 ; M4K_X17_Y13              ; Old data             ; Don't care      ; Don't care      ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; db/top.ram0_IRAM_c4ed73f3.hdl.mif    ; M4K_X41_Y17, M4K_X41_Y18 ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; M4K_X17_Y17              ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; M4K_X17_Y18              ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; M4K_X17_Y19              ; Don't care           ; Don't care      ; Don't care      ;
; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; M4K_X17_Y16              ; Don't care           ; Don't care      ; Don't care      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 52                ;
; Simple Multipliers (18-bit)           ; 11          ; 1                   ; 26                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 26                ;
; Embedded Multiplier 9-bit elements    ; 23          ; 2                   ; 52                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 12          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|mac_mult1      ;                            ; DSPMULT_X28_Y20_N0 ; Variable            ;                                ; no                    ; yes                   ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y24_N0 ; Variable            ;                                ; no                    ; yes                   ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y25_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|mac_mult1      ;                            ; DSPMULT_X28_Y23_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_out8                                       ; Simple Multiplier (9-bit)  ; DSPOUT_X28_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_mult7                                   ;                            ; DSPMULT_X28_Y12_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_out6                                       ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_mult5                                   ;                            ; DSPMULT_X28_Y14_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_out4                                       ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_mult3                                   ;                            ; DSPMULT_X28_Y13_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_out2                                       ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated|mac_mult1                                   ;                            ; DSPMULT_X28_Y15_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|w170w[0]              ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_mult1          ;                            ; DSPMULT_X28_Y21_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_mult3          ;                            ; DSPMULT_X28_Y19_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|w165w[0]              ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult1          ;                            ; DSPMULT_X28_Y22_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_mult3          ;                            ; DSPMULT_X28_Y18_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 7,641 / 54,004 ( 14 % ) ;
; C16 interconnects           ; 76 / 2,100 ( 4 % )      ;
; C4 interconnects            ; 4,335 / 36,000 ( 12 % ) ;
; Direct links                ; 1,201 / 54,004 ( 2 % )  ;
; Global clocks               ; 3 / 16 ( 19 % )         ;
; Local interconnects         ; 1,876 / 18,752 ( 10 % ) ;
; R24 interconnects           ; 108 / 1,900 ( 6 % )     ;
; R4 interconnects            ; 5,630 / 46,920 ( 12 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.11) ; Number of LABs  (Total = 323) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 2                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 4                             ;
; 8                                           ; 6                             ;
; 9                                           ; 8                             ;
; 10                                          ; 3                             ;
; 11                                          ; 4                             ;
; 12                                          ; 13                            ;
; 13                                          ; 14                            ;
; 14                                          ; 19                            ;
; 15                                          ; 28                            ;
; 16                                          ; 203                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.45) ; Number of LABs  (Total = 323) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 76                            ;
; 1 Clock                            ; 270                           ;
; 1 Clock enable                     ; 51                            ;
; 1 Sync. clear                      ; 20                            ;
; 1 Sync. load                       ; 38                            ;
; 2 Async. clears                    ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.96) ; Number of LABs  (Total = 323) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 3                             ;
; 2                                            ; 5                             ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 6                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 4                             ;
; 9                                            ; 7                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 5                             ;
; 13                                           ; 6                             ;
; 14                                           ; 10                            ;
; 15                                           ; 11                            ;
; 16                                           ; 30                            ;
; 17                                           ; 13                            ;
; 18                                           ; 20                            ;
; 19                                           ; 13                            ;
; 20                                           ; 13                            ;
; 21                                           ; 13                            ;
; 22                                           ; 15                            ;
; 23                                           ; 14                            ;
; 24                                           ; 12                            ;
; 25                                           ; 13                            ;
; 26                                           ; 13                            ;
; 27                                           ; 16                            ;
; 28                                           ; 15                            ;
; 29                                           ; 9                             ;
; 30                                           ; 11                            ;
; 31                                           ; 10                            ;
; 32                                           ; 18                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.65) ; Number of LABs  (Total = 323) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 3                             ;
; 1                                                ; 10                            ;
; 2                                                ; 14                            ;
; 3                                                ; 10                            ;
; 4                                                ; 11                            ;
; 5                                                ; 14                            ;
; 6                                                ; 10                            ;
; 7                                                ; 21                            ;
; 8                                                ; 17                            ;
; 9                                                ; 17                            ;
; 10                                               ; 17                            ;
; 11                                               ; 25                            ;
; 12                                               ; 29                            ;
; 13                                               ; 26                            ;
; 14                                               ; 18                            ;
; 15                                               ; 24                            ;
; 16                                               ; 32                            ;
; 17                                               ; 5                             ;
; 18                                               ; 6                             ;
; 19                                               ; 6                             ;
; 20                                               ; 2                             ;
; 21                                               ; 1                             ;
; 22                                               ; 1                             ;
; 23                                               ; 0                             ;
; 24                                               ; 0                             ;
; 25                                               ; 1                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 1                             ;
; 31                                               ; 1                             ;
; 32                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.13) ; Number of LABs  (Total = 323) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 6                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 5                             ;
; 9                                            ; 7                             ;
; 10                                           ; 7                             ;
; 11                                           ; 4                             ;
; 12                                           ; 10                            ;
; 13                                           ; 10                            ;
; 14                                           ; 7                             ;
; 15                                           ; 13                            ;
; 16                                           ; 18                            ;
; 17                                           ; 11                            ;
; 18                                           ; 12                            ;
; 19                                           ; 11                            ;
; 20                                           ; 7                             ;
; 21                                           ; 13                            ;
; 22                                           ; 10                            ;
; 23                                           ; 12                            ;
; 24                                           ; 11                            ;
; 25                                           ; 8                             ;
; 26                                           ; 14                            ;
; 27                                           ; 15                            ;
; 28                                           ; 12                            ;
; 29                                           ; 17                            ;
; 30                                           ; 21                            ;
; 31                                           ; 16                            ;
; 32                                           ; 24                            ;
; 33                                           ; 4                             ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 0                             ;
; 38                                           ; 0                             ;
; 39                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F484C7 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C7 is compatible
    Info (176445): Device EP2C35F484C7 is compatible
    Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 30 pins of 30 total pins
    Info (169086): Pin HEX0[0] not assigned to an exact location on the device
    Info (169086): Pin HEX0[1] not assigned to an exact location on the device
    Info (169086): Pin HEX0[2] not assigned to an exact location on the device
    Info (169086): Pin HEX0[3] not assigned to an exact location on the device
    Info (169086): Pin HEX0[4] not assigned to an exact location on the device
    Info (169086): Pin HEX0[5] not assigned to an exact location on the device
    Info (169086): Pin HEX0[6] not assigned to an exact location on the device
    Info (169086): Pin HEX1[0] not assigned to an exact location on the device
    Info (169086): Pin HEX1[1] not assigned to an exact location on the device
    Info (169086): Pin HEX1[2] not assigned to an exact location on the device
    Info (169086): Pin HEX1[3] not assigned to an exact location on the device
    Info (169086): Pin HEX1[4] not assigned to an exact location on the device
    Info (169086): Pin HEX1[5] not assigned to an exact location on the device
    Info (169086): Pin HEX1[6] not assigned to an exact location on the device
    Info (169086): Pin HEX2[0] not assigned to an exact location on the device
    Info (169086): Pin HEX2[1] not assigned to an exact location on the device
    Info (169086): Pin HEX2[2] not assigned to an exact location on the device
    Info (169086): Pin HEX2[3] not assigned to an exact location on the device
    Info (169086): Pin HEX2[4] not assigned to an exact location on the device
    Info (169086): Pin HEX2[5] not assigned to an exact location on the device
    Info (169086): Pin HEX2[6] not assigned to an exact location on the device
    Info (169086): Pin HEX3[0] not assigned to an exact location on the device
    Info (169086): Pin HEX3[1] not assigned to an exact location on the device
    Info (169086): Pin HEX3[2] not assigned to an exact location on the device
    Info (169086): Pin HEX3[3] not assigned to an exact location on the device
    Info (169086): Pin HEX3[4] not assigned to an exact location on the device
    Info (169086): Pin HEX3[5] not assigned to an exact location on the device
    Info (169086): Pin HEX3[6] not assigned to an exact location on the device
    Info (169086): Pin KEY[0] not assigned to an exact location on the device
    Info (169086): Pin KEY[1] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node KEY[0] (placed in PIN M1 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node KEY[1] (placed in PIN M2 (CLK3, LVDSCLK1n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node riscv_core:rv32i|flush
Info (176353): Automatically promoted node riscv_core:rv32i|flush 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 69 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 17 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 0 input, 28 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:23
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.64 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 28 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/output_files/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Sun Dec 08 02:37:04 2019
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/output_files/top.fit.smsg.


