vhdl work "C:\Users\MicSeltene\Documents\Projects\Digital_Circuit_Design\Lab_4\or_gate.vhd"
