# FPGA Sobel Edge Detection â€“ Verilog (Simulation Project)

This repository contains a **Sobel Edge Detection simulation project**
developed during my **2nd year of undergraduate studies** as part of
learning **FPGA-based image processing using Verilog HDL**.

The design is intended for **simulation in Xilinx Vivado** and demonstrates
the complete Sobel pipeline using a test pattern generator.

---

## ğŸ”§ Project Overview
- Serial pixel input
- 3Ã—3 window generation using line buffers
- Sobel Gx and Gy computation
- Edge magnitude calculation
- Saturated 8-bit output

---

## ğŸ“ Modules

| Module | Description |
|------|------------|
| `sobel_filter.v` | Sobel convolution and edge magnitude |
| `line_buffer.v` | 3Ã—3 window generation (educational) |
| `test_pattern.v` | Checkerboard test image |
| `sobel_top_sim.v` | Top module for simulation |
| `tb_sobel.v` | Testbench |

---

## ğŸ§ª Simulation Results

Simulation was performed in **Vivado** using an 8Ã—8 checkerboard input.

ğŸ“· **Simulation waveform / output image:**  
ğŸ‘‰ *(Will be added)*  
`/simulation_results/sobel_output.png`

---

## âš ï¸ Notes
- This is a **simulation-only academic project**
- Line buffer is simplified for learning
- Not optimized for large image resolutions

---

## ğŸ§  Learning Outcomes
- FPGA image processing basics
- Sobel edge detection
- Verilog RTL design
- Simulation and verification

---

## ğŸ‘¤ Author
2nd Year FPGA Simulation Project
