library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux2_1 is
	port(SW(2)   : in std_logic;
		  SW(1) 	 : in std_logic;
		  SW(0)   : in std_logic;
		  LEDG(0) : out std_logic);
end Mux2_1;

architecture Behavioral of Mux2_1 is
begin
	process(SW(2), SW(1), SW(0))
	begin
		if (SW(2) = '0') then
			 LEDG(0) <= SW(0);
		else
			LEDG(0) <= SW(1);
		end if;
	end process;
end Behavioral;