## Reference

### clean data

#### AES

AES-1 : Trusthub </br>
AES-2 : https://github.com/aliaagheisX/AES </br>
AES-3 : https://github.com/michaelehab/AES-Verilog </br>
AES-4 : https://github.com/freecores/tiny_aes </br>
AES-5 : https://github.com/crypt-xie/XCryptCore </br>

#### DES

DES-1: https://github.com/freecores/des </br>
DES-2: https://github.com/zyad224/Data-Encryption-Standard-Verilog </br>
DES-3: https://github.com/ppashakhanloo/verilog-DES </br>
DES-4: https://github.com/crypt-xie/XCryptCore </br>

#### DET

DET-1: https://github.com/dsesami/Det </br>
DET-2: https://github.com/NekoSilverFox/VHDL/tree/77d5afe2824e09b70057a01aefecf511540d6b22 </br>
DET-3: https://github.com/1103105303/FPGA_Design/tree/ed8b7ae2bf77d12e462abfdf6aa4f7a2cad0a261 </br>

#### PIC

PIC-1: Trusthub </br>
PIC-2: https://github.com/Featherweight-IP/fwgpio </br>
PIC-3: https://github.com/MorrisMA/PIC16C5x </br>
PIC-4: https://github.com/himingway/PIC16C5x </br>
PIC-5: </br>
PIC-6: </br>
PIC-7: https://github.com/EttusResearch/uhd </br>

#### RC5

RC5-1: https://github.com/crypt-xie/XCryptCore </br>

#### RC6

RC6-1: https://github.com/crypt-xie/XCryptCore </br>

#### RS232

RS232-1: Trusthub </br>
RS232-2: https://github.com/Zyy438/FPGAudio </br>
RS232-3: https://github.com/pmonta/FPGA-netlist-tools </br>
RS232-4: </br>
RS232-5: </br>
RS232-6: </br>
RS232-7: </br>
RS232-8: </br>
RS232-9: </br>
RS232-10: </br>

#### SPI

SPI-1: https://github.com/janschiefer/verilog_spi </br>
SPI-2: https://github.com/halftop/Interface-Protocol-in-Verilog </br>
SPI-3: </br>
SPI-4: </br>

#### SYN-SRAM

SYN-SRAM-1: </br>
SYN-SRAM-2: </br>
SYN-SRAM-3: </br>
SYN-SRAM-4: </br>
SYN-SRAM-5: </br>
SYN-SRAM-6: </br>
SYN-SRAM-7: </br>
SYN-SRAM-8: </br>

#### VGA

#### XTEA
