# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Apr 20 2022 15:22:06

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: iCE40UL1K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|sysclk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|sysclk:R vs. top|sysclk:R)
		5.2::Critical Path Report for (top|sysclk:R vs. osc/CLKHF:R)
		5.3::Critical Path Report for (osc/CLKHF:R vs. top|sysclk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED_B
			6.2.2::Path details for port: LED_G
			6.2.3::Path details for port: LED_R
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED_B
			6.5.2::Path details for port: LED_G
			6.5.3::Path details for port: LED_R
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: I2C_1/SCLO  | N/A                   | Target: 0.40 MHz   | 
Clock: n3456       | N/A                   | Target: 48.01 MHz  | 
Clock: osc/CLKHF   | N/A                   | Target: 48.00 MHz  | 
Clock: top|sysclk  | Frequency: 50.04 MHz  | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
osc/CLKHF     top|sysclk     20830            8565        N/A              N/A         N/A              N/A         N/A              N/A         
top|sysclk    osc/CLKHF      20833.3          14069       N/A              N/A         N/A              N/A         N/A              N/A         
top|sysclk    top|sysclk     20830            844         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                    Clock to Out  Clock Reference:Phase  
---------  ----------------------------  ------------  ---------------------  
LED_B      sysclk_GB/GLOBALBUFFEROUTPUT  145571        top|sysclk:R           
LED_G      sysclk_GB/GLOBALBUFFEROUTPUT  144975        top|sysclk:R           
LED_R      sysclk_GB/GLOBALBUFFEROUTPUT  144975        top|sysclk:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                    Minimum Clock to Out  Clock Reference:Phase  
---------  ----------------------------  --------------------  ---------------------  
LED_B      sysclk_GB/GLOBALBUFFEROUTPUT  105758                top|sysclk:R           
LED_G      sysclk_GB/GLOBALBUFFEROUTPUT  104910                top|sysclk:R           
LED_R      sysclk_GB/GLOBALBUFFEROUTPUT  104910                top|sysclk:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|sysclk
****************************************
Clock: top|sysclk
Frequency: 50.04 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in2
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 844p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            17615
------------------------------------------   ----- 
End-of-path arrival time (ps)                20688
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__523/I                                        LocalMux                       0             13099    844  RISE       1
I__523/O                                        LocalMux                    1099             14198    844  RISE       1
I__525/I                                        InMux                          0             14198    844  RISE       1
I__525/O                                        InMux                        662             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/in3             LogicCell40_SEQ_MODE_0000      0             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/lcout           LogicCell40_SEQ_MODE_0000    861             15721    844  RISE       3
I__518/I                                        LocalMux                       0             15721    844  RISE       1
I__518/O                                        LocalMux                    1099             16821    844  RISE       1
I__520/I                                        InMux                          0             16821    844  RISE       1
I__520/O                                        InMux                        662             17483    844  RISE       1
i1461_4_lut_LC_2_5_3/in3                        LogicCell40_SEQ_MODE_0000      0             17483    844  RISE       1
i1461_4_lut_LC_2_5_3/lcout                      LogicCell40_SEQ_MODE_0000    861             18344    844  RISE       1
I__553/I                                        LocalMux                       0             18344    844  RISE       1
I__553/O                                        LocalMux                    1099             19443    844  RISE       1
I__554/I                                        InMux                          0             19443    844  RISE       1
I__554/O                                        InMux                        662             20105    844  RISE       1
motor_dir_bdd_4_lut_LC_2_5_0/in3                LogicCell40_SEQ_MODE_0000      0             20105    844  RISE       1
motor_dir_bdd_4_lut_LC_2_5_0/ltout              LogicCell40_SEQ_MODE_0000    583             20688    844  RISE       1
I__557/I                                        CascadeMux                     0             20688    844  RISE       1
I__557/O                                        CascadeMux                     0             20688    844  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in2                      LogicCell40_SEQ_MODE_1000      0             20688    844  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|sysclk:R vs. top|sysclk:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in2
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 844p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            17615
------------------------------------------   ----- 
End-of-path arrival time (ps)                20688
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__523/I                                        LocalMux                       0             13099    844  RISE       1
I__523/O                                        LocalMux                    1099             14198    844  RISE       1
I__525/I                                        InMux                          0             14198    844  RISE       1
I__525/O                                        InMux                        662             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/in3             LogicCell40_SEQ_MODE_0000      0             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/lcout           LogicCell40_SEQ_MODE_0000    861             15721    844  RISE       3
I__518/I                                        LocalMux                       0             15721    844  RISE       1
I__518/O                                        LocalMux                    1099             16821    844  RISE       1
I__520/I                                        InMux                          0             16821    844  RISE       1
I__520/O                                        InMux                        662             17483    844  RISE       1
i1461_4_lut_LC_2_5_3/in3                        LogicCell40_SEQ_MODE_0000      0             17483    844  RISE       1
i1461_4_lut_LC_2_5_3/lcout                      LogicCell40_SEQ_MODE_0000    861             18344    844  RISE       1
I__553/I                                        LocalMux                       0             18344    844  RISE       1
I__553/O                                        LocalMux                    1099             19443    844  RISE       1
I__554/I                                        InMux                          0             19443    844  RISE       1
I__554/O                                        InMux                        662             20105    844  RISE       1
motor_dir_bdd_4_lut_LC_2_5_0/in3                LogicCell40_SEQ_MODE_0000      0             20105    844  RISE       1
motor_dir_bdd_4_lut_LC_2_5_0/ltout              LogicCell40_SEQ_MODE_0000    583             20688    844  RISE       1
I__557/I                                        CascadeMux                     0             20688    844  RISE       1
I__557/O                                        CascadeMux                     0             20688    844  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in2                      LogicCell40_SEQ_MODE_1000      0             20688    844  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1


5.2::Critical Path Report for (top|sysclk:R vs. osc/CLKHF:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_1_7/lcout
Path End         : I2C_1/ADRI1
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14070p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2195
------------------------------------------   ----- 
End-of-path required time (ps)               20321

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3178
------------------------------------------   ---- 
End-of-path arrival time (ps)                6251
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14069  RISE       2
I__773/I                       Odrv4                          0              3073  14069  RISE       1
I__773/O                       Odrv4                        596              3669  14069  RISE       1
I__775/I                       Span4Mux_h                     0              3669  14069  RISE       1
I__775/O                       Span4Mux_h                   517              4185  14069  RISE       1
I__777/I                       Span4Mux_s1_h                  0              4185  14069  RISE       1
I__777/O                       Span4Mux_s1_h                305              4490  14069  RISE       1
I__778/I                       LocalMux                       0              4490  14069  RISE       1
I__778/O                       LocalMux                    1099              5589  14069  RISE       1
I__779/I                       InMux                          0              5589  14069  RISE       1
I__779/O                       InMux                        662              6251  14069  RISE       1
I__780/I                       DummyBuf                       0              6251  14069  RISE       1
I__780/O                       DummyBuf                       0              6251  14069  RISE       1
I2C_1/ADRI1                    SB_I2C_FIFO                    0              6251  14069  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1


5.3::Critical Path Report for (osc/CLKHF:R vs. top|sysclk:R)
************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in0
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Setup Constraint : 20830p
Path slack       : 8564p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10252
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12716
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1092/I                             InMux                          0              5444   8565  RISE       1
I__1092/O                             InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0          LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout        LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                              LocalMux                       0              7352   8565  RISE       1
I__912/O                              LocalMux                    1099              8451   8565  RISE       1
I__915/I                              InMux                          0              8451   8565  RISE       1
I__915/O                              InMux                        662              9113   8565  RISE       1
i1_2_lut_rep_42_3_lut_LC_6_3_0/in0    LogicCell40_SEQ_MODE_0000      0              9113   8565  RISE       1
i1_2_lut_rep_42_3_lut_LC_6_3_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10358   8565  RISE       1
I__1152/I                             Odrv4                          0             10358   8565  RISE       1
I__1152/O                             Odrv4                        596             10954   8565  RISE       1
I__1153/I                             LocalMux                       0             10954   8565  RISE       1
I__1153/O                             LocalMux                    1099             12053   8565  RISE       1
I__1154/I                             InMux                          0             12053   8565  RISE       1
I__1154/O                             InMux                        662             12716   8565  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/in0      LogicCell40_SEQ_MODE_1000      0             12716   8565  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: LED_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_B
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 145571


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            142498
---------------------------- ------
Clock To Out Delay           145571

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  72      
I__1111/I                     gio2CtrlBuf                0      0                  RISE  1       
I__1111/O                     gio2CtrlBuf                0      0                  RISE  1       
I__1112/I                     GlobalMux                  0      0                  RISE  1       
I__1112/O                     GlobalMux                  795    795                RISE  1       
I__1136/I                     ClkMux                     0      795                RISE  1       
I__1136/O                     ClkMux                     887    1682               RISE  1       
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
PWM_B_156_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000  1391    3073               RISE  1       
I__385/I                  Odrv12                     0       3073               RISE  1       
I__385/O                  Odrv12                     1073    4146               RISE  1       
I__386/I                  Sp12to4                    0       4146               RISE  1       
I__386/O                  Sp12to4                    596     4742               RISE  1       
I__387/I                  LocalMux                   0       4742               RISE  1       
I__387/O                  LocalMux                   1099    5841               RISE  1       
I__388/I                  InMux                      0       5841               RISE  1       
I__388/O                  InMux                      662     6503               RISE  1       
I__389/I                  DummyBuf                   0       6503               RISE  1       
I__389/O                  DummyBuf                   0       6503               RISE  1       
RGB_DRV/RGB2PWM           SB_RGBA_DRV                0       6503               RISE  1       
RGB_DRV/RGB2              SB_RGBA_DRV                139068  145571             FALL  0       
LED_B                     top                        0       145571             FALL  1       

6.2.2::Path details for port: LED_G     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_G
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 144975


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            141902
---------------------------- ------
Clock To Out Delay           144975

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  72      
I__1111/I                     gio2CtrlBuf                0      0                  RISE  1       
I__1111/O                     gio2CtrlBuf                0      0                  RISE  1       
I__1112/I                     GlobalMux                  0      0                  RISE  1       
I__1112/O                     GlobalMux                  795    795                RISE  1       
I__1137/I                     ClkMux                     0      795                RISE  1       
I__1137/O                     ClkMux                     887    1682               RISE  1       
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
PWM_G_157_LC_0_7_3/lcout  LogicCell40_SEQ_MODE_1000  1391    3073               RISE  1       
I__217/I                  Odrv12                     0       3073               RISE  1       
I__217/O                  Odrv12                     1073    4146               RISE  1       
I__218/I                  LocalMux                   0       4146               RISE  1       
I__218/O                  LocalMux                   1099    5245               RISE  1       
I__219/I                  InMux                      0       5245               RISE  1       
I__219/O                  InMux                      662     5907               RISE  1       
I__220/I                  DummyBuf                   0       5907               RISE  1       
I__220/O                  DummyBuf                   0       5907               RISE  1       
RGB_DRV/RGB1PWM           SB_RGBA_DRV                0       5907               RISE  1       
RGB_DRV/RGB1              SB_RGBA_DRV                139068  144975             FALL  0       
LED_G                     top                        0       144975             FALL  1       

6.2.3::Path details for port: LED_R     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_R
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 144975


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            141902
---------------------------- ------
Clock To Out Delay           144975

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  72      
I__1111/I                     gio2CtrlBuf                0      0                  RISE  1       
I__1111/O                     gio2CtrlBuf                0      0                  RISE  1       
I__1112/I                     GlobalMux                  0      0                  RISE  1       
I__1112/O                     GlobalMux                  795    795                RISE  1       
I__1137/I                     ClkMux                     0      795                RISE  1       
I__1137/O                     ClkMux                     887    1682               RISE  1       
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
PWM_R_158_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000  1391    3073               RISE  1       
I__221/I                  Odrv12                     0       3073               RISE  1       
I__221/O                  Odrv12                     1073    4146               RISE  1       
I__222/I                  LocalMux                   0       4146               RISE  1       
I__222/O                  LocalMux                   1099    5245               RISE  1       
I__223/I                  InMux                      0       5245               RISE  1       
I__223/O                  InMux                      662     5907               RISE  1       
I__224/I                  DummyBuf                   0       5907               RISE  1       
I__224/O                  DummyBuf                   0       5907               RISE  1       
RGB_DRV/RGB0PWM           SB_RGBA_DRV                0       5907               RISE  1       
RGB_DRV/RGB0              SB_RGBA_DRV                139068  144975             FALL  0       
LED_R                     top                        0       144975             FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED_B     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_B
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 105758


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            102685
---------------------------- ------
Clock To Out Delay           105758

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  72      
I__1111/I                     gio2CtrlBuf                0      0                  RISE  1       
I__1111/O                     gio2CtrlBuf                0      0                  RISE  1       
I__1112/I                     GlobalMux                  0      0                  RISE  1       
I__1112/O                     GlobalMux                  795    795                RISE  1       
I__1136/I                     ClkMux                     0      795                RISE  1       
I__1136/O                     ClkMux                     887    1682               RISE  1       
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
PWM_B_156_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000  1391   3073               FALL  1       
I__385/I                  Odrv12                     0      3073               FALL  1       
I__385/O                  Odrv12                     1232   4304               FALL  1       
I__386/I                  Sp12to4                    0      4304               FALL  1       
I__386/O                  Sp12to4                    848    5152               FALL  1       
I__387/I                  LocalMux                   0      5152               FALL  1       
I__387/O                  LocalMux                   768    5920               FALL  1       
I__388/I                  InMux                      0      5920               FALL  1       
I__388/O                  InMux                      503    6424               FALL  1       
I__389/I                  DummyBuf                   0      6424               FALL  1       
I__389/O                  DummyBuf                   0      6424               FALL  1       
RGB_DRV/RGB2PWM           SB_RGBA_DRV                0      6424               FALL  1       
RGB_DRV/RGB2              SB_RGBA_DRV                99334  105758             RISE  0       
LED_B                     top                        0      105758             RISE  1       

6.5.2::Path details for port: LED_G     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_G
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 104910


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            101837
---------------------------- ------
Clock To Out Delay           104910

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  72      
I__1111/I                     gio2CtrlBuf                0      0                  RISE  1       
I__1111/O                     gio2CtrlBuf                0      0                  RISE  1       
I__1112/I                     GlobalMux                  0      0                  RISE  1       
I__1112/O                     GlobalMux                  795    795                RISE  1       
I__1137/I                     ClkMux                     0      795                RISE  1       
I__1137/O                     ClkMux                     887    1682               RISE  1       
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
PWM_G_157_LC_0_7_3/lcout  LogicCell40_SEQ_MODE_1000  1391   3073               FALL  1       
I__217/I                  Odrv12                     0      3073               FALL  1       
I__217/O                  Odrv12                     1232   4304               FALL  1       
I__218/I                  LocalMux                   0      4304               FALL  1       
I__218/O                  LocalMux                   768    5073               FALL  1       
I__219/I                  InMux                      0      5073               FALL  1       
I__219/O                  InMux                      503    5576               FALL  1       
I__220/I                  DummyBuf                   0      5576               FALL  1       
I__220/O                  DummyBuf                   0      5576               FALL  1       
RGB_DRV/RGB1PWM           SB_RGBA_DRV                0      5576               FALL  1       
RGB_DRV/RGB1              SB_RGBA_DRV                99334  104910             RISE  0       
LED_G                     top                        0      104910             RISE  1       

6.5.3::Path details for port: LED_R     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_R
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 104910


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            101837
---------------------------- ------
Clock To Out Delay           104910

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  72      
I__1111/I                     gio2CtrlBuf                0      0                  RISE  1       
I__1111/O                     gio2CtrlBuf                0      0                  RISE  1       
I__1112/I                     GlobalMux                  0      0                  RISE  1       
I__1112/O                     GlobalMux                  795    795                RISE  1       
I__1137/I                     ClkMux                     0      795                RISE  1       
I__1137/O                     ClkMux                     887    1682               RISE  1       
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
PWM_R_158_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000  1391   3073               FALL  1       
I__221/I                  Odrv12                     0      3073               FALL  1       
I__221/O                  Odrv12                     1232   4304               FALL  1       
I__222/I                  LocalMux                   0      4304               FALL  1       
I__222/O                  LocalMux                   768    5073               FALL  1       
I__223/I                  InMux                      0      5073               FALL  1       
I__223/O                  InMux                      503    5576               FALL  1       
I__224/I                  DummyBuf                   0      5576               FALL  1       
I__224/O                  DummyBuf                   0      5576               FALL  1       
RGB_DRV/RGB0PWM           SB_RGBA_DRV                0      5576               FALL  1       
RGB_DRV/RGB0              SB_RGBA_DRV                99334  104910             RISE  0       
LED_R                     top                        0      104910             RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in2
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 844p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            17615
------------------------------------------   ----- 
End-of-path arrival time (ps)                20688
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__523/I                                        LocalMux                       0             13099    844  RISE       1
I__523/O                                        LocalMux                    1099             14198    844  RISE       1
I__525/I                                        InMux                          0             14198    844  RISE       1
I__525/O                                        InMux                        662             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/in3             LogicCell40_SEQ_MODE_0000      0             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/lcout           LogicCell40_SEQ_MODE_0000    861             15721    844  RISE       3
I__518/I                                        LocalMux                       0             15721    844  RISE       1
I__518/O                                        LocalMux                    1099             16821    844  RISE       1
I__520/I                                        InMux                          0             16821    844  RISE       1
I__520/O                                        InMux                        662             17483    844  RISE       1
i1461_4_lut_LC_2_5_3/in3                        LogicCell40_SEQ_MODE_0000      0             17483    844  RISE       1
i1461_4_lut_LC_2_5_3/lcout                      LogicCell40_SEQ_MODE_0000    861             18344    844  RISE       1
I__553/I                                        LocalMux                       0             18344    844  RISE       1
I__553/O                                        LocalMux                    1099             19443    844  RISE       1
I__554/I                                        InMux                          0             19443    844  RISE       1
I__554/O                                        InMux                        662             20105    844  RISE       1
motor_dir_bdd_4_lut_LC_2_5_0/in3                LogicCell40_SEQ_MODE_0000      0             20105    844  RISE       1
motor_dir_bdd_4_lut_LC_2_5_0/ltout              LogicCell40_SEQ_MODE_0000    583             20688    844  RISE       1
I__557/I                                        CascadeMux                     0             20688    844  RISE       1
I__557/O                                        CascadeMux                     0             20688    844  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in2                      LogicCell40_SEQ_MODE_1000      0             20688    844  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in3
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 1295p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            17416
------------------------------------------   ----- 
End-of-path arrival time (ps)                20489
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__523/I                                        LocalMux                       0             13099    844  RISE       1
I__523/O                                        LocalMux                    1099             14198    844  RISE       1
I__525/I                                        InMux                          0             14198    844  RISE       1
I__525/O                                        InMux                        662             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/in3             LogicCell40_SEQ_MODE_0000      0             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/lcout           LogicCell40_SEQ_MODE_0000    861             15721    844  RISE       3
I__518/I                                        LocalMux                       0             15721    844  RISE       1
I__518/O                                        LocalMux                    1099             16821    844  RISE       1
I__521/I                                        InMux                          0             16821   1294  RISE       1
I__521/O                                        InMux                        662             17483   1294  RISE       1
i1456_3_lut_3_lut_4_lut_4_lut_LC_2_5_2/in0      LogicCell40_SEQ_MODE_0000      0             17483   1294  RISE       1
i1456_3_lut_3_lut_4_lut_4_lut_LC_2_5_2/lcout    LogicCell40_SEQ_MODE_0000   1245             18728   1294  RISE       1
I__555/I                                        LocalMux                       0             18728   1294  RISE       1
I__555/O                                        LocalMux                    1099             19827   1294  RISE       1
I__556/I                                        InMux                          0             19827   1294  RISE       1
I__556/O                                        InMux                        662             20489   1294  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in3                      LogicCell40_SEQ_MODE_1000      0             20489   1294  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in3
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Setup Constraint : 20830p
Path slack       : 1679p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            17032
------------------------------------------   ----- 
End-of-path arrival time (ps)                20105
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__523/I                                        LocalMux                       0             13099    844  RISE       1
I__523/O                                        LocalMux                    1099             14198    844  RISE       1
I__525/I                                        InMux                          0             14198    844  RISE       1
I__525/O                                        InMux                        662             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/in3             LogicCell40_SEQ_MODE_0000      0             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/lcout           LogicCell40_SEQ_MODE_0000    861             15721    844  RISE       3
I__519/I                                        LocalMux                       0             15721   1678  RISE       1
I__519/O                                        LocalMux                    1099             16821   1678  RISE       1
I__522/I                                        InMux                          0             16821   1678  RISE       1
I__522/O                                        InMux                        662             17483   1678  RISE       1
i1_3_lut_rep_37_4_lut_4_lut_LC_1_6_4/in3        LogicCell40_SEQ_MODE_0000      0             17483   1678  RISE       1
i1_3_lut_rep_37_4_lut_4_lut_LC_1_6_4/lcout      LogicCell40_SEQ_MODE_0000    861             18344   1678  RISE       1
I__462/I                                        LocalMux                       0             18344   1678  RISE       1
I__462/O                                        LocalMux                    1099             19443   1678  RISE       1
I__463/I                                        InMux                          0             19443   1678  RISE       1
I__463/O                                        InMux                        662             20105   1678  RISE       1
drv_cnt_i0_i1_LC_2_5_7/in3                      LogicCell40_SEQ_MODE_1000      0             20105   1678  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_G_157_LC_0_7_3/ce
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Setup Constraint : 20830p
Path slack       : 3413p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            16026
------------------------------------------   ----- 
End-of-path arrival time (ps)                19099
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__524/I                                        LocalMux                       0             13099   3413  RISE       1
I__524/O                                        LocalMux                    1099             14198   3413  RISE       1
I__527/I                                        InMux                          0             14198   3413  RISE       1
I__527/O                                        InMux                        662             14860   3413  RISE       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/in0      LogicCell40_SEQ_MODE_0000      0             14860   3413  RISE       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/lcout    LogicCell40_SEQ_MODE_0000   1245             16105   3413  RISE       3
I__379/I                                        Odrv4                          0             16105   3413  RISE       1
I__379/O                                        Odrv4                        596             16701   3413  RISE       1
I__381/I                                        Span4Mux_v                     0             16701   3413  RISE       1
I__381/O                                        Span4Mux_v                   596             17297   3413  RISE       1
I__383/I                                        LocalMux                       0             17297   3413  RISE       1
I__383/O                                        LocalMux                    1099             18397   3413  RISE       1
I__384/I                                        CEMux                          0             18397   3413  RISE       1
I__384/O                                        CEMux                        702             19099   3413  RISE       1
PWM_G_157_LC_0_7_3/ce                           LogicCell40_SEQ_MODE_1000      0             19099   3413  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_R_158_LC_0_7_0/ce
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 3413p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            16026
------------------------------------------   ----- 
End-of-path arrival time (ps)                19099
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__524/I                                        LocalMux                       0             13099   3413  RISE       1
I__524/O                                        LocalMux                    1099             14198   3413  RISE       1
I__527/I                                        InMux                          0             14198   3413  RISE       1
I__527/O                                        InMux                        662             14860   3413  RISE       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/in0      LogicCell40_SEQ_MODE_0000      0             14860   3413  RISE       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/lcout    LogicCell40_SEQ_MODE_0000   1245             16105   3413  RISE       3
I__379/I                                        Odrv4                          0             16105   3413  RISE       1
I__379/O                                        Odrv4                        596             16701   3413  RISE       1
I__381/I                                        Span4Mux_v                     0             16701   3413  RISE       1
I__381/O                                        Span4Mux_v                   596             17297   3413  RISE       1
I__383/I                                        LocalMux                       0             17297   3413  RISE       1
I__383/O                                        LocalMux                    1099             18397   3413  RISE       1
I__384/I                                        CEMux                          0             18397   3413  RISE       1
I__384/O                                        CEMux                        702             19099   3413  RISE       1
PWM_R_158_LC_0_7_0/ce                           LogicCell40_SEQ_MODE_1000      0             19099   3413  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_B_156_LC_1_7_2/ce
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 3533p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15906
------------------------------------------   ----- 
End-of-path arrival time (ps)                18979
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__524/I                                        LocalMux                       0             13099   3413  RISE       1
I__524/O                                        LocalMux                    1099             14198   3413  RISE       1
I__527/I                                        InMux                          0             14198   3413  RISE       1
I__527/O                                        InMux                        662             14860   3413  RISE       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/in0      LogicCell40_SEQ_MODE_0000      0             14860   3413  RISE       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/lcout    LogicCell40_SEQ_MODE_0000   1245             16105   3413  RISE       3
I__378/I                                        Odrv12                         0             16105   3533  RISE       1
I__378/O                                        Odrv12                      1073             17178   3533  RISE       1
I__380/I                                        LocalMux                       0             17178   3533  RISE       1
I__380/O                                        LocalMux                    1099             18277   3533  RISE       1
I__382/I                                        CEMux                          0             18277   3533  RISE       1
I__382/O                                        CEMux                        702             18979   3533  RISE       1
PWM_B_156_LC_1_7_2/ce                           LogicCell40_SEQ_MODE_1000      0             18979   3533  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/ce
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Setup Constraint : 20830p
Path slack       : 3917p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15522
------------------------------------------   ----- 
End-of-path arrival time (ps)                18595
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                          LocalMux                       0              3073    844  RISE       1
I__341/O                                          LocalMux                    1099              4172    844  RISE       1
I__343/I                                          InMux                          0              4172    844  RISE       1
I__343/O                                          InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1      LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout    LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                          Odrv4                          0              6013    844  RISE       1
I__225/O                                          Odrv4                        596              6609    844  RISE       1
I__226/I                                          LocalMux                       0              6609    844  RISE       1
I__226/O                                          LocalMux                    1099              7708    844  RISE       1
I__227/I                                          InMux                          0              7708    844  RISE       1
I__227/O                                          InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                          LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                        LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                          LocalMux                       0              9549    844  RISE       1
I__336/O                                          LocalMux                    1099             10649    844  RISE       1
I__337/I                                          InMux                          0             10649    844  RISE       1
I__337/O                                          InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3             LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout           LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                          CascadeMux                     0             11920    844  FALL       1
I__326/O                                          CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                    LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                  LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__524/I                                          LocalMux                       0             13099   3413  RISE       1
I__524/O                                          LocalMux                    1099             14198   3413  RISE       1
I__526/I                                          InMux                          0             14198   3917  RISE       1
I__526/O                                          InMux                        662             14860   3917  RISE       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0             14860   3917  RISE       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    861             15721   3917  RISE       3
I__441/I                                          Odrv12                         0             15721   3917  RISE       1
I__441/O                                          Odrv12                      1073             16794   3917  RISE       1
I__443/I                                          LocalMux                       0             16794   3917  RISE       1
I__443/O                                          LocalMux                    1099             17893   3917  RISE       1
I__445/I                                          CEMux                          0             17893   3917  RISE       1
I__445/O                                          CEMux                        702             18595   3917  RISE       1
drv_cnt_i0_i1_LC_2_5_7/ce                         LogicCell40_SEQ_MODE_1000      0             18595   3917  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/ce
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 3917p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15522
------------------------------------------   ----- 
End-of-path arrival time (ps)                18595
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                          LocalMux                       0              3073    844  RISE       1
I__341/O                                          LocalMux                    1099              4172    844  RISE       1
I__343/I                                          InMux                          0              4172    844  RISE       1
I__343/O                                          InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1      LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout    LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                          Odrv4                          0              6013    844  RISE       1
I__225/O                                          Odrv4                        596              6609    844  RISE       1
I__226/I                                          LocalMux                       0              6609    844  RISE       1
I__226/O                                          LocalMux                    1099              7708    844  RISE       1
I__227/I                                          InMux                          0              7708    844  RISE       1
I__227/O                                          InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                          LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                        LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                          LocalMux                       0              9549    844  RISE       1
I__336/O                                          LocalMux                    1099             10649    844  RISE       1
I__337/I                                          InMux                          0             10649    844  RISE       1
I__337/O                                          InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3             LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout           LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                          CascadeMux                     0             11920    844  FALL       1
I__326/O                                          CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                    LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                  LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__524/I                                          LocalMux                       0             13099   3413  RISE       1
I__524/O                                          LocalMux                    1099             14198   3413  RISE       1
I__526/I                                          InMux                          0             14198   3917  RISE       1
I__526/O                                          InMux                        662             14860   3917  RISE       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0             14860   3917  RISE       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    861             15721   3917  RISE       3
I__441/I                                          Odrv12                         0             15721   3917  RISE       1
I__441/O                                          Odrv12                      1073             16794   3917  RISE       1
I__443/I                                          LocalMux                       0             16794   3917  RISE       1
I__443/O                                          LocalMux                    1099             17893   3917  RISE       1
I__445/I                                          CEMux                          0             17893   3917  RISE       1
I__445/O                                          CEMux                        702             18595   3917  RISE       1
drv_cnt_i0_i2_LC_2_5_1/ce                         LogicCell40_SEQ_MODE_1000      0             18595   3917  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i0_LC_1_8_0/ce
Capture Clock    : drv_cnt_i0_i0_LC_1_8_0/clk
Setup Constraint : 20830p
Path slack       : 3917p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15522
------------------------------------------   ----- 
End-of-path arrival time (ps)                18595
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                          LocalMux                       0              3073    844  RISE       1
I__341/O                                          LocalMux                    1099              4172    844  RISE       1
I__343/I                                          InMux                          0              4172    844  RISE       1
I__343/O                                          InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1      LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout    LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                          Odrv4                          0              6013    844  RISE       1
I__225/O                                          Odrv4                        596              6609    844  RISE       1
I__226/I                                          LocalMux                       0              6609    844  RISE       1
I__226/O                                          LocalMux                    1099              7708    844  RISE       1
I__227/I                                          InMux                          0              7708    844  RISE       1
I__227/O                                          InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                          LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                        LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                          LocalMux                       0              9549    844  RISE       1
I__336/O                                          LocalMux                    1099             10649    844  RISE       1
I__337/I                                          InMux                          0             10649    844  RISE       1
I__337/O                                          InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3             LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout           LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                          CascadeMux                     0             11920    844  FALL       1
I__326/O                                          CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                    LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                  LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__524/I                                          LocalMux                       0             13099   3413  RISE       1
I__524/O                                          LocalMux                    1099             14198   3413  RISE       1
I__526/I                                          InMux                          0             14198   3917  RISE       1
I__526/O                                          InMux                        662             14860   3917  RISE       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0             14860   3917  RISE       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    861             15721   3917  RISE       3
I__442/I                                          Odrv12                         0             15721   3917  RISE       1
I__442/O                                          Odrv12                      1073             16794   3917  RISE       1
I__444/I                                          LocalMux                       0             16794   3917  RISE       1
I__444/O                                          LocalMux                    1099             17893   3917  RISE       1
I__446/I                                          CEMux                          0             17893   3917  RISE       1
I__446/O                                          CEMux                        702             18595   3917  RISE       1
drv_cnt_i0_i0_LC_1_8_0/ce                         LogicCell40_SEQ_MODE_1000      0             18595   3917  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in2
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Setup Constraint : 20830p
Path slack       : 4579p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13880
------------------------------------------   ----- 
End-of-path arrival time (ps)                16953
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              9549    844  RISE       1
I__336/I                                        LocalMux                       0              9549    844  RISE       1
I__336/O                                        LocalMux                    1099             10649    844  RISE       1
I__337/I                                        InMux                          0             10649    844  RISE       1
I__337/O                                        InMux                        662             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/in3           LogicCell40_SEQ_MODE_0000      0             11311    844  RISE       1
PWM_cnt_7__I_0_i12_3_lut_LC_1_4_6/ltout         LogicCell40_SEQ_MODE_0000    609             11920    844  FALL       1
I__326/I                                        CascadeMux                     0             11920    844  FALL       1
I__326/O                                        CascadeMux                     0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/in2                  LogicCell40_SEQ_MODE_0000      0             11920    844  FALL       1
i1851_3_lut_3_lut_LC_1_4_7/lcout                LogicCell40_SEQ_MODE_0000   1179             13099    844  RISE       3
I__523/I                                        LocalMux                       0             13099    844  RISE       1
I__523/O                                        LocalMux                    1099             14198    844  RISE       1
I__525/I                                        InMux                          0             14198    844  RISE       1
I__525/O                                        InMux                        662             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/in3             LogicCell40_SEQ_MODE_0000      0             14860    844  RISE       1
i12_3_lut_rep_39_3_lut_LC_2_5_4/ltout           LogicCell40_SEQ_MODE_0000    609             15470   4579  FALL       1
I__499/I                                        CascadeMux                     0             15470   4579  FALL       1
I__499/O                                        CascadeMux                     0             15470   4579  FALL       1
i9_3_lut_4_lut_4_lut_LC_2_5_5/in2               LogicCell40_SEQ_MODE_0000      0             15470   4579  FALL       1
i9_3_lut_4_lut_4_lut_LC_2_5_5/ltout             LogicCell40_SEQ_MODE_0000    781             16251   4579  FALL       1
I__483/I                                        CascadeMux                     0             16251   4579  FALL       1
I__483/O                                        CascadeMux                     0             16251   4579  FALL       1
motor_dir_bdd_4_lut_2380_LC_2_5_6/in2           LogicCell40_SEQ_MODE_0000      0             16251   4579  FALL       1
motor_dir_bdd_4_lut_2380_LC_2_5_6/ltout         LogicCell40_SEQ_MODE_0000    702             16953   4579  RISE       1
I__464/I                                        CascadeMux                     0             16953   4579  RISE       1
I__464/O                                        CascadeMux                     0             16953   4579  RISE       1
drv_cnt_i0_i1_LC_2_5_7/in2                      LogicCell40_SEQ_MODE_1000      0             16953   4579  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/sr
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i7_LC_0_5_7/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/sr
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i6_LC_0_5_6/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/sr
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i5_LC_0_5_5/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/sr
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i4_LC_0_5_4/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/sr
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i3_LC_0_5_3/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/sr
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i2_LC_0_5_2/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/sr
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i1_LC_0_5_1/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i5_LC_0_6_1/lcout
Path End         : PWM_cnt__i0_LC_0_5_0/sr
Capture Clock    : PWM_cnt__i0_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 4910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13999
------------------------------------------   ----- 
End-of-path arrival time (ps)                17072
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i5_LC_0_6_1/lcout                   LogicCell40_SEQ_MODE_1000   1391              3073    844  RISE       3
I__341/I                                        LocalMux                       0              3073    844  RISE       1
I__341/O                                        LocalMux                    1099              4172    844  RISE       1
I__343/I                                        InMux                          0              4172    844  RISE       1
I__343/O                                        InMux                        662              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/in1    LogicCell40_SEQ_MODE_0000      0              4834    844  RISE       1
PWM_cnt_7__I_0_i11_2_lut_rep_52_LC_0_6_2/lcout  LogicCell40_SEQ_MODE_0000   1179              6013    844  RISE       1
I__225/I                                        Odrv4                          0              6013    844  RISE       1
I__225/O                                        Odrv4                        596              6609    844  RISE       1
I__226/I                                        LocalMux                       0              6609    844  RISE       1
I__226/O                                        LocalMux                    1099              7708    844  RISE       1
I__227/I                                        InMux                          0              7708    844  RISE       1
I__227/O                                        InMux                        662              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/in1                        LogicCell40_SEQ_MODE_0000      0              8371    844  RISE       1
i2356_4_lut_LC_0_4_0/ltout                      LogicCell40_SEQ_MODE_0000    887              9258   4910  FALL       1
I__176/I                                        CascadeMux                     0              9258   4910  FALL       1
I__176/O                                        CascadeMux                     0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/in2                  LogicCell40_SEQ_MODE_0000      0              9258   4910  FALL       1
i2343_2_lut_3_lut_LC_0_4_1/lcout                LogicCell40_SEQ_MODE_0000   1179             10437   4910  RISE       1
I__213/I                                        LocalMux                       0             10437   4910  RISE       1
I__213/O                                        LocalMux                    1099             11536   4910  RISE       1
I__214/I                                        InMux                          0             11536   4910  RISE       1
I__214/O                                        InMux                        662             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/in1               LogicCell40_SEQ_MODE_0000      0             12198   4910  RISE       1
LessThan_8_i16_4_lut_LC_0_4_6/ltout             LogicCell40_SEQ_MODE_0000    887             13086   4910  FALL       1
I__211/I                                        CascadeMux                     0             13086   4910  FALL       1
I__211/O                                        CascadeMux                     0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/in2                           LogicCell40_SEQ_MODE_0000      0             13086   4910  FALL       1
i1_3_lut_LC_0_4_7/lcout                         LogicCell40_SEQ_MODE_0000   1179             14264   4910  RISE       8
I__231/I                                        Odrv12                         0             14264   4910  RISE       1
I__231/O                                        Odrv12                      1073             15337   4910  RISE       1
I__232/I                                        LocalMux                       0             15337   4910  RISE       1
I__232/O                                        LocalMux                    1099             16436   4910  RISE       1
I__233/I                                        SRMux                          0             16436   4910  RISE       1
I__233/O                                        SRMux                        636             17072   4910  RISE       1
PWM_cnt__i0_LC_0_5_0/sr                         LogicCell40_SEQ_MODE_1000      0             17072   4910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i7_LC_2_6_7/sr
Capture Clock    : drv_clk_counter_602__i7_LC_2_6_7/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i6_LC_2_6_6/sr
Capture Clock    : drv_clk_counter_602__i6_LC_2_6_6/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i5_LC_2_6_5/sr
Capture Clock    : drv_clk_counter_602__i5_LC_2_6_5/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i4_LC_2_6_4/sr
Capture Clock    : drv_clk_counter_602__i4_LC_2_6_4/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i3_LC_2_6_3/sr
Capture Clock    : drv_clk_counter_602__i3_LC_2_6_3/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i2_LC_2_6_2/sr
Capture Clock    : drv_clk_counter_602__i2_LC_2_6_2/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i1_LC_2_6_1/sr
Capture Clock    : drv_clk_counter_602__i1_LC_2_6_1/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i0_LC_2_6_0/sr
Capture Clock    : drv_clk_counter_602__i0_LC_2_6_0/clk
Setup Constraint : 20830p
Path slack       : 7439p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11470
------------------------------------------   ----- 
End-of-path arrival time (ps)                14543
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__646/I                                Odrv4                          0             11695   7440  RISE       1
I__646/O                                Odrv4                        596             12291   7440  RISE       1
I__648/I                                Span4Mux_h                     0             12291   7440  RISE       1
I__648/O                                Span4Mux_h                   517             12807   7440  RISE       1
I__650/I                                LocalMux                       0             12807   7440  RISE       1
I__650/O                                LocalMux                    1099             13907   7440  RISE       1
I__652/I                                SRMux                          0             13907   7440  RISE       1
I__652/O                                SRMux                        636             14543   7440  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/sr     LogicCell40_SEQ_MODE_1000      0             14543   7440  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i10_LC_2_7_2/sr
Capture Clock    : drv_clk_counter_602__i10_LC_2_7_2/clk
Setup Constraint : 20830p
Path slack       : 7956p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10953
------------------------------------------   ----- 
End-of-path arrival time (ps)                14026
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__647/I                                Odrv4                          0             11695   7956  RISE       1
I__647/O                                Odrv4                        596             12291   7956  RISE       1
I__649/I                                LocalMux                       0             12291   7956  RISE       1
I__649/O                                LocalMux                    1099             13390   7956  RISE       1
I__651/I                                SRMux                          0             13390   7956  RISE       1
I__651/O                                SRMux                        636             14026   7956  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/sr    LogicCell40_SEQ_MODE_1000      0             14026   7956  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i9_LC_2_7_1/sr
Capture Clock    : drv_clk_counter_602__i9_LC_2_7_1/clk
Setup Constraint : 20830p
Path slack       : 7956p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10953
------------------------------------------   ----- 
End-of-path arrival time (ps)                14026
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__647/I                                Odrv4                          0             11695   7956  RISE       1
I__647/O                                Odrv4                        596             12291   7956  RISE       1
I__649/I                                LocalMux                       0             12291   7956  RISE       1
I__649/O                                LocalMux                    1099             13390   7956  RISE       1
I__651/I                                SRMux                          0             13390   7956  RISE       1
I__651/O                                SRMux                        636             14026   7956  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/sr     LogicCell40_SEQ_MODE_1000      0             14026   7956  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i8_LC_2_7_0/sr
Capture Clock    : drv_clk_counter_602__i8_LC_2_7_0/clk
Setup Constraint : 20830p
Path slack       : 7956p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10953
------------------------------------------   ----- 
End-of-path arrival time (ps)                14026
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__598/I                                LocalMux                       0              3073   7440  RISE       1
I__598/O                                LocalMux                    1099              4172   7440  RISE       1
I__601/I                                InMux                          0              4172   7440  RISE       1
I__601/O                                InMux                        662              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/in1            LogicCell40_SEQ_MODE_0000      0              4834   7440  RISE       1
i1_2_lut_rep_55_LC_1_6_6/ltout          LogicCell40_SEQ_MODE_0000    887              5722   7440  FALL       1
I__394/I                                CascadeMux                     0              5722   7440  FALL       1
I__394/O                                CascadeMux                     0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/in2            LogicCell40_SEQ_MODE_0000      0              5722   7440  FALL       1
i2_4_lut_adj_18_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_0000   1179              6900   7440  RISE       1
I__390/I                                Odrv12                         0              6900   7440  RISE       1
I__390/O                                Odrv12                      1073              7973   7440  RISE       1
I__391/I                                LocalMux                       0              7973   7440  RISE       1
I__391/O                                LocalMux                    1099              9073   7440  RISE       1
I__392/I                                InMux                          0              9073   7440  RISE       1
I__392/O                                InMux                        662              9735   7440  RISE       1
I__393/I                                CascadeMux                     0              9735   7440  RISE       1
I__393/O                                CascadeMux                     0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/in2            LogicCell40_SEQ_MODE_0000      0              9735   7440  RISE       1
i2_4_lut_adj_19_LC_1_5_5/ltout          LogicCell40_SEQ_MODE_0000    781             10516   7440  FALL       1
I__369/I                                CascadeMux                     0             10516   7440  FALL       1
I__369/O                                CascadeMux                     0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in2            LogicCell40_SEQ_MODE_0000      0             10516   7440  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000   1179             11695   7440  RISE      11
I__647/I                                Odrv4                          0             11695   7956  RISE       1
I__647/O                                Odrv4                        596             12291   7956  RISE       1
I__649/I                                LocalMux                       0             12291   7956  RISE       1
I__649/O                                LocalMux                    1099             13390   7956  RISE       1
I__651/I                                SRMux                          0             13390   7956  RISE       1
I__651/O                                SRMux                        636             14026   7956  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/sr     LogicCell40_SEQ_MODE_1000      0             14026   7956  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_G_157_LC_0_7_3/sr
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Setup Constraint : 20830p
Path slack       : 8234p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10675
------------------------------------------   ----- 
End-of-path arrival time (ps)                13748
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/ltout              LogicCell40_SEQ_MODE_0000    781              9165   5903  FALL       1
I__361/I                                CascadeMux                     0              9165   5903  FALL       1
I__361/O                                CascadeMux                     0              9165   5903  FALL       1
i2366_2_lut_rep_40_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              9165   5903  FALL       1
i2366_2_lut_rep_40_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000   1179             10344   5903  RISE       8
I__487/I                                Odrv12                         0             10344   8234  RISE       1
I__487/O                                Odrv12                      1073             11417   8234  RISE       1
I__494/I                                Sp12to4                        0             11417   8234  RISE       1
I__494/O                                Sp12to4                      596             12013   8234  RISE       1
I__497/I                                LocalMux                       0             12013   8234  RISE       1
I__497/O                                LocalMux                    1099             13112   8234  RISE       1
I__498/I                                SRMux                          0             13112   8234  RISE       1
I__498/O                                SRMux                        636             13748   8234  RISE       1
PWM_G_157_LC_0_7_3/sr                   LogicCell40_SEQ_MODE_1000      0             13748   8234  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_R_158_LC_0_7_0/sr
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 8234p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10675
------------------------------------------   ----- 
End-of-path arrival time (ps)                13748
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/ltout              LogicCell40_SEQ_MODE_0000    781              9165   5903  FALL       1
I__361/I                                CascadeMux                     0              9165   5903  FALL       1
I__361/O                                CascadeMux                     0              9165   5903  FALL       1
i2366_2_lut_rep_40_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              9165   5903  FALL       1
i2366_2_lut_rep_40_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000   1179             10344   5903  RISE       8
I__487/I                                Odrv12                         0             10344   8234  RISE       1
I__487/O                                Odrv12                      1073             11417   8234  RISE       1
I__494/I                                Sp12to4                        0             11417   8234  RISE       1
I__494/O                                Sp12to4                      596             12013   8234  RISE       1
I__497/I                                LocalMux                       0             12013   8234  RISE       1
I__497/O                                LocalMux                    1099             13112   8234  RISE       1
I__498/I                                SRMux                          0             13112   8234  RISE       1
I__498/O                                SRMux                        636             13748   8234  RISE       1
PWM_R_158_LC_0_7_0/sr                   LogicCell40_SEQ_MODE_1000      0             13748   8234  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/ce
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i7_LC_0_5_7/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/ce
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i6_LC_0_5_6/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/ce
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i5_LC_0_5_5/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/ce
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i4_LC_0_5_4/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/ce
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i3_LC_0_5_3/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/ce
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i2_LC_0_5_2/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/ce
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i1_LC_0_5_1/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_cnt__i0_LC_0_5_0/ce
Capture Clock    : PWM_cnt__i0_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 8526p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10913
------------------------------------------   ----- 
End-of-path arrival time (ps)                13986
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6009  RISE       2
I__363/I                                LocalMux                       0              9563   8526  RISE       1
I__363/O                                LocalMux                    1099             10662   8526  RISE       1
I__365/I                                InMux                          0             10662   8526  RISE       1
I__365/O                                InMux                        662             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/in3                LogicCell40_SEQ_MODE_0000      0             11324   8526  RISE       1
i2369_2_lut_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8526  RISE       8
I__313/I                                LocalMux                       0             12185   8526  RISE       1
I__313/O                                LocalMux                    1099             13284   8526  RISE       1
I__314/I                                CEMux                          0             13284   8526  RISE       1
I__314/O                                CEMux                        702             13986   8526  RISE       1
PWM_cnt__i0_LC_0_5_0/ce                 LogicCell40_SEQ_MODE_1000      0             13986   8526  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in0
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Setup Constraint : 20830p
Path slack       : 8564p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10252
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12716
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1092/I                             InMux                          0              5444   8565  RISE       1
I__1092/O                             InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0          LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout        LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                              LocalMux                       0              7352   8565  RISE       1
I__912/O                              LocalMux                    1099              8451   8565  RISE       1
I__915/I                              InMux                          0              8451   8565  RISE       1
I__915/O                              InMux                        662              9113   8565  RISE       1
i1_2_lut_rep_42_3_lut_LC_6_3_0/in0    LogicCell40_SEQ_MODE_0000      0              9113   8565  RISE       1
i1_2_lut_rep_42_3_lut_LC_6_3_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10358   8565  RISE       1
I__1152/I                             Odrv4                          0             10358   8565  RISE       1
I__1152/O                             Odrv4                        596             10954   8565  RISE       1
I__1153/I                             LocalMux                       0             10954   8565  RISE       1
I__1153/O                             LocalMux                    1099             12053   8565  RISE       1
I__1154/I                             InMux                          0             12053   8565  RISE       1
I__1154/O                             InMux                        662             12716   8565  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/in0      LogicCell40_SEQ_MODE_1000      0             12716   8565  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_steps_i0_LC_7_3_3/in1
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Setup Constraint : 20830p
Path slack       : 9557p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            9431
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11895
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                  SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                   DummyBuf                       0              2464   8565  RISE       1
I__1075/O                   DummyBuf                       0              2464   8565  RISE       1
I__1076/I                   Odrv12                         0              2464   8565  RISE       1
I__1076/O                   Odrv12                      1073              3537   8565  RISE       1
I__1080/I                   Sp12to4                        0              3537   9558  RISE       1
I__1080/O                   Sp12to4                      596              4133   9558  RISE       1
I__1085/I                   Span4Mux_s2_v                  0              4133   9558  RISE       1
I__1085/O                   Span4Mux_s2_v                437              4570   9558  RISE       1
I__1094/I                   LocalMux                       0              4570   9558  RISE       1
I__1094/O                   LocalMux                    1099              5670   9558  RISE       1
I__1105/I                   InMux                          0              5670   9558  RISE       1
I__1105/O                   InMux                        662              6332   9558  RISE       1
I__1110/I                   CascadeMux                     0              6332   9558  RISE       1
I__1110/O                   CascadeMux                     0              6332   9558  RISE       1
i277_2_lut_LC_7_2_1/in2     LogicCell40_SEQ_MODE_0000      0              6332   9558  RISE       1
i277_2_lut_LC_7_2_1/lcout   LogicCell40_SEQ_MODE_0000   1179              7511   9558  RISE       1
I__985/I                    LocalMux                       0              7511   9558  RISE       1
I__985/O                    LocalMux                    1099              8610   9558  RISE       1
I__986/I                    InMux                          0              8610   9558  RISE       1
I__986/O                    InMux                        662              9272   9558  RISE       1
i1669_4_lut_LC_7_3_7/in3    LogicCell40_SEQ_MODE_0000      0              9272   9558  RISE       1
i1669_4_lut_LC_7_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             10133   9558  RISE       1
I__983/I                    LocalMux                       0             10133   9558  RISE       1
I__983/O                    LocalMux                    1099             11232   9558  RISE       1
I__984/I                    InMux                          0             11232   9558  RISE       1
I__984/O                    InMux                        662             11895   9558  RISE       1
i2c_steps_i0_LC_7_3_3/in1   LogicCell40_SEQ_MODE_1000      0             11895   9558  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/ce
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Setup Constraint : 20830p
Path slack       : 9664p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10384
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12848
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1092/I                             InMux                          0              5444   8565  RISE       1
I__1092/O                             InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0          LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout        LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__913/I                              LocalMux                       0              7352   9664  RISE       1
I__913/O                              LocalMux                    1099              8451   9664  RISE       1
I__917/I                              InMux                          0              8451   9664  RISE       1
I__917/O                              InMux                        662              9113   9664  RISE       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/in3    LogicCell40_SEQ_MODE_0000      0              9113   9664  RISE       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/lcout  LogicCell40_SEQ_MODE_0000    861              9974   9664  RISE       3
I__959/I                              Odrv12                         0              9974   9664  RISE       1
I__959/O                              Odrv12                      1073             11047   9664  RISE       1
I__960/I                              LocalMux                       0             11047   9664  RISE       1
I__960/O                              LocalMux                    1099             12146   9664  RISE       1
I__961/I                              CEMux                          0             12146   9664  RISE       1
I__961/O                              CEMux                        702             12848   9664  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/ce       LogicCell40_SEQ_MODE_1000      0             12848   9664  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_601__i0_LC_6_5_3/ce
Capture Clock    : i2c_cmd_cnt_601__i0_LC_6_5_3/clk
Setup Constraint : 20830p
Path slack       : 9664p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10384
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12848
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1092/I                             InMux                          0              5444   8565  RISE       1
I__1092/O                             InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0          LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout        LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__913/I                              LocalMux                       0              7352   9664  RISE       1
I__913/O                              LocalMux                    1099              8451   9664  RISE       1
I__917/I                              InMux                          0              8451   9664  RISE       1
I__917/O                              InMux                        662              9113   9664  RISE       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/in3    LogicCell40_SEQ_MODE_0000      0              9113   9664  RISE       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/lcout  LogicCell40_SEQ_MODE_0000    861              9974   9664  RISE       3
I__959/I                              Odrv12                         0              9974   9664  RISE       1
I__959/O                              Odrv12                      1073             11047   9664  RISE       1
I__960/I                              LocalMux                       0             11047   9664  RISE       1
I__960/O                              LocalMux                    1099             12146   9664  RISE       1
I__961/I                              CEMux                          0             12146   9664  RISE       1
I__961/O                              CEMux                        702             12848   9664  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/ce       LogicCell40_SEQ_MODE_1000      0             12848   9664  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/ce
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Setup Constraint : 20830p
Path slack       : 9664p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10384
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12848
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1092/I                             InMux                          0              5444   8565  RISE       1
I__1092/O                             InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0          LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout        LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__913/I                              LocalMux                       0              7352   9664  RISE       1
I__913/O                              LocalMux                    1099              8451   9664  RISE       1
I__917/I                              InMux                          0              8451   9664  RISE       1
I__917/O                              InMux                        662              9113   9664  RISE       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/in3    LogicCell40_SEQ_MODE_0000      0              9113   9664  RISE       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/lcout  LogicCell40_SEQ_MODE_0000    861              9974   9664  RISE       3
I__959/I                              Odrv12                         0              9974   9664  RISE       1
I__959/O                              Odrv12                      1073             11047   9664  RISE       1
I__960/I                              LocalMux                       0             11047   9664  RISE       1
I__960/O                              LocalMux                    1099             12146   9664  RISE       1
I__961/I                              CEMux                          0             12146   9664  RISE       1
I__961/O                              CEMux                        702             12848   9664  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/ce       LogicCell40_SEQ_MODE_1000      0             12848   9664  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : PWM_B_156_LC_1_7_2/in3
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 9678p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9033
------------------------------------------   ----- 
End-of-path arrival time (ps)                12106
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__575/I                                LocalMux                       0              3073   5903  RISE       1
I__575/O                                LocalMux                    1099              4172   5903  RISE       1
I__577/I                                InMux                          0              4172   5903  RISE       1
I__577/O                                InMux                        662              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/in1            LogicCell40_SEQ_MODE_0000      0              4834   5903  RISE       1
i1_2_lut_adj_24_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   5903  RISE       2
I__356/I                                LocalMux                       0              6013   5903  RISE       1
I__356/O                                LocalMux                    1099              7112   5903  RISE       1
I__358/I                                InMux                          0              7112   5903  RISE       1
I__358/O                                InMux                        662              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/in3            LogicCell40_SEQ_MODE_0000      0              7775   5903  RISE       1
i2_4_lut_adj_25_LC_1_6_1/ltout          LogicCell40_SEQ_MODE_0000    609              8384   5903  FALL       1
I__367/I                                CascadeMux                     0              8384   5903  FALL       1
I__367/O                                CascadeMux                     0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   5903  FALL       1
i1591_4_lut_LC_1_6_2/ltout              LogicCell40_SEQ_MODE_0000    781              9165   5903  FALL       1
I__361/I                                CascadeMux                     0              9165   5903  FALL       1
I__361/O                                CascadeMux                     0              9165   5903  FALL       1
i2366_2_lut_rep_40_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              9165   5903  FALL       1
i2366_2_lut_rep_40_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000   1179             10344   5903  RISE       8
I__486/I                                LocalMux                       0             10344   9678  RISE       1
I__486/O                                LocalMux                    1099             11443   9678  RISE       1
I__493/I                                InMux                          0             11443   9678  RISE       1
I__493/O                                InMux                        662             12106   9678  RISE       1
PWM_B_156_LC_1_7_2/in3                  LogicCell40_SEQ_MODE_1000      0             12106   9678  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i6_LC_5_3_7/ce
Capture Clock    : i2c_cmd_0___i6_LC_5_3_7/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__869/I                             Odrv4                          0             10292   9823  RISE       1
I__869/O                             Odrv4                        596             10888   9823  RISE       1
I__871/I                             LocalMux                       0             10888   9823  RISE       1
I__871/O                             LocalMux                    1099             11987   9823  RISE       1
I__873/I                             CEMux                          0             11987   9823  RISE       1
I__873/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i6_LC_5_3_7/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i7_LC_5_3_6/ce
Capture Clock    : i2c_cmd_0___i7_LC_5_3_6/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__869/I                             Odrv4                          0             10292   9823  RISE       1
I__869/O                             Odrv4                        596             10888   9823  RISE       1
I__871/I                             LocalMux                       0             10888   9823  RISE       1
I__871/O                             LocalMux                    1099             11987   9823  RISE       1
I__873/I                             CEMux                          0             11987   9823  RISE       1
I__873/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i7_LC_5_3_6/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_5_3_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i8_LC_5_3_4/ce
Capture Clock    : i2c_cmd_0___i8_LC_5_3_4/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__869/I                             Odrv4                          0             10292   9823  RISE       1
I__869/O                             Odrv4                        596             10888   9823  RISE       1
I__871/I                             LocalMux                       0             10888   9823  RISE       1
I__871/O                             LocalMux                    1099             11987   9823  RISE       1
I__873/I                             CEMux                          0             11987   9823  RISE       1
I__873/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i8_LC_5_3_4/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_5_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i1_LC_5_3_3/ce
Capture Clock    : i2c_cmd_0___i1_LC_5_3_3/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__869/I                             Odrv4                          0             10292   9823  RISE       1
I__869/O                             Odrv4                        596             10888   9823  RISE       1
I__871/I                             LocalMux                       0             10888   9823  RISE       1
I__871/O                             LocalMux                    1099             11987   9823  RISE       1
I__873/I                             CEMux                          0             11987   9823  RISE       1
I__873/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i1_LC_5_3_3/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_5_3_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i3_LC_5_3_2/ce
Capture Clock    : i2c_cmd_0___i3_LC_5_3_2/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__869/I                             Odrv4                          0             10292   9823  RISE       1
I__869/O                             Odrv4                        596             10888   9823  RISE       1
I__871/I                             LocalMux                       0             10888   9823  RISE       1
I__871/O                             LocalMux                    1099             11987   9823  RISE       1
I__873/I                             CEMux                          0             11987   9823  RISE       1
I__873/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i3_LC_5_3_2/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i5_LC_4_3_5/ce
Capture Clock    : i2c_cmd_0___i5_LC_4_3_5/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__870/I                             Odrv4                          0             10292   9823  RISE       1
I__870/O                             Odrv4                        596             10888   9823  RISE       1
I__872/I                             LocalMux                       0             10888   9823  RISE       1
I__872/O                             LocalMux                    1099             11987   9823  RISE       1
I__874/I                             CEMux                          0             11987   9823  RISE       1
I__874/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i5_LC_4_3_5/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i4_LC_4_3_4/ce
Capture Clock    : i2c_cmd_0___i4_LC_4_3_4/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__870/I                             Odrv4                          0             10292   9823  RISE       1
I__870/O                             Odrv4                        596             10888   9823  RISE       1
I__872/I                             LocalMux                       0             10888   9823  RISE       1
I__872/O                             LocalMux                    1099             11987   9823  RISE       1
I__874/I                             CEMux                          0             11987   9823  RISE       1
I__874/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i4_LC_4_3_4/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_4_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i2_LC_4_3_2/ce
Capture Clock    : i2c_cmd_0___i2_LC_4_3_2/clk
Setup Constraint : 20830p
Path slack       : 9823p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10225
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12689
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                            DummyBuf                       0              2464   8565  RISE       1
I__1075/O                            DummyBuf                       0              2464   8565  RISE       1
I__1076/I                            Odrv12                         0              2464   8565  RISE       1
I__1076/O                            Odrv12                      1073              3537   8565  RISE       1
I__1079/I                            Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                            Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                            LocalMux                       0              4345   8565  RISE       1
I__1084/O                            LocalMux                    1099              5444   8565  RISE       1
I__1092/I                            InMux                          0              5444   8565  RISE       1
I__1092/O                            InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0         LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout       LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__912/I                             LocalMux                       0              7352   8565  RISE       1
I__912/O                             LocalMux                    1099              8451   8565  RISE       1
I__916/I                             InMux                          0              8451   9823  RISE       1
I__916/O                             InMux                        662              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9113   9823  RISE       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10292   9823  RISE       8
I__870/I                             Odrv4                          0             10292   9823  RISE       1
I__870/O                             Odrv4                        596             10888   9823  RISE       1
I__872/I                             LocalMux                       0             10888   9823  RISE       1
I__872/O                             LocalMux                    1099             11987   9823  RISE       1
I__874/I                             CEMux                          0             11987   9823  RISE       1
I__874/O                             CEMux                        702             12689   9823  RISE       1
i2c_cmd_0___i2_LC_4_3_2/ce           LogicCell40_SEQ_MODE_1000      0             12689   9823  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : motor_dir_173_LC_4_5_3/in2
Capture Clock    : motor_dir_173_LC_4_5_3/clk
Setup Constraint : 20830p
Path slack       : 10300p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8278
------------------------------------------   ----- 
End-of-path arrival time (ps)                11351
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                             LocalMux                       0              3073  10301  RISE       1
I__863/O                             LocalMux                    1099              4172  10301  RISE       1
I__864/I                             InMux                          0              4172  10301  RISE       1
I__864/O                             InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0                LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/lcout              LogicCell40_SEQ_MODE_0000   1245              6079  10301  RISE       5
I__849/I                             LocalMux                       0              6079  10301  RISE       1
I__849/O                             LocalMux                    1099              7179  10301  RISE       1
I__852/I                             InMux                          0              7179  10301  RISE       1
I__852/O                             InMux                        662              7841  10301  RISE       1
i1_2_lut_3_lut_adj_1_LC_4_4_4/in3    LogicCell40_SEQ_MODE_0000      0              7841  10301  RISE       1
i1_2_lut_3_lut_adj_1_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_0000    861              8702  10301  RISE       1
I__731/I                             LocalMux                       0              8702  10301  RISE       1
I__731/O                             LocalMux                    1099              9801  10301  RISE       1
I__732/I                             InMux                          0              9801  10301  RISE       1
I__732/O                             InMux                        662             10463  10301  RISE       1
i1872_4_lut_LC_4_5_2/in1             LogicCell40_SEQ_MODE_0000      0             10463  10301  RISE       1
i1872_4_lut_LC_4_5_2/ltout           LogicCell40_SEQ_MODE_0000    887             11351  10301  FALL       1
I__728/I                             CascadeMux                     0             11351  10301  FALL       1
I__728/O                             CascadeMux                     0             11351  10301  FALL       1
motor_dir_173_LC_4_5_3/in2           LogicCell40_SEQ_MODE_1000      0             11351  10301  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in3
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Setup Constraint : 20830p
Path slack       : 10394p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8317
------------------------------------------   ----- 
End-of-path arrival time (ps)                11390
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1156/I                      LocalMux                       0              3073  10393  RISE       1
I__1156/O                      LocalMux                    1099              4172  10393  RISE       1
I__1163/I                      InMux                          0              4172  10393  RISE       1
I__1163/O                      InMux                        662              4834  10393  RISE       1
i1_3_lut_adj_4_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4834  10393  RISE       1
i1_3_lut_adj_4_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245              6079  10393  RISE       1
I__937/I                       LocalMux                       0              6079  10393  RISE       1
I__937/O                       LocalMux                    1099              7179  10393  RISE       1
I__938/I                       InMux                          0              7179  10393  RISE       1
I__938/O                       InMux                        662              7841  10393  RISE       1
i1_4_lut_adj_6_LC_7_2_5/in3    LogicCell40_SEQ_MODE_0000      0              7841  10393  RISE       1
i1_4_lut_adj_6_LC_7_2_5/ltout  LogicCell40_SEQ_MODE_0000    609              8450  10393  FALL       1
I__941/I                       CascadeMux                     0              8450  10393  FALL       1
I__941/O                       CascadeMux                     0              8450  10393  FALL       1
i1_2_lut_adj_2_LC_7_2_6/in2    LogicCell40_SEQ_MODE_0000      0              8450  10393  FALL       1
i1_2_lut_adj_2_LC_7_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179              9629  10393  RISE       1
I__939/I                       LocalMux                       0              9629  10393  RISE       1
I__939/O                       LocalMux                    1099             10728  10393  RISE       1
I__940/I                       InMux                          0             10728  10393  RISE       1
I__940/O                       InMux                        662             11390  10393  RISE       1
i2c_steps_i1_LC_7_2_0/in3      LogicCell40_SEQ_MODE_1000      0             11390  10393  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in2
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Setup Constraint : 20830p
Path slack       : 10486p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7973
------------------------------------------   ----- 
End-of-path arrival time (ps)                11046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1156/I                      LocalMux                       0              3073  10393  RISE       1
I__1156/O                      LocalMux                    1099              4172  10393  RISE       1
I__1163/I                      InMux                          0              4172  10393  RISE       1
I__1163/O                      InMux                        662              4834  10393  RISE       1
i1_3_lut_adj_4_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4834  10393  RISE       1
i1_3_lut_adj_4_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245              6079  10393  RISE       1
I__937/I                       LocalMux                       0              6079  10393  RISE       1
I__937/O                       LocalMux                    1099              7179  10393  RISE       1
I__938/I                       InMux                          0              7179  10393  RISE       1
I__938/O                       InMux                        662              7841  10393  RISE       1
i1_4_lut_adj_6_LC_7_2_5/in3    LogicCell40_SEQ_MODE_0000      0              7841  10393  RISE       1
i1_4_lut_adj_6_LC_7_2_5/lcout  LogicCell40_SEQ_MODE_0000    861              8702  10486  RISE       1
I__942/I                       LocalMux                       0              8702  10486  RISE       1
I__942/O                       LocalMux                    1099              9801  10486  RISE       1
I__943/I                       InMux                          0              9801  10486  RISE       1
I__943/O                       InMux                        662             10463  10486  RISE       1
i1968_4_lut_LC_6_3_6/in3       LogicCell40_SEQ_MODE_0000      0             10463  10486  RISE       1
i1968_4_lut_LC_6_3_6/ltout     LogicCell40_SEQ_MODE_0000    583             11046  10486  RISE       1
I__934/I                       CascadeMux                     0             11046  10486  RISE       1
I__934/O                       CascadeMux                     0             11046  10486  RISE       1
i2c_steps_i2_LC_6_3_7/in2      LogicCell40_SEQ_MODE_1000      0             11046  10486  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in2
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Setup Constraint : 20830p
Path slack       : 10486p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7973
------------------------------------------   ----- 
End-of-path arrival time (ps)                11046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/lcout         LogicCell40_SEQ_MODE_0000   1245              6079  10301  RISE       5
I__850/I                        LocalMux                       0              6079  10486  RISE       1
I__850/O                        LocalMux                    1099              7179  10486  RISE       1
I__854/I                        InMux                          0              7179  10486  RISE       1
I__854/O                        InMux                        662              7841  10486  RISE       1
i1_2_lut_rep_44_LC_5_4_4/in3    LogicCell40_SEQ_MODE_0000      0              7841  10486  RISE       1
i1_2_lut_rep_44_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_0000    861              8702  10486  RISE       1
I__865/I                        LocalMux                       0              8702  10486  RISE       1
I__865/O                        LocalMux                    1099              9801  10486  RISE       1
I__866/I                        InMux                          0              9801  10486  RISE       1
I__866/O                        InMux                        662             10463  10486  RISE       1
i36_4_lut_LC_5_4_2/in3          LogicCell40_SEQ_MODE_0000      0             10463  10486  RISE       1
i36_4_lut_LC_5_4_2/ltout        LogicCell40_SEQ_MODE_0000    583             11046  10486  RISE       1
I__867/I                        CascadeMux                     0             11046  10486  RISE       1
I__867/O                        CascadeMux                     0             11046  10486  RISE       1
cmd_decoded_170_LC_5_4_3/in2    LogicCell40_SEQ_MODE_1000      0             11046  10486  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/sr
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Setup Constraint : 20830p
Path slack       : 10869p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8649
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11113
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                              SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                               DummyBuf                       0              2464   8565  RISE       1
I__1075/O                               DummyBuf                       0              2464   8565  RISE       1
I__1076/I                               Odrv12                         0              2464   8565  RISE       1
I__1076/O                               Odrv12                      1073              3537   8565  RISE       1
I__1079/I                               Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                               Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                               LocalMux                       0              4345   8565  RISE       1
I__1084/O                               LocalMux                    1099              5444   8565  RISE       1
I__1092/I                               InMux                          0              5444   8565  RISE       1
I__1092/O                               InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0            LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/ltout          LogicCell40_SEQ_MODE_0000    901              7007  10869  FALL       1
I__928/I                                CascadeMux                     0              7007  10869  FALL       1
I__928/O                                CascadeMux                     0              7007  10869  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/in2    LogicCell40_SEQ_MODE_0000      0              7007  10869  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179              8186  10869  RISE       3
I__955/I                                Odrv4                          0              8186  10869  RISE       1
I__955/O                                Odrv4                        596              8782  10869  RISE       1
I__956/I                                Span4Mux_v                     0              8782  10869  RISE       1
I__956/O                                Span4Mux_v                   596              9378  10869  RISE       1
I__957/I                                LocalMux                       0              9378  10869  RISE       1
I__957/O                                LocalMux                    1099             10477  10869  RISE       1
I__958/I                                SRMux                          0             10477  10869  RISE       1
I__958/O                                SRMux                        636             11113  10869  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/sr         LogicCell40_SEQ_MODE_1000      0             11113  10869  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_601__i0_LC_6_5_3/sr
Capture Clock    : i2c_cmd_cnt_601__i0_LC_6_5_3/clk
Setup Constraint : 20830p
Path slack       : 10869p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8649
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11113
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                              SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                               DummyBuf                       0              2464   8565  RISE       1
I__1075/O                               DummyBuf                       0              2464   8565  RISE       1
I__1076/I                               Odrv12                         0              2464   8565  RISE       1
I__1076/O                               Odrv12                      1073              3537   8565  RISE       1
I__1079/I                               Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                               Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                               LocalMux                       0              4345   8565  RISE       1
I__1084/O                               LocalMux                    1099              5444   8565  RISE       1
I__1092/I                               InMux                          0              5444   8565  RISE       1
I__1092/O                               InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0            LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/ltout          LogicCell40_SEQ_MODE_0000    901              7007  10869  FALL       1
I__928/I                                CascadeMux                     0              7007  10869  FALL       1
I__928/O                                CascadeMux                     0              7007  10869  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/in2    LogicCell40_SEQ_MODE_0000      0              7007  10869  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179              8186  10869  RISE       3
I__955/I                                Odrv4                          0              8186  10869  RISE       1
I__955/O                                Odrv4                        596              8782  10869  RISE       1
I__956/I                                Span4Mux_v                     0              8782  10869  RISE       1
I__956/O                                Span4Mux_v                   596              9378  10869  RISE       1
I__957/I                                LocalMux                       0              9378  10869  RISE       1
I__957/O                                LocalMux                    1099             10477  10869  RISE       1
I__958/I                                SRMux                          0             10477  10869  RISE       1
I__958/O                                SRMux                        636             11113  10869  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/sr         LogicCell40_SEQ_MODE_1000      0             11113  10869  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/sr
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Setup Constraint : 20830p
Path slack       : 10869p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8649
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11113
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                              SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                               DummyBuf                       0              2464   8565  RISE       1
I__1075/O                               DummyBuf                       0              2464   8565  RISE       1
I__1076/I                               Odrv12                         0              2464   8565  RISE       1
I__1076/O                               Odrv12                      1073              3537   8565  RISE       1
I__1079/I                               Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                               Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                               LocalMux                       0              4345   8565  RISE       1
I__1084/O                               LocalMux                    1099              5444   8565  RISE       1
I__1092/I                               InMux                          0              5444   8565  RISE       1
I__1092/O                               InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0            LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/ltout          LogicCell40_SEQ_MODE_0000    901              7007  10869  FALL       1
I__928/I                                CascadeMux                     0              7007  10869  FALL       1
I__928/O                                CascadeMux                     0              7007  10869  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/in2    LogicCell40_SEQ_MODE_0000      0              7007  10869  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179              8186  10869  RISE       3
I__955/I                                Odrv4                          0              8186  10869  RISE       1
I__955/O                                Odrv4                        596              8782  10869  RISE       1
I__956/I                                Span4Mux_v                     0              8782  10869  RISE       1
I__956/O                                Span4Mux_v                   596              9378  10869  RISE       1
I__957/I                                LocalMux                       0              9378  10869  RISE       1
I__957/O                                LocalMux                    1099             10477  10869  RISE       1
I__958/I                                SRMux                          0             10477  10869  RISE       1
I__958/O                                SRMux                        636             11113  10869  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/sr         LogicCell40_SEQ_MODE_1000      0             11113  10869  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i9_LC_2_3_7/ce
Capture Clock    : i2c_cmd_0___i9_LC_2_3_7/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i9_LC_2_3_7/ce            LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_2_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i16_LC_2_3_6/ce
Capture Clock    : i2c_cmd_0___i16_LC_2_3_6/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i16_LC_2_3_6/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_2_3_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i15_LC_2_3_5/ce
Capture Clock    : i2c_cmd_0___i15_LC_2_3_5/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i15_LC_2_3_5/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_2_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i14_LC_2_3_4/ce
Capture Clock    : i2c_cmd_0___i14_LC_2_3_4/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i14_LC_2_3_4/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_2_3_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i13_LC_2_3_3/ce
Capture Clock    : i2c_cmd_0___i13_LC_2_3_3/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i13_LC_2_3_3/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_2_3_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i12_LC_2_3_2/ce
Capture Clock    : i2c_cmd_0___i12_LC_2_3_2/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i12_LC_2_3_2/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i11_LC_2_3_1/ce
Capture Clock    : i2c_cmd_0___i11_LC_2_3_1/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i11_LC_2_3_1/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_2_3_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i10_LC_2_3_0/ce
Capture Clock    : i2c_cmd_0___i10_LC_2_3_0/clk
Setup Constraint : 20830p
Path slack       : 11134p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8914
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/ltout  LogicCell40_SEQ_MODE_0000    781              6888  11134  FALL       1
I__925/I                              CascadeMux                     0              6888  11134  FALL       1
I__925/O                              CascadeMux                     0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in2           LogicCell40_SEQ_MODE_0000      0              6888  11134  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout         LogicCell40_SEQ_MODE_0000   1179              8067  11134  RISE       8
I__920/I                              Odrv4                          0              8067  11134  RISE       1
I__920/O                              Odrv4                        596              8663  11134  RISE       1
I__921/I                              Span4Mux_h                     0              8663  11134  RISE       1
I__921/O                              Span4Mux_h                   517              9179  11134  RISE       1
I__922/I                              Span4Mux_s3_h                  0              9179  11134  RISE       1
I__922/O                              Span4Mux_s3_h                397              9577  11134  RISE       1
I__923/I                              LocalMux                       0              9577  11134  RISE       1
I__923/O                              LocalMux                    1099             10676  11134  RISE       1
I__924/I                              CEMux                          0             10676  11134  RISE       1
I__924/O                              CEMux                        702             11378  11134  RISE       1
i2c_cmd_0___i10_LC_2_3_0/ce           LogicCell40_SEQ_MODE_1000      0             11378  11134  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_2_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i5_LC_0_6_1/ce
Capture Clock    : PWM_duty_i0_i5_LC_0_6_1/clk
Setup Constraint : 20830p
Path slack       : 11599p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7840
------------------------------------------   ----- 
End-of-path arrival time (ps)                10913
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__803/I                        Odrv4                          0              7695  11599  RISE       1
I__803/O                        Odrv4                        596              8291  11599  RISE       1
I__807/I                        Span4Mux_h                     0              8291  11599  RISE       1
I__807/O                        Span4Mux_h                   517              8808  11599  RISE       1
I__810/I                        Span4Mux_s1_h                  0              8808  11599  RISE       1
I__810/O                        Span4Mux_s1_h                305              9112  11599  RISE       1
I__812/I                        LocalMux                       0              9112  11599  RISE       1
I__812/O                        LocalMux                    1099             10212  11599  RISE       1
I__813/I                        CEMux                          0             10212  11599  RISE       1
I__813/O                        CEMux                        702             10913  11599  RISE       1
PWM_duty_i0_i5_LC_0_6_1/ce      LogicCell40_SEQ_MODE_1000      0             10913  11599  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_steps_i3_LC_5_2_4/in1
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Setup Constraint : 20830p
Path slack       : 11743p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           7245
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9709
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                      SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                       DummyBuf                       0              2464   8565  RISE       1
I__1075/O                       DummyBuf                       0              2464   8565  RISE       1
I__1076/I                       Odrv12                         0              2464   8565  RISE       1
I__1076/O                       Odrv12                      1073              3537   8565  RISE       1
I__1079/I                       Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                       Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                       LocalMux                       0              4345   8565  RISE       1
I__1084/O                       LocalMux                    1099              5444   8565  RISE       1
I__1092/I                       InMux                          0              5444   8565  RISE       1
I__1092/O                       InMux                        662              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/in0    LogicCell40_SEQ_MODE_0000      0              6107   8565  RISE       1
i2_3_lut_rep_54_LC_6_4_0/lcout  LogicCell40_SEQ_MODE_0000   1245              7352   8565  RISE       4
I__914/I                        Odrv4                          0              7352  11743  RISE       1
I__914/O                        Odrv4                        596              7948  11743  RISE       1
I__918/I                        LocalMux                       0              7948  11743  RISE       1
I__918/O                        LocalMux                    1099              9047  11743  RISE       1
I__919/I                        InMux                          0              9047  11743  RISE       1
I__919/O                        InMux                        662              9709  11743  RISE       1
i2c_steps_i3_LC_5_2_4/in1       LogicCell40_SEQ_MODE_1000      0              9709  11743  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in3
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Setup Constraint : 20830p
Path slack       : 11904p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6807
------------------------------------------   ---- 
End-of-path arrival time (ps)                9880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                    Odrv4                          0              3073  11903  RISE       1
I__1032/O                    Odrv4                        596              3669  11903  RISE       1
I__1042/I                    Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                    Span4Mux_s2_v                437              4106  11903  RISE       1
I__1055/I                    LocalMux                       0              4106  11903  RISE       1
I__1055/O                    LocalMux                    1099              5205  11903  RISE       1
I__1060/I                    InMux                          0              5205  11903  RISE       1
I__1060/O                    InMux                        662              5867  11903  RISE       1
i2320_2_lut_LC_4_2_0/in1     LogicCell40_SEQ_MODE_0000      0              5867  11903  RISE       1
i2320_2_lut_LC_4_2_0/lcout   LogicCell40_SEQ_MODE_0000   1179              7046  11903  RISE       1
I__707/I                     Odrv12                         0              7046  11903  RISE       1
I__707/O                     Odrv12                      1073              8119  11903  RISE       1
I__708/I                     LocalMux                       0              8119  11903  RISE       1
I__708/O                     LocalMux                    1099              9218  11903  RISE       1
I__709/I                     InMux                          0              9218  11903  RISE       1
I__709/O                     InMux                        662              9880  11903  RISE       1
hard_SBDATi_i7_LC_1_2_6/in3  LogicCell40_SEQ_MODE_1000      0              9880  11903  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i10_LC_2_7_2/in3
Capture Clock    : drv_clk_counter_602__i10_LC_2_7_2/clk
Setup Constraint : 20830p
Path slack       : 11957p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6754
------------------------------------------   ---- 
End-of-path arrival time (ps)                9827
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
drv_clk_counter_602__i4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6940  11956  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              7218  11956  RISE       2
drv_clk_counter_602__i5_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              7218  11956  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              7496  11956  RISE       2
drv_clk_counter_602__i6_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              7496  11956  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7775  11956  RISE       2
drv_clk_counter_602__i7_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              7775  11956  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    278              8053  11956  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              8053  11956  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout             ICE_CARRY_IN_MUX             556              8609  11956  RISE       2
drv_clk_counter_602__i8_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_1000      0              8609  11956  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_1000    278              8887  11956  RISE       2
drv_clk_counter_602__i9_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              8887  11956  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_1000    278              9165  11956  RISE       1
I__660/I                                   InMux                          0              9165  11956  RISE       1
I__660/O                                   InMux                        662              9827  11956  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/in3      LogicCell40_SEQ_MODE_1000      0              9827  11956  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i6_LC_0_4_2/ce
Capture Clock    : PWM_duty_i0_i6_LC_0_4_2/clk
Setup Constraint : 20830p
Path slack       : 12075p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7364
------------------------------------------   ----- 
End-of-path arrival time (ps)                10437
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__806/I                        Span4Mux_s2_h                  0              8291  12075  RISE       1
I__806/O                        Span4Mux_s2_h                344              8635  12075  RISE       1
I__809/I                        LocalMux                       0              8635  12075  RISE       1
I__809/O                        LocalMux                    1099              9735  12075  RISE       1
I__811/I                        CEMux                          0              9735  12075  RISE       1
I__811/O                        CEMux                        702             10437  12075  RISE       1
PWM_duty_i0_i6_LC_0_4_2/ce      LogicCell40_SEQ_MODE_1000      0             10437  12075  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1131/I                     ClkMux                         0               795  RISE       1
I__1131/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i6_LC_0_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i9_LC_2_7_1/in3
Capture Clock    : drv_clk_counter_602__i9_LC_2_7_1/clk
Setup Constraint : 20830p
Path slack       : 12235p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6476
------------------------------------------   ---- 
End-of-path arrival time (ps)                9549
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
drv_clk_counter_602__i4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6940  11956  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              7218  11956  RISE       2
drv_clk_counter_602__i5_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              7218  11956  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              7496  11956  RISE       2
drv_clk_counter_602__i6_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              7496  11956  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7775  11956  RISE       2
drv_clk_counter_602__i7_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              7775  11956  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    278              8053  11956  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              8053  11956  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout             ICE_CARRY_IN_MUX             556              8609  11956  RISE       2
drv_clk_counter_602__i8_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_1000      0              8609  11956  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_1000    278              8887  11956  RISE       2
I__558/I                                   InMux                          0              8887  12234  RISE       1
I__558/O                                   InMux                        662              9549  12234  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/in3       LogicCell40_SEQ_MODE_1000      0              9549  12234  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i2_LC_6_3_2/in2
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Setup Constraint : 20830p
Path slack       : 12246p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6941
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9405
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                          DummyBuf                       0              2464   8565  RISE       1
I__1075/O                          DummyBuf                       0              2464   8565  RISE       1
I__1076/I                          Odrv12                         0              2464   8565  RISE       1
I__1076/O                          Odrv12                      1073              3537   8565  RISE       1
I__1081/I                          Span12Mux_s2_v                 0              3537  12247  RISE       1
I__1081/O                          Span12Mux_s2_v               278              3815  12247  RISE       1
I__1087/I                          LocalMux                       0              3815  12247  RISE       1
I__1087/O                          LocalMux                    1099              4915  12247  RISE       1
I__1096/I                          InMux                          0              4915  12247  RISE       1
I__1096/O                          InMux                        662              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/in1    LogicCell40_SEQ_MODE_0000      0              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12247  RISE       4
I__885/I                           LocalMux                       0              6756  12247  RISE       1
I__885/O                           LocalMux                    1099              7855  12247  RISE       1
I__888/I                           InMux                          0              7855  12247  RISE       1
I__888/O                           InMux                        662              8517  12247  RISE       1
i28_4_lut_LC_6_3_1/in1             LogicCell40_SEQ_MODE_0000      0              8517  12247  RISE       1
i28_4_lut_LC_6_3_1/ltout           LogicCell40_SEQ_MODE_0000    887              9405  12247  FALL       1
I__884/I                           CascadeMux                     0              9405  12247  FALL       1
I__884/O                           CascadeMux                     0              9405  12247  FALL       1
soft_SBADRi_i2_LC_6_3_2/in2        LogicCell40_SEQ_MODE_1000      0              9405  12247  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in3
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Setup Constraint : 20830p
Path slack       : 12327p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6384
------------------------------------------   ---- 
End-of-path arrival time (ps)                9457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__801/I                        LocalMux                       0              7695  12327  RISE       1
I__801/O                        LocalMux                    1099              8794  12327  RISE       1
I__804/I                        InMux                          0              8794  12327  RISE       1
I__804/O                        InMux                        662              9457  12327  RISE       1
cmd_decoded_170_LC_5_4_3/in3    LogicCell40_SEQ_MODE_1000      0              9457  12327  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in1
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Setup Constraint : 20830p
Path slack       : 12405p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6583
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9047
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                             DummyBuf                       0              2464   8565  RISE       1
I__1075/O                             DummyBuf                       0              2464   8565  RISE       1
I__1076/I                             Odrv12                         0              2464   8565  RISE       1
I__1076/O                             Odrv12                      1073              3537   8565  RISE       1
I__1079/I                             Span12Mux_s11_v                0              3537   8565  RISE       1
I__1079/O                             Span12Mux_s11_v              808              4345   8565  RISE       1
I__1084/I                             LocalMux                       0              4345   8565  RISE       1
I__1084/O                             LocalMux                    1099              5444   8565  RISE       1
I__1093/I                             InMux                          0              5444  11134  RISE       1
I__1093/O                             InMux                        662              6107  11134  RISE       1
I__1103/I                             CascadeMux                     0              6107  11134  RISE       1
I__1103/O                             CascadeMux                     0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in2    LogicCell40_SEQ_MODE_0000      0              6107  11134  RISE       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000   1179              7285  12406  RISE       1
I__1240/I                             LocalMux                       0              7285  12406  RISE       1
I__1240/O                             LocalMux                    1099              8385  12406  RISE       1
I__1241/I                             InMux                          0              8385  12406  RISE       1
I__1241/O                             InMux                        662              9047  12406  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/in1      LogicCell40_SEQ_MODE_1000      0              9047  12406  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i1_LC_2_4_7/ce
Capture Clock    : PWM_duty_i0_i1_LC_2_4_7/clk
Setup Constraint : 20830p
Path slack       : 12420p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7019
------------------------------------------   ----- 
End-of-path arrival time (ps)                10092
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__805/I                        LocalMux                       0              8291  12420  RISE       1
I__805/O                        LocalMux                    1099              9390  12420  RISE       1
I__808/I                        CEMux                          0              9390  12420  RISE       1
I__808/O                        CEMux                        702             10092  12420  RISE       1
PWM_duty_i0_i1_LC_2_4_7/ce      LogicCell40_SEQ_MODE_1000      0             10092  12420  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i1_LC_2_4_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i7_LC_2_4_4/ce
Capture Clock    : PWM_duty_i0_i7_LC_2_4_4/clk
Setup Constraint : 20830p
Path slack       : 12420p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7019
------------------------------------------   ----- 
End-of-path arrival time (ps)                10092
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__805/I                        LocalMux                       0              8291  12420  RISE       1
I__805/O                        LocalMux                    1099              9390  12420  RISE       1
I__808/I                        CEMux                          0              9390  12420  RISE       1
I__808/O                        CEMux                        702             10092  12420  RISE       1
PWM_duty_i0_i7_LC_2_4_4/ce      LogicCell40_SEQ_MODE_1000      0             10092  12420  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i4_LC_2_4_3/ce
Capture Clock    : PWM_duty_i0_i4_LC_2_4_3/clk
Setup Constraint : 20830p
Path slack       : 12420p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7019
------------------------------------------   ----- 
End-of-path arrival time (ps)                10092
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__805/I                        LocalMux                       0              8291  12420  RISE       1
I__805/O                        LocalMux                    1099              9390  12420  RISE       1
I__808/I                        CEMux                          0              9390  12420  RISE       1
I__808/O                        CEMux                        702             10092  12420  RISE       1
PWM_duty_i0_i4_LC_2_4_3/ce      LogicCell40_SEQ_MODE_1000      0             10092  12420  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i4_LC_2_4_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i3_LC_2_4_2/ce
Capture Clock    : PWM_duty_i0_i3_LC_2_4_2/clk
Setup Constraint : 20830p
Path slack       : 12420p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7019
------------------------------------------   ----- 
End-of-path arrival time (ps)                10092
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__805/I                        LocalMux                       0              8291  12420  RISE       1
I__805/O                        LocalMux                    1099              9390  12420  RISE       1
I__808/I                        CEMux                          0              9390  12420  RISE       1
I__808/O                        CEMux                        702             10092  12420  RISE       1
PWM_duty_i0_i3_LC_2_4_2/ce      LogicCell40_SEQ_MODE_1000      0             10092  12420  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i3_LC_2_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i2_LC_2_4_1/ce
Capture Clock    : PWM_duty_i0_i2_LC_2_4_1/clk
Setup Constraint : 20830p
Path slack       : 12420p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7019
------------------------------------------   ----- 
End-of-path arrival time (ps)                10092
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__805/I                        LocalMux                       0              8291  12420  RISE       1
I__805/O                        LocalMux                    1099              9390  12420  RISE       1
I__808/I                        CEMux                          0              9390  12420  RISE       1
I__808/O                        CEMux                        702             10092  12420  RISE       1
PWM_duty_i0_i2_LC_2_4_1/ce      LogicCell40_SEQ_MODE_1000      0             10092  12420  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i2_LC_2_4_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : PWM_duty_i0_i0_LC_2_4_0/ce
Capture Clock    : PWM_duty_i0_i0_LC_2_4_0/clk
Setup Constraint : 20830p
Path slack       : 12420p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             7019
------------------------------------------   ----- 
End-of-path arrival time (ps)                10092
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                        LocalMux                       0              3073  10301  RISE       1
I__863/O                        LocalMux                    1099              4172  10301  RISE       1
I__864/I                        InMux                          0              4172  10301  RISE       1
I__864/O                        InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0           LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/ltout         LogicCell40_SEQ_MODE_0000    901              5735  11599  FALL       1
I__841/I                        CascadeMux                     0              5735  11599  FALL       1
I__841/O                        CascadeMux                     0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/in2        LogicCell40_SEQ_MODE_0000      0              5735  11599  FALL       1
i2311_2_lut_LC_5_4_6/ltout      LogicCell40_SEQ_MODE_0000    781              6516  11599  FALL       1
I__822/I                        CascadeMux                     0              6516  11599  FALL       1
I__822/O                        CascadeMux                     0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in2    LogicCell40_SEQ_MODE_0000      0              6516  11599  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7695  11599  RISE       9
I__802/I                        Odrv4                          0              7695  12075  RISE       1
I__802/O                        Odrv4                        596              8291  12075  RISE       1
I__805/I                        LocalMux                       0              8291  12420  RISE       1
I__805/O                        LocalMux                    1099              9390  12420  RISE       1
I__808/I                        CEMux                          0              9390  12420  RISE       1
I__808/O                        CEMux                        702             10092  12420  RISE       1
PWM_duty_i0_i0_LC_2_4_0/ce      LogicCell40_SEQ_MODE_1000      0             10092  12420  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i0_LC_2_4_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBDATi_i2_LC_5_1_3/in2
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 12432p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6636
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9100
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                          DummyBuf                       0              2464   8565  RISE       1
I__1075/O                          DummyBuf                       0              2464   8565  RISE       1
I__1076/I                          Odrv12                         0              2464   8565  RISE       1
I__1076/O                          Odrv12                      1073              3537   8565  RISE       1
I__1081/I                          Span12Mux_s2_v                 0              3537  12247  RISE       1
I__1081/O                          Span12Mux_s2_v               278              3815  12247  RISE       1
I__1087/I                          LocalMux                       0              3815  12247  RISE       1
I__1087/O                          LocalMux                    1099              4915  12247  RISE       1
I__1096/I                          InMux                          0              4915  12247  RISE       1
I__1096/O                          InMux                        662              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/in1    LogicCell40_SEQ_MODE_0000      0              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12247  RISE       4
I__886/I                           LocalMux                       0              6756  12432  RISE       1
I__886/O                           LocalMux                    1099              7855  12432  RISE       1
I__889/I                           InMux                          0              7855  12432  RISE       1
I__889/O                           InMux                        662              8517  12432  RISE       1
i1726_4_lut_LC_5_1_2/in3           LogicCell40_SEQ_MODE_0000      0              8517  12432  RISE       1
i1726_4_lut_LC_5_1_2/ltout         LogicCell40_SEQ_MODE_0000    583              9100  12432  RISE       1
I__718/I                           CascadeMux                     0              9100  12432  RISE       1
I__718/O                           CascadeMux                     0              9100  12432  RISE       1
hard_SBDATi_i2_LC_5_1_3/in2        LogicCell40_SEQ_MODE_1000      0              9100  12432  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i8_LC_2_7_0/in3
Capture Clock    : drv_clk_counter_602__i8_LC_2_7_0/clk
Setup Constraint : 20830p
Path slack       : 12513p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6198
------------------------------------------   ---- 
End-of-path arrival time (ps)                9271
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
drv_clk_counter_602__i4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6940  11956  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              7218  11956  RISE       2
drv_clk_counter_602__i5_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              7218  11956  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              7496  11956  RISE       2
drv_clk_counter_602__i6_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              7496  11956  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7775  11956  RISE       2
drv_clk_counter_602__i7_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              7775  11956  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    278              8053  11956  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              8053  11956  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout             ICE_CARRY_IN_MUX             556              8609  11956  RISE       2
I__566/I                                   InMux                          0              8609  12512  RISE       1
I__566/O                                   InMux                        662              9271  12512  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/in3       LogicCell40_SEQ_MODE_1000      0              9271  12512  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in1
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 12644p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5735
------------------------------------------   ---- 
End-of-path arrival time (ps)                8808
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                    Odrv4                          0              3073  11903  RISE       1
I__1032/O                    Odrv4                        596              3669  11903  RISE       1
I__1042/I                    Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                    Span4Mux_s2_v                437              4106  11903  RISE       1
I__1056/I                    LocalMux                       0              4106  12645  RISE       1
I__1056/O                    LocalMux                    1099              5205  12645  RISE       1
I__1063/I                    InMux                          0              5205  12645  RISE       1
I__1063/O                    InMux                        662              5867  12645  RISE       1
i1_2_lut_LC_4_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5867  12645  RISE       1
i1_2_lut_LC_4_1_0/lcout      LogicCell40_SEQ_MODE_0000   1179              7046  12645  RISE       2
I__695/I                     LocalMux                       0              7046  12645  RISE       1
I__695/O                     LocalMux                    1099              8145  12645  RISE       1
I__697/I                     InMux                          0              8145  12645  RISE       1
I__697/O                     InMux                        662              8808  12645  RISE       1
soft_SBADRi_i0_LC_4_2_5/in1  LogicCell40_SEQ_MODE_1000      0              8808  12645  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in1
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Setup Constraint : 20830p
Path slack       : 12644p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5735
------------------------------------------   ---- 
End-of-path arrival time (ps)                8808
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1158/I                          Odrv4                          0              3073  12645  RISE       1
I__1158/O                          Odrv4                        596              3669  12645  RISE       1
I__1167/I                          Span4Mux_s2_v                  0              3669  12645  RISE       1
I__1167/O                          Span4Mux_s2_v                437              4106  12645  RISE       1
I__1176/I                          LocalMux                       0              4106  12645  RISE       1
I__1176/O                          LocalMux                    1099              5205  12645  RISE       1
I__1182/I                          InMux                          0              5205  12645  RISE       1
I__1182/O                          InMux                        662              5867  12645  RISE       1
i1533_2_lut_rep_49_LC_5_1_5/in1    LogicCell40_SEQ_MODE_0000      0              5867  12645  RISE       1
i1533_2_lut_rep_49_LC_5_1_5/lcout  LogicCell40_SEQ_MODE_0000   1179              7046  12645  RISE       1
I__785/I                           LocalMux                       0              7046  12645  RISE       1
I__785/O                           LocalMux                    1099              8145  12645  RISE       1
I__786/I                           InMux                          0              8145  12645  RISE       1
I__786/O                           InMux                        662              8808  12645  RISE       1
hard_SBWRi_161_LC_4_1_4/in1        LogicCell40_SEQ_MODE_1000      0              8808  12645  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i0_LC_4_2_5/in3
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 12671p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6649
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9113
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                          DummyBuf                       0              2464   8565  RISE       1
I__1075/O                          DummyBuf                       0              2464   8565  RISE       1
I__1076/I                          Odrv12                         0              2464   8565  RISE       1
I__1076/O                          Odrv12                      1073              3537   8565  RISE       1
I__1081/I                          Span12Mux_s2_v                 0              3537  12247  RISE       1
I__1081/O                          Span12Mux_s2_v               278              3815  12247  RISE       1
I__1087/I                          LocalMux                       0              3815  12247  RISE       1
I__1087/O                          LocalMux                    1099              4915  12247  RISE       1
I__1096/I                          InMux                          0              4915  12247  RISE       1
I__1096/O                          InMux                        662              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/in1    LogicCell40_SEQ_MODE_0000      0              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12247  RISE       4
I__887/I                           Odrv4                          0              6756  12670  RISE       1
I__887/O                           Odrv4                        596              7352  12670  RISE       1
I__891/I                           LocalMux                       0              7352  12670  RISE       1
I__891/O                           LocalMux                    1099              8451  12670  RISE       1
I__892/I                           InMux                          0              8451  12670  RISE       1
I__892/O                           InMux                        662              9113  12670  RISE       1
soft_SBADRi_i0_LC_4_2_5/in3        LogicCell40_SEQ_MODE_1000      0              9113  12670  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i1_LC_5_1_7/in0
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 12763p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6053
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8517
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                          DummyBuf                       0              2464   8565  RISE       1
I__1075/O                          DummyBuf                       0              2464   8565  RISE       1
I__1076/I                          Odrv12                         0              2464   8565  RISE       1
I__1076/O                          Odrv12                      1073              3537   8565  RISE       1
I__1081/I                          Span12Mux_s2_v                 0              3537  12247  RISE       1
I__1081/O                          Span12Mux_s2_v               278              3815  12247  RISE       1
I__1087/I                          LocalMux                       0              3815  12247  RISE       1
I__1087/O                          LocalMux                    1099              4915  12247  RISE       1
I__1096/I                          InMux                          0              4915  12247  RISE       1
I__1096/O                          InMux                        662              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/in1    LogicCell40_SEQ_MODE_0000      0              5577  12247  RISE       1
i1555_2_lut_rep_50_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12247  RISE       4
I__886/I                           LocalMux                       0              6756  12432  RISE       1
I__886/O                           LocalMux                    1099              7855  12432  RISE       1
I__890/I                           InMux                          0              7855  12763  RISE       1
I__890/O                           InMux                        662              8517  12763  RISE       1
soft_SBADRi_i1_LC_5_1_7/in0        LogicCell40_SEQ_MODE_1000      0              8517  12763  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_stat_i6_LC_6_2_3/in1
Capture Clock    : i2c_stat_i6_LC_6_2_3/clk
Setup Constraint : 20830p
Path slack       : 12935p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6053
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8517
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                        SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                         DummyBuf                       0              2464   8565  RISE       1
I__1075/O                         DummyBuf                       0              2464   8565  RISE       1
I__1076/I                         Odrv12                         0              2464   8565  RISE       1
I__1076/O                         Odrv12                      1073              3537   8565  RISE       1
I__1081/I                         Span12Mux_s2_v                 0              3537  12247  RISE       1
I__1081/O                         Span12Mux_s2_v               278              3815  12247  RISE       1
I__1087/I                         LocalMux                       0              3815  12247  RISE       1
I__1087/O                         LocalMux                    1099              4915  12247  RISE       1
I__1097/I                         InMux                          0              4915  12935  RISE       1
I__1097/O                         InMux                        662              5577  12935  RISE       1
I__1108/I                         CascadeMux                     0              5577  12935  RISE       1
I__1108/O                         CascadeMux                     0              5577  12935  RISE       1
i2316_3_lut_4_lut_LC_6_2_0/in2    LogicCell40_SEQ_MODE_0000      0              5577  12935  RISE       1
i2316_3_lut_4_lut_LC_6_2_0/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12935  RISE       1
I__896/I                          LocalMux                       0              6756  12935  RISE       1
I__896/O                          LocalMux                    1099              7855  12935  RISE       1
I__897/I                          InMux                          0              7855  12935  RISE       1
I__897/O                          InMux                        662              8517  12935  RISE       1
i2c_stat_i6_LC_6_2_3/in1          LogicCell40_SEQ_MODE_1000      0              8517  12935  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in3
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Setup Constraint : 20830p
Path slack       : 12976p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5735
------------------------------------------   ---- 
End-of-path arrival time (ps)                8808
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                       Odrv4                          0              3073  11903  RISE       1
I__1032/O                       Odrv4                        596              3669  11903  RISE       1
I__1042/I                       Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                       Span4Mux_s2_v                437              4106  11903  RISE       1
I__1055/I                       LocalMux                       0              4106  11903  RISE       1
I__1055/O                       LocalMux                    1099              5205  11903  RISE       1
I__1061/I                       InMux                          0              5205  12976  RISE       1
I__1061/O                       InMux                        662              5867  12976  RISE       1
i1_2_lut_rep_48_LC_4_2_6/in1    LogicCell40_SEQ_MODE_0000      0              5867  12976  RISE       1
i1_2_lut_rep_48_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179              7046  12976  RISE       1
I__686/I                        LocalMux                       0              7046  12976  RISE       1
I__686/O                        LocalMux                    1099              8145  12976  RISE       1
I__687/I                        InMux                          0              8145  12976  RISE       1
I__687/O                        InMux                        662              8808  12976  RISE       1
hard_SBWRi_161_LC_4_1_4/in3     LogicCell40_SEQ_MODE_1000      0              8808  12976  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in3
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 12976p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5735
------------------------------------------   ---- 
End-of-path arrival time (ps)                8808
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1158/I                    Odrv4                          0              3073  12645  RISE       1
I__1158/O                    Odrv4                        596              3669  12645  RISE       1
I__1167/I                    Span4Mux_s2_v                  0              3669  12645  RISE       1
I__1167/O                    Span4Mux_s2_v                437              4106  12645  RISE       1
I__1176/I                    LocalMux                       0              4106  12645  RISE       1
I__1176/O                    LocalMux                    1099              5205  12645  RISE       1
I__1183/I                    InMux                          0              5205  12976  RISE       1
I__1183/O                    InMux                        662              5867  12976  RISE       1
I__1186/I                    CascadeMux                     0              5867  12976  RISE       1
I__1186/O                    CascadeMux                     0              5867  12976  RISE       1
i38_3_lut_LC_5_1_4/in2       LogicCell40_SEQ_MODE_0000      0              5867  12976  RISE       1
i38_3_lut_LC_5_1_4/lcout     LogicCell40_SEQ_MODE_0000   1179              7046  12976  RISE       1
I__781/I                     LocalMux                       0              7046  12976  RISE       1
I__781/O                     LocalMux                    1099              8145  12976  RISE       1
I__782/I                     InMux                          0              8145  12976  RISE       1
I__782/O                     InMux                        662              8808  12976  RISE       1
soft_SBADRi_i1_LC_5_1_7/in3  LogicCell40_SEQ_MODE_1000      0              8808  12976  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in3
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 12976p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5735
------------------------------------------   ---- 
End-of-path arrival time (ps)                8808
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                    Odrv4                          0              3073  11903  RISE       1
I__1032/O                    Odrv4                        596              3669  11903  RISE       1
I__1042/I                    Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                    Span4Mux_s2_v                437              4106  11903  RISE       1
I__1056/I                    LocalMux                       0              4106  12645  RISE       1
I__1056/O                    LocalMux                    1099              5205  12645  RISE       1
I__1063/I                    InMux                          0              5205  12645  RISE       1
I__1063/O                    InMux                        662              5867  12645  RISE       1
i1_2_lut_LC_4_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5867  12645  RISE       1
i1_2_lut_LC_4_1_0/lcout      LogicCell40_SEQ_MODE_0000   1179              7046  12645  RISE       2
I__696/I                     LocalMux                       0              7046  12976  RISE       1
I__696/O                     LocalMux                    1099              8145  12976  RISE       1
I__698/I                     InMux                          0              8145  12976  RISE       1
I__698/O                     InMux                        662              8808  12976  RISE       1
hard_SBDATi_i4_LC_4_1_7/in3  LogicCell40_SEQ_MODE_1000      0              8808  12976  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in2
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Setup Constraint : 20830p
Path slack       : 13003p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5456
------------------------------------------   ---- 
End-of-path arrival time (ps)                8529
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1191/I                       Odrv12                         0              3073  13002  RISE       1
I__1191/O                       Odrv12                      1073              4146  13002  RISE       1
I__1202/I                       LocalMux                       0              4146  13002  RISE       1
I__1202/O                       LocalMux                    1099              5245  13002  RISE       1
I__1227/I                       InMux                          0              5245  13002  RISE       1
I__1227/O                       InMux                        662              5907  13002  RISE       1
i1_2_lut_rep_53_LC_7_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5907  13002  RISE       1
i1_2_lut_rep_53_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_0000    861              6768  13002  RISE       1
I__952/I                        LocalMux                       0              6768  13002  RISE       1
I__952/O                        LocalMux                    1099              7867  13002  RISE       1
I__953/I                        InMux                          0              7867  13002  RISE       1
I__953/O                        InMux                        662              8529  13002  RISE       1
I__954/I                        CascadeMux                     0              8529  13002  RISE       1
I__954/O                        CascadeMux                     0              8529  13002  RISE       1
i2c_steps_i1_LC_7_2_0/in2       LogicCell40_SEQ_MODE_1000      0              8529  13002  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_5_3_7/lcout
Path End         : motor_on_172_LC_4_4_1/in2
Capture Clock    : motor_on_172_LC_4_4_1/clk
Setup Constraint : 20830p
Path slack       : 13108p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_5_3_7/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10301  RISE       1
I__863/I                             LocalMux                       0              3073  10301  RISE       1
I__863/O                             LocalMux                    1099              4172  10301  RISE       1
I__864/I                             InMux                          0              4172  10301  RISE       1
I__864/O                             InMux                        662              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/in0                LogicCell40_SEQ_MODE_0000      0              4834  10301  RISE       1
i3_4_lut_LC_5_4_5/lcout              LogicCell40_SEQ_MODE_0000   1245              6079  10301  RISE       5
I__849/I                             LocalMux                       0              6079  10301  RISE       1
I__849/O                             LocalMux                    1099              7179  10301  RISE       1
I__853/I                             InMux                          0              7179  13108  RISE       1
I__853/O                             InMux                        662              7841  13108  RISE       1
i1_2_lut_3_lut_adj_7_LC_4_4_0/in3    LogicCell40_SEQ_MODE_0000      0              7841  13108  RISE       1
i1_2_lut_3_lut_adj_7_LC_4_4_0/ltout  LogicCell40_SEQ_MODE_0000    583              8424  13108  RISE       1
I__747/I                             CascadeMux                     0              8424  13108  RISE       1
I__747/O                             CascadeMux                     0              8424  13108  RISE       1
motor_on_172_LC_4_4_1/in2            LogicCell40_SEQ_MODE_1000      0              8424  13108  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i7_LC_2_6_7/in3
Capture Clock    : drv_clk_counter_602__i7_LC_2_6_7/clk
Setup Constraint : 20830p
Path slack       : 13347p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5364
------------------------------------------   ---- 
End-of-path arrival time (ps)                8437
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
drv_clk_counter_602__i4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6940  11956  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              7218  11956  RISE       2
drv_clk_counter_602__i5_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              7218  11956  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              7496  11956  RISE       2
drv_clk_counter_602__i6_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              7496  11956  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7775  11956  RISE       2
I__574/I                                   InMux                          0              7775  13347  RISE       1
I__574/O                                   InMux                        662              8437  13347  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/in3       LogicCell40_SEQ_MODE_1000      0              8437  13347  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in0
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Setup Constraint : 20830p
Path slack       : 13505p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4702
------------------------------------------   ---- 
End-of-path arrival time (ps)                7775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1192/I                      LocalMux                       0              3073  12910  RISE       1
I__1192/O                      LocalMux                    1099              4172  12910  RISE       1
I__1205/I                      InMux                          0              4172  13506  RISE       1
I__1205/O                      InMux                        662              4834  13506  RISE       1
i1_2_lut_adj_8_LC_6_3_4/in1    LogicCell40_SEQ_MODE_0000      0              4834  13506  RISE       1
i1_2_lut_adj_8_LC_6_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179              6013  13506  RISE       1
I__935/I                       LocalMux                       0              6013  13506  RISE       1
I__935/O                       LocalMux                    1099              7112  13506  RISE       1
I__936/I                       InMux                          0              7112  13506  RISE       1
I__936/O                       InMux                        662              7775  13506  RISE       1
i2c_steps_i2_LC_6_3_7/in0      LogicCell40_SEQ_MODE_1000      0              7775  13506  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : i2c_steps_i3_LC_5_2_4/sr
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Setup Constraint : 20830p
Path slack       : 13572p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5337
------------------------------------------   ---- 
End-of-path arrival time (ps)                8410
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout                LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1036/I                                  LocalMux                       0              3073  13572  RISE       1
I__1036/O                                  LocalMux                    1099              4172  13572  RISE       1
I__1049/I                                  InMux                          0              4172  13572  RISE       1
I__1049/O                                  InMux                        662              4834  13572  RISE       1
i1_2_lut_2_lut_3_lut_4_lut_LC_6_2_6/in0    LogicCell40_SEQ_MODE_0000      0              4834  13572  RISE       1
i1_2_lut_2_lut_3_lut_4_lut_LC_6_2_6/lcout  LogicCell40_SEQ_MODE_0000   1245              6079  13572  RISE       1
I__893/I                                   Odrv4                          0              6079  13572  RISE       1
I__893/O                                   Odrv4                        596              6675  13572  RISE       1
I__894/I                                   LocalMux                       0              6675  13572  RISE       1
I__894/O                                   LocalMux                    1099              7775  13572  RISE       1
I__895/I                                   SRMux                          0              7775  13572  RISE       1
I__895/O                                   SRMux                        636              8410  13572  RISE       1
i2c_steps_i3_LC_5_2_4/sr                   LogicCell40_SEQ_MODE_1000      0              8410  13572  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in1
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Setup Constraint : 20830p
Path slack       : 13611p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4768
------------------------------------------   ---- 
End-of-path arrival time (ps)                7841
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11479  RISE       6
I__975/I                            LocalMux                       0              3073  11479  RISE       1
I__975/O                            LocalMux                    1099              4172  11479  RISE       1
I__978/I                            InMux                          0              4172  13612  RISE       1
I__978/O                            InMux                        662              4834  13612  RISE       1
i1_2_lut_3_lut_LC_6_4_2/in0         LogicCell40_SEQ_MODE_0000      0              4834  13612  RISE       1
i1_2_lut_3_lut_LC_6_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245              6079  13612  RISE       1
I__926/I                            LocalMux                       0              6079  13612  RISE       1
I__926/O                            LocalMux                    1099              7179  13612  RISE       1
I__927/I                            InMux                          0              7179  13612  RISE       1
I__927/O                            InMux                        662              7841  13612  RISE       1
cmd_decoded_170_LC_5_4_3/in1        LogicCell40_SEQ_MODE_1000      0              7841  13612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i6_LC_2_6_6/in3
Capture Clock    : drv_clk_counter_602__i6_LC_2_6_6/clk
Setup Constraint : 20830p
Path slack       : 13625p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5086
------------------------------------------   ---- 
End-of-path arrival time (ps)                8159
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
drv_clk_counter_602__i4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6940  11956  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              7218  11956  RISE       2
drv_clk_counter_602__i5_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              7218  11956  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              7496  11956  RISE       2
I__579/I                                   InMux                          0              7496  13625  RISE       1
I__579/O                                   InMux                        662              8159  13625  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              8159  13625  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i5_LC_2_6_5/in3
Capture Clock    : drv_clk_counter_602__i5_LC_2_6_5/clk
Setup Constraint : 20830p
Path slack       : 13904p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
drv_clk_counter_602__i4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6940  11956  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              7218  11956  RISE       2
I__584/I                                   InMux                          0              7218  13903  RISE       1
I__584/O                                   InMux                        662              7880  13903  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              7880  13903  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/in3
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Setup Constraint : 20830p
Path slack       : 13943p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4768
------------------------------------------   ---- 
End-of-path arrival time (ps)                7841
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_0_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_0_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_0_5_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_0_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_0_5_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
PWM_cnt__i4_LC_0_5_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  13943  RISE       1
PWM_cnt__i4_LC_0_5_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  13943  RISE       2
PWM_cnt__i5_LC_0_5_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  13943  RISE       1
PWM_cnt__i5_LC_0_5_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  13943  RISE       2
PWM_cnt__i6_LC_0_5_6/carryin   LogicCell40_SEQ_MODE_1000      0              6900  13943  RISE       1
PWM_cnt__i6_LC_0_5_6/carryout  LogicCell40_SEQ_MODE_1000    278              7179  13943  RISE       1
I__234/I                       InMux                          0              7179  13943  RISE       1
I__234/O                       InMux                        662              7841  13943  RISE       1
PWM_cnt__i7_LC_0_5_7/in3       LogicCell40_SEQ_MODE_1000      0              7841  13943  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_1_7/lcout
Path End         : I2C_1/ADRI1
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14070p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2195
------------------------------------------   ----- 
End-of-path required time (ps)               20321

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3178
------------------------------------------   ---- 
End-of-path arrival time (ps)                6251
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14069  RISE       2
I__773/I                       Odrv4                          0              3073  14069  RISE       1
I__773/O                       Odrv4                        596              3669  14069  RISE       1
I__775/I                       Span4Mux_h                     0              3669  14069  RISE       1
I__775/O                       Span4Mux_h                   517              4185  14069  RISE       1
I__777/I                       Span4Mux_s1_h                  0              4185  14069  RISE       1
I__777/O                       Span4Mux_s1_h                305              4490  14069  RISE       1
I__778/I                       LocalMux                       0              4490  14069  RISE       1
I__778/O                       LocalMux                    1099              5589  14069  RISE       1
I__779/I                       InMux                          0              5589  14069  RISE       1
I__779/O                       InMux                        662              6251  14069  RISE       1
I__780/I                       DummyBuf                       0              6251  14069  RISE       1
I__780/O                       DummyBuf                       0              6251  14069  RISE       1
I2C_1/ADRI1                    SB_I2C_FIFO                    0              6251  14069  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in2
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 14075p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1158/I                          Odrv4                          0              3073  12645  RISE       1
I__1158/O                          Odrv4                        596              3669  12645  RISE       1
I__1167/I                          Span4Mux_s2_v                  0              3669  12645  RISE       1
I__1167/O                          Span4Mux_s2_v                437              4106  12645  RISE       1
I__1176/I                          LocalMux                       0              4106  12645  RISE       1
I__1176/O                          LocalMux                    1099              5205  12645  RISE       1
I__1182/I                          InMux                          0              5205  12645  RISE       1
I__1182/O                          InMux                        662              5867  12645  RISE       1
i1533_2_lut_rep_49_LC_5_1_5/in1    LogicCell40_SEQ_MODE_0000      0              5867  12645  RISE       1
i1533_2_lut_rep_49_LC_5_1_5/ltout  LogicCell40_SEQ_MODE_0000    887              6755  14075  FALL       1
I__784/I                           CascadeMux                     0              6755  14075  FALL       1
I__784/O                           CascadeMux                     0              6755  14075  FALL       1
i1_4_lut_adj_10_LC_5_1_6/in2       LogicCell40_SEQ_MODE_0000      0              6755  14075  FALL       1
i1_4_lut_adj_10_LC_5_1_6/ltout     LogicCell40_SEQ_MODE_0000    702              7457  14075  RISE       1
I__783/I                           CascadeMux                     0              7457  14075  RISE       1
I__783/O                           CascadeMux                     0              7457  14075  RISE       1
soft_SBADRi_i1_LC_5_1_7/in2        LogicCell40_SEQ_MODE_1000      0              7457  14075  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i3_LC_4_1_2/in2
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Setup Constraint : 20830p
Path slack       : 14075p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                       Odrv4                          0              3073  11903  RISE       1
I__1032/O                       Odrv4                        596              3669  11903  RISE       1
I__1042/I                       Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                       Span4Mux_s2_v                437              4106  11903  RISE       1
I__1056/I                       LocalMux                       0              4106  12645  RISE       1
I__1056/O                       LocalMux                    1099              5205  12645  RISE       1
I__1063/I                       InMux                          0              5205  12645  RISE       1
I__1063/O                       InMux                        662              5867  12645  RISE       1
i1_2_lut_LC_4_1_0/in1           LogicCell40_SEQ_MODE_0000      0              5867  12645  RISE       1
i1_2_lut_LC_4_1_0/ltout         LogicCell40_SEQ_MODE_0000    887              6755  14075  FALL       1
I__645/I                        CascadeMux                     0              6755  14075  FALL       1
I__645/O                        CascadeMux                     0              6755  14075  FALL       1
i1_4_lut_adj_15_LC_4_1_1/in2    LogicCell40_SEQ_MODE_0000      0              6755  14075  FALL       1
i1_4_lut_adj_15_LC_4_1_1/ltout  LogicCell40_SEQ_MODE_0000    702              7457  14075  RISE       1
I__644/I                        CascadeMux                     0              7457  14075  RISE       1
I__644/O                        CascadeMux                     0              7457  14075  RISE       1
soft_SBADRi_i3_LC_4_1_2/in2     LogicCell40_SEQ_MODE_1000      0              7457  14075  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_6_3_2/lcout
Path End         : I2C_1/ADRI2
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14148p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2183
------------------------------------------   ----- 
End-of-path required time (ps)               20333

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3112
------------------------------------------   ---- 
End-of-path arrival time (ps)                6185
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14147  RISE       3
I__876/I                       Odrv12                         0              3073  14147  RISE       1
I__876/O                       Odrv12                      1073              4146  14147  RISE       1
I__879/I                       Span12Mux_s2_v                 0              4146  14147  RISE       1
I__879/O                       Span12Mux_s2_v               278              4424  14147  RISE       1
I__881/I                       LocalMux                       0              4424  14147  RISE       1
I__881/O                       LocalMux                    1099              5523  14147  RISE       1
I__882/I                       InMux                          0              5523  14147  RISE       1
I__882/O                       InMux                        662              6185  14147  RISE       1
I__883/I                       DummyBuf                       0              6185  14147  RISE       1
I__883/O                       DummyBuf                       0              6185  14147  RISE       1
I2C_1/ADRI2                    SB_I2C_FIFO                    0              6185  14147  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i4_LC_2_6_4/in3
Capture Clock    : drv_clk_counter_602__i4_LC_2_6_4/clk
Setup Constraint : 20830p
Path slack       : 14182p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4529
------------------------------------------   ---- 
End-of-path arrival time (ps)                7602
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
drv_clk_counter_602__i3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6662  11956  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6940  11956  RISE       2
I__591/I                                   InMux                          0              6940  14181  RISE       1
I__591/O                                   InMux                        662              7602  14181  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              7602  14181  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/in3
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Setup Constraint : 20830p
Path slack       : 14221p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4490
------------------------------------------   ---- 
End-of-path arrival time (ps)                7563
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_0_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_0_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_0_5_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_0_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_0_5_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
PWM_cnt__i4_LC_0_5_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  13943  RISE       1
PWM_cnt__i4_LC_0_5_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  13943  RISE       2
PWM_cnt__i5_LC_0_5_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  13943  RISE       1
PWM_cnt__i5_LC_0_5_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  13943  RISE       2
I__235/I                       InMux                          0              6900  14221  RISE       1
I__235/O                       InMux                        662              7563  14221  RISE       1
PWM_cnt__i6_LC_0_5_6/in3       LogicCell40_SEQ_MODE_1000      0              7563  14221  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_steps_i0_LC_7_3_3/in2
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Setup Constraint : 20830p
Path slack       : 14273p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           4795
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7259
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                     SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                      DummyBuf                       0              2464   8565  RISE       1
I__1075/O                      DummyBuf                       0              2464   8565  RISE       1
I__1076/I                      Odrv12                         0              2464   8565  RISE       1
I__1076/O                      Odrv12                      1073              3537   8565  RISE       1
I__1080/I                      Sp12to4                        0              3537   9558  RISE       1
I__1080/O                      Sp12to4                      596              4133   9558  RISE       1
I__1086/I                      Span4Mux_h                     0              4133  11200  RISE       1
I__1086/O                      Span4Mux_h                   517              4650  11200  RISE       1
I__1095/I                      LocalMux                       0              4650  11200  RISE       1
I__1095/O                      LocalMux                    1099              5749  11200  RISE       1
I__1107/I                      InMux                          0              5749  14273  RISE       1
I__1107/O                      InMux                        662              6411  14273  RISE       1
i2_4_lut_adj_3_LC_7_3_2/in0    LogicCell40_SEQ_MODE_0000      0              6411  14273  RISE       1
i2_4_lut_adj_3_LC_7_3_2/ltout  LogicCell40_SEQ_MODE_0000    848              7259  14273  RISE       1
I__1189/I                      CascadeMux                     0              7259  14273  RISE       1
I__1189/O                      CascadeMux                     0              7259  14273  RISE       1
i2c_steps_i0_LC_7_3_3/in2      LogicCell40_SEQ_MODE_1000      0              7259  14273  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_2/lcout
Path End         : I2C_1/ADRI3
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14349p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2219
------------------------------------------   ----- 
End-of-path required time (ps)               20296

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14349  RISE       2
I__638/I                       Odrv4                          0              3073  14349  RISE       1
I__638/O                       Odrv4                        596              3669  14349  RISE       1
I__640/I                       Span4Mux_h                     0              3669  14349  RISE       1
I__640/O                       Span4Mux_h                   517              4185  14349  RISE       1
I__641/I                       LocalMux                       0              4185  14349  RISE       1
I__641/O                       LocalMux                    1099              5285  14349  RISE       1
I__642/I                       InMux                          0              5285  14349  RISE       1
I__642/O                       InMux                        662              5947  14349  RISE       1
I__643/I                       DummyBuf                       0              5947  14349  RISE       1
I__643/O                       DummyBuf                       0              5947  14349  RISE       1
I2C_1/ADRI3                    SB_I2C_FIFO                    0              5947  14349  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in2
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Setup Constraint : 20830p
Path slack       : 14353p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4225
------------------------------------------   ---- 
End-of-path arrival time (ps)                7298
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1191/I                       Odrv12                         0              3073  13002  RISE       1
I__1191/O                       Odrv12                      1073              4146  13002  RISE       1
I__1203/I                       Span12Mux_s5_h                 0              4146  14353  RISE       1
I__1203/O                       Span12Mux_s5_h               503              4649  14353  RISE       1
I__1229/I                       LocalMux                       0              4649  14353  RISE       1
I__1229/O                       LocalMux                    1099              5748  14353  RISE       1
I__1235/I                       InMux                          0              5748  14353  RISE       1
I__1235/O                       InMux                        662              6410  14353  RISE       1
i25_3_lut_4_lut_LC_1_2_5/in1    LogicCell40_SEQ_MODE_0000      0              6410  14353  RISE       1
i25_3_lut_4_lut_LC_1_2_5/ltout  LogicCell40_SEQ_MODE_0000    887              7298  14353  FALL       1
I__297/I                        CascadeMux                     0              7298  14353  FALL       1
I__297/O                        CascadeMux                     0              7298  14353  FALL       1
hard_SBDATi_i7_LC_1_2_6/in2     LogicCell40_SEQ_MODE_1000      0              7298  14353  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_5/lcout
Path End         : I2C_1/ADRI0
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14397p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2212
------------------------------------------   ----- 
End-of-path required time (ps)               20304

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14397  RISE       2
I__688/I                       Odrv12                         0              3073  14397  RISE       1
I__688/O                       Odrv12                      1073              4146  14397  RISE       1
I__690/I                       LocalMux                       0              4146  14397  RISE       1
I__690/O                       LocalMux                    1099              5245  14397  RISE       1
I__692/I                       InMux                          0              5245  14397  RISE       1
I__692/O                       InMux                        662              5907  14397  RISE       1
I__693/I                       DummyBuf                       0              5907  14397  RISE       1
I__693/O                       DummyBuf                       0              5907  14397  RISE       1
I2C_1/ADRI0                    SB_I2C_FIFO                    0              5907  14397  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i3_LC_2_6_3/in3
Capture Clock    : drv_clk_counter_602__i3_LC_2_6_3/clk
Setup Constraint : 20830p
Path slack       : 14460p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4251
------------------------------------------   ---- 
End-of-path arrival time (ps)                7324
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
drv_clk_counter_602__i2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              6384  11956  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6662  11956  RISE       2
I__597/I                                   InMux                          0              6662  14459  RISE       1
I__597/O                                   InMux                        662              7324  14459  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              7324  14459  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_162_LC_4_2_3/lcout
Path End         : I2C_1/STBI
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14462p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2107
------------------------------------------   ----- 
End-of-path required time (ps)               20409

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_162_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14462  RISE       2
I__699/I                        Odrv4                          0              3073  14462  RISE       1
I__699/O                        Odrv4                        596              3669  14462  RISE       1
I__701/I                        Span4Mux_h                     0              3669  14462  RISE       1
I__701/O                        Span4Mux_h                   517              4185  14462  RISE       1
I__703/I                        LocalMux                       0              4185  14462  RISE       1
I__703/O                        LocalMux                    1099              5285  14462  RISE       1
I__704/I                        InMux                          0              5285  14462  RISE       1
I__704/O                        InMux                        662              5947  14462  RISE       1
I__705/I                        DummyBuf                       0              5947  14462  RISE       1
I__705/O                        DummyBuf                       0              5947  14462  RISE       1
I2C_1/STBI                      SB_I2C_FIFO                    0              5947  14462  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/in3
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Setup Constraint : 20830p
Path slack       : 14500p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4211
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_0_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_0_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_0_5_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_0_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_0_5_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
PWM_cnt__i4_LC_0_5_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  13943  RISE       1
PWM_cnt__i4_LC_0_5_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  13943  RISE       2
I__236/I                       InMux                          0              6622  14499  RISE       1
I__236/O                       InMux                        662              7284  14499  RISE       1
PWM_cnt__i5_LC_0_5_5/in3       LogicCell40_SEQ_MODE_1000      0              7284  14499  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_161_LC_4_1_4/lcout
Path End         : I2C_1/WEI
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14540p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2069
------------------------------------------   ----- 
End-of-path required time (ps)               20447

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_161_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14540  RISE       3
I__630/I                       Odrv12                         0              3073  14540  RISE       1
I__630/O                       Odrv12                      1073              4146  14540  RISE       1
I__633/I                       LocalMux                       0              4146  14540  RISE       1
I__633/O                       LocalMux                    1099              5245  14540  RISE       1
I__634/I                       InMux                          0              5245  14540  RISE       1
I__634/O                       InMux                        662              5907  14540  RISE       1
I__635/I                       DummyBuf                       0              5907  14540  RISE       1
I__635/O                       DummyBuf                       0              5907  14540  RISE       1
I2C_1/WEI                      SB_I2C_FIFO                    0              5907  14540  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i2_LC_2_6_2/in3
Capture Clock    : drv_clk_counter_602__i2_LC_2_6_2/clk
Setup Constraint : 20830p
Path slack       : 14738p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3973
------------------------------------------   ---- 
End-of-path arrival time (ps)                7046
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
drv_clk_counter_602__i1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              6106  11956  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              6384  11956  RISE       2
I__603/I                                   InMux                          0              6384  14738  RISE       1
I__603/O                                   InMux                        662              7046  14738  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              7046  14738  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/in3
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Setup Constraint : 20830p
Path slack       : 14778p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3933
------------------------------------------   ---- 
End-of-path arrival time (ps)                7006
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_0_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_0_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_0_5_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_0_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_0_5_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
I__206/I                       InMux                          0              6344  14777  RISE       1
I__206/O                       InMux                        662              7006  14777  RISE       1
PWM_cnt__i4_LC_0_5_4/in3       LogicCell40_SEQ_MODE_1000      0              7006  14777  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBSTBi_162_LC_4_2_3/in2
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 14817p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3642
------------------------------------------   ---- 
End-of-path arrival time (ps)                6715
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout              LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                                Odrv4                          0              3073  11903  RISE       1
I__1032/O                                Odrv4                        596              3669  11903  RISE       1
I__1042/I                                Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                                Span4Mux_s2_v                437              4106  11903  RISE       1
I__1057/I                                LocalMux                       0              4106  14817  RISE       1
I__1057/O                                LocalMux                    1099              5205  14817  RISE       1
I__1066/I                                InMux                          0              5205  14817  RISE       1
I__1066/O                                InMux                        662              5867  14817  RISE       1
i2318_2_lut_rep_45_3_lut_LC_4_2_2/in0    LogicCell40_SEQ_MODE_0000      0              5867  14817  RISE       1
i2318_2_lut_rep_45_3_lut_LC_4_2_2/ltout  LogicCell40_SEQ_MODE_0000    848              6715  14817  RISE       1
I__706/I                                 CascadeMux                     0              6715  14817  RISE       1
I__706/O                                 CascadeMux                     0              6715  14817  RISE       1
hard_SBSTBi_162_LC_4_2_3/in2             LogicCell40_SEQ_MODE_1000      0              6715  14817  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in2
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Setup Constraint : 20830p
Path slack       : 14817p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3642
------------------------------------------   ---- 
End-of-path arrival time (ps)                6715
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                    Odrv4                          0              3073  11903  RISE       1
I__1032/O                    Odrv4                        596              3669  11903  RISE       1
I__1042/I                    Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                    Span4Mux_s2_v                437              4106  11903  RISE       1
I__1056/I                    LocalMux                       0              4106  12645  RISE       1
I__1056/O                    LocalMux                    1099              5205  12645  RISE       1
I__1064/I                    InMux                          0              5205  14817  RISE       1
I__1064/O                    InMux                        662              5867  14817  RISE       1
i1684_4_lut_LC_4_1_3/in0     LogicCell40_SEQ_MODE_0000      0              5867  14817  RISE       1
i1684_4_lut_LC_4_1_3/ltout   LogicCell40_SEQ_MODE_0000    848              6715  14817  RISE       1
I__636/I                     CascadeMux                     0              6715  14817  RISE       1
I__636/O                     CascadeMux                     0              6715  14817  RISE       1
hard_SBWRi_161_LC_4_1_4/in2  LogicCell40_SEQ_MODE_1000      0              6715  14817  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in0
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Setup Constraint : 20830p
Path slack       : 14870p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3337
------------------------------------------   ---- 
End-of-path arrival time (ps)                6410
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1191/I                    Odrv12                         0              3073  13002  RISE       1
I__1191/O                    Odrv12                      1073              4146  13002  RISE       1
I__1203/I                    Span12Mux_s5_h                 0              4146  14353  RISE       1
I__1203/O                    Span12Mux_s5_h               503              4649  14353  RISE       1
I__1229/I                    LocalMux                       0              4649  14353  RISE       1
I__1229/O                    LocalMux                    1099              5748  14353  RISE       1
I__1236/I                    InMux                          0              5748  14870  RISE       1
I__1236/O                    InMux                        662              6410  14870  RISE       1
hard_SBDATi_i7_LC_1_2_6/in0  LogicCell40_SEQ_MODE_1000      0              6410  14870  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in2
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 14896p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3682
------------------------------------------   ---- 
End-of-path arrival time (ps)                6755
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout                 LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1157/I                                   Odrv4                          0              3073  12963  RISE       1
I__1157/O                                   Odrv4                        596              3669  12963  RISE       1
I__1166/I                                   Span4Mux_s2_v                  0              3669  12963  RISE       1
I__1166/O                                   Span4Mux_s2_v                437              4106  12963  RISE       1
I__1175/I                                   LocalMux                       0              4106  14896  RISE       1
I__1175/O                                   LocalMux                    1099              5205  14896  RISE       1
I__1181/I                                   InMux                          0              5205  14896  RISE       1
I__1181/O                                   InMux                        662              5867  14896  RISE       1
i1_2_lut_rep_41_3_lut_4_lut_LC_4_2_4/in1    LogicCell40_SEQ_MODE_0000      0              5867  14896  RISE       1
i1_2_lut_rep_41_3_lut_4_lut_LC_4_2_4/ltout  LogicCell40_SEQ_MODE_0000    887              6755  14896  FALL       1
I__694/I                                    CascadeMux                     0              6755  14896  FALL       1
I__694/O                                    CascadeMux                     0              6755  14896  FALL       1
soft_SBADRi_i0_LC_4_2_5/in2                 LogicCell40_SEQ_MODE_1000      0              6755  14896  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in2
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 14910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3549
------------------------------------------   ---- 
End-of-path arrival time (ps)                6622
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  10777  RISE      24
I__995/I                        Odrv4                          0              3073  14910  RISE       1
I__995/O                        Odrv4                        596              3669  14910  RISE       1
I__1010/I                       Span4Mux_s1_v                  0              3669  14910  RISE       1
I__1010/O                       Span4Mux_s1_v                344              4013  14910  RISE       1
I__1021/I                       LocalMux                       0              4013  14910  RISE       1
I__1021/O                       LocalMux                    1099              5112  14910  RISE       1
I__1028/I                       InMux                          0              5112  14910  RISE       1
I__1028/O                       InMux                        662              5775  14910  RISE       1
i29_3_lut_4_lut_LC_4_1_6/in0    LogicCell40_SEQ_MODE_0000      0              5775  14910  RISE       1
i29_3_lut_4_lut_LC_4_1_6/ltout  LogicCell40_SEQ_MODE_0000    848              6622  14910  RISE       1
I__617/I                        CascadeMux                     0              6622  14910  RISE       1
I__617/O                        CascadeMux                     0              6622  14910  RISE       1
hard_SBDATi_i4_LC_4_1_7/in2     LogicCell40_SEQ_MODE_1000      0              6622  14910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i1_LC_2_6_1/in3
Capture Clock    : drv_clk_counter_602__i1_LC_2_6_1/clk
Setup Constraint : 20830p
Path slack       : 15016p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3695
------------------------------------------   ---- 
End-of-path arrival time (ps)                6768
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                   Odrv4                          0              3073   7665  RISE       1
I__436/O                                   Odrv4                        596              3669   7665  RISE       1
I__438/I                                   LocalMux                       0              3669  11956  RISE       1
I__438/O                                   LocalMux                    1099              4768  11956  RISE       1
I__440/I                                   InMux                          0              4768  11956  RISE       1
I__440/O                                   InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              6106  11956  RISE       2
I__429/I                                   InMux                          0              6106  15016  RISE       1
I__429/O                                   InMux                        662              6768  15016  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              6768  15016  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/in3
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Setup Constraint : 20830p
Path slack       : 15056p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3655
------------------------------------------   ---- 
End-of-path arrival time (ps)                6728
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_0_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_0_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_0_5_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
I__207/I                       InMux                          0              6066  15055  RISE       1
I__207/O                       InMux                        662              6728  15055  RISE       1
PWM_cnt__i3_LC_0_5_3/in3       LogicCell40_SEQ_MODE_1000      0              6728  15055  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_stat_i2_LC_6_2_1/in2
Capture Clock    : i2c_stat_i2_LC_6_2_1/clk
Setup Constraint : 20830p
Path slack       : 15253p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           3815
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6279
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                        SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                         DummyBuf                       0              2464   8565  RISE       1
I__1075/O                         DummyBuf                       0              2464   8565  RISE       1
I__1076/I                         Odrv12                         0              2464   8565  RISE       1
I__1076/O                         Odrv12                      1073              3537   8565  RISE       1
I__1081/I                         Span12Mux_s2_v                 0              3537  12247  RISE       1
I__1081/O                         Span12Mux_s2_v               278              3815  12247  RISE       1
I__1087/I                         LocalMux                       0              3815  12247  RISE       1
I__1087/O                         LocalMux                    1099              4915  12247  RISE       1
I__1097/I                         InMux                          0              4915  12935  RISE       1
I__1097/O                         InMux                        662              5577  12935  RISE       1
I__1108/I                         CascadeMux                     0              5577  12935  RISE       1
I__1108/O                         CascadeMux                     0              5577  12935  RISE       1
i2316_3_lut_4_lut_LC_6_2_0/in2    LogicCell40_SEQ_MODE_0000      0              5577  12935  RISE       1
i2316_3_lut_4_lut_LC_6_2_0/ltout  LogicCell40_SEQ_MODE_0000    702              6279  15253  RISE       1
I__787/I                          CascadeMux                     0              6279  15253  RISE       1
I__787/O                          CascadeMux                     0              6279  15253  RISE       1
i2c_stat_i2_LC_6_2_1/in2          LogicCell40_SEQ_MODE_1000      0              6279  15253  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i0_LC_7_3_3/in0
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Setup Constraint : 20830p
Path slack       : 15254p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2953
------------------------------------------   ---- 
End-of-path arrival time (ps)                6026
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1196/I                    Odrv4                          0              3073  14738  RISE       1
I__1196/O                    Odrv4                        596              3669  14738  RISE       1
I__1214/I                    Span4Mux_v                     0              3669  14738  RISE       1
I__1214/O                    Span4Mux_v                   596              4265  14738  RISE       1
I__1231/I                    LocalMux                       0              4265  14738  RISE       1
I__1231/O                    LocalMux                    1099              5364  14738  RISE       1
I__1238/I                    InMux                          0              5364  15254  RISE       1
I__1238/O                    InMux                        662              6026  15254  RISE       1
i2c_steps_i0_LC_7_3_3/in0    LogicCell40_SEQ_MODE_1000      0              6026  15254  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/in3
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Setup Constraint : 20830p
Path slack       : 15334p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3377
------------------------------------------   ---- 
End-of-path arrival time (ps)                6450
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_0_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
I__208/I                       InMux                          0              5788  15334  RISE       1
I__208/O                       InMux                        662              6450  15334  RISE       1
PWM_cnt__i2_LC_0_5_2/in3       LogicCell40_SEQ_MODE_1000      0              6450  15334  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : PWM_G_157_LC_0_7_3/in0
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Setup Constraint : 20830p
Path slack       : 15505p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15506  RISE       7
I__449/I                      Odrv4                          0              3073  15506  RISE       1
I__449/O                      Odrv4                        596              3669  15506  RISE       1
I__455/I                      Span4Mux_s2_h                  0              3669  15506  RISE       1
I__455/O                      Span4Mux_s2_h                344              4013  15506  RISE       1
I__459/I                      LocalMux                       0              4013  15506  RISE       1
I__459/O                      LocalMux                    1099              5112  15506  RISE       1
I__460/I                      InMux                          0              5112  15506  RISE       1
I__460/O                      InMux                        662              5775  15506  RISE       1
PWM_G_157_LC_0_7_3/in0        LogicCell40_SEQ_MODE_1000      0              5775  15506  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : PWM_B_156_LC_1_7_2/in0
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 15505p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13175  RISE       9
I__503/I                      Odrv4                          0              3073  15506  RISE       1
I__503/O                      Odrv4                        596              3669  15506  RISE       1
I__510/I                      Span4Mux_s2_h                  0              3669  15506  RISE       1
I__510/O                      Span4Mux_s2_h                344              4013  15506  RISE       1
I__513/I                      LocalMux                       0              4013  15506  RISE       1
I__513/O                      LocalMux                    1099              5112  15506  RISE       1
I__516/I                      InMux                          0              5112  15506  RISE       1
I__516/O                      InMux                        662              5775  15506  RISE       1
PWM_B_156_LC_1_7_2/in0        LogicCell40_SEQ_MODE_1000      0              5775  15506  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_1_7/lcout
Path End         : I2C_1/DATI4
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 15550p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -1059
------------------------------------------   ----- 
End-of-path required time (ps)               21457

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15549  RISE       3
I__610/I                       Odrv12                         0              3073  15549  RISE       1
I__610/O                       Odrv12                      1073              4146  15549  RISE       1
I__613/I                       LocalMux                       0              4146  15549  RISE       1
I__613/O                       LocalMux                    1099              5245  15549  RISE       1
I__615/I                       InMux                          0              5245  15549  RISE       1
I__615/O                       InMux                        662              5907  15549  RISE       1
I__616/I                       DummyBuf                       0              5907  15549  RISE       1
I__616/O                       DummyBuf                       0              5907  15549  RISE       1
I2C_1/DATI4                    SB_I2C_FIFO                    0              5907  15549  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/in3
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Setup Constraint : 20830p
Path slack       : 15612p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3099
------------------------------------------   ---- 
End-of-path arrival time (ps)                6172
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                       LocalMux                       0              3073  13943  RISE       1
I__304/O                       LocalMux                    1099              4172  13943  RISE       1
I__307/I                       InMux                          0              4172  13943  RISE       1
I__307/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
I__209/I                       InMux                          0              5510  15612  RISE       1
I__209/O                       InMux                        662              6172  15612  RISE       1
PWM_cnt__i1_LC_0_5_1/in3       LogicCell40_SEQ_MODE_1000      0              6172  15612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : PWM_G_157_LC_0_7_3/in1
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Setup Constraint : 20830p
Path slack       : 15677p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13175  RISE       9
I__503/I                      Odrv4                          0              3073  15506  RISE       1
I__503/O                      Odrv4                        596              3669  15506  RISE       1
I__510/I                      Span4Mux_s2_h                  0              3669  15506  RISE       1
I__510/O                      Span4Mux_s2_h                344              4013  15506  RISE       1
I__512/I                      LocalMux                       0              4013  15678  RISE       1
I__512/O                      LocalMux                    1099              5112  15678  RISE       1
I__514/I                      InMux                          0              5112  15678  RISE       1
I__514/O                      InMux                        662              5775  15678  RISE       1
PWM_G_157_LC_0_7_3/in1        LogicCell40_SEQ_MODE_1000      0              5775  15678  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_5_1_3/lcout
Path End         : I2C_1/DATI2
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 15707p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -901
------------------------------------------   ----- 
End-of-path required time (ps)               21614

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15707  RISE       3
I__711/I                       Odrv12                         0              3073  15707  RISE       1
I__711/O                       Odrv12                      1073              4146  15707  RISE       1
I__714/I                       LocalMux                       0              4146  15707  RISE       1
I__714/O                       LocalMux                    1099              5245  15707  RISE       1
I__716/I                       InMux                          0              5245  15707  RISE       1
I__716/O                       InMux                        662              5907  15707  RISE       1
I__717/I                       DummyBuf                       0              5907  15707  RISE       1
I__717/O                       DummyBuf                       0              5907  15707  RISE       1
I2C_1/DATI2                    SB_I2C_FIFO                    0              5907  15707  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i15_LC_2_3_5/lcout
Path End         : PWM_duty_i0_i6_LC_0_4_2/in3
Capture Clock    : PWM_duty_i0_i6_LC_0_4_2/clk
Setup Constraint : 20830p
Path slack       : 15758p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2953
------------------------------------------   ---- 
End-of-path arrival time (ps)                6026
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_2_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i15_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15757  RISE       1
I__370/I                        Odrv4                          0              3073  15757  RISE       1
I__370/O                        Odrv4                        596              3669  15757  RISE       1
I__371/I                        Span4Mux_v                     0              3669  15757  RISE       1
I__371/O                        Span4Mux_v                   596              4265  15757  RISE       1
I__372/I                        LocalMux                       0              4265  15757  RISE       1
I__372/O                        LocalMux                    1099              5364  15757  RISE       1
I__373/I                        InMux                          0              5364  15757  RISE       1
I__373/O                        InMux                        662              6026  15757  RISE       1
PWM_duty_i0_i6_LC_0_4_2/in3     LogicCell40_SEQ_MODE_1000      0              6026  15757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1131/I                     ClkMux                         0               795  RISE       1
I__1131/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i6_LC_0_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : PWM_R_158_LC_0_7_0/in2
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 15757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13175  RISE       9
I__503/I                      Odrv4                          0              3073  15506  RISE       1
I__503/O                      Odrv4                        596              3669  15506  RISE       1
I__510/I                      Span4Mux_s2_h                  0              3669  15506  RISE       1
I__510/O                      Span4Mux_s2_h                344              4013  15506  RISE       1
I__512/I                      LocalMux                       0              4013  15678  RISE       1
I__512/O                      LocalMux                    1099              5112  15678  RISE       1
I__515/I                      InMux                          0              5112  15757  RISE       1
I__515/O                      InMux                        662              5775  15757  RISE       1
I__517/I                      CascadeMux                     0              5775  15757  RISE       1
I__517/O                      CascadeMux                     0              5775  15757  RISE       1
PWM_R_158_LC_0_7_0/in2        LogicCell40_SEQ_MODE_1000      0              5775  15757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cmd_decoded_170_LC_5_4_3/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in0
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cmd_decoded_170_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12380  RISE       2
I__929/I                        Odrv4                          0              3073  12380  RISE       1
I__929/O                        Odrv4                        596              3669  12380  RISE       1
I__931/I                        LocalMux                       0              3669  15850  RISE       1
I__931/O                        LocalMux                    1099              4768  15850  RISE       1
I__933/I                        InMux                          0              4768  15850  RISE       1
I__933/O                        InMux                        662              5430  15850  RISE       1
cmd_decoded_170_LC_5_4_3/in0    LogicCell40_SEQ_MODE_1000      0              5430  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in0
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12512  RISE      10
I__465/I                      Odrv4                          0              3073  12512  RISE       1
I__465/O                      Odrv4                        596              3669  12512  RISE       1
I__470/I                      LocalMux                       0              3669  12512  RISE       1
I__470/O                      LocalMux                    1099              4768  12512  RISE       1
I__480/I                      InMux                          0              4768  15850  RISE       1
I__480/O                      InMux                        662              5430  15850  RISE       1
drv_cnt_i0_i1_LC_2_5_7/in0    LogicCell40_SEQ_MODE_1000      0              5430  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i3_LC_4_1_2/in3
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Setup Constraint : 20830p
Path slack       : 15917p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2794
------------------------------------------   ---- 
End-of-path arrival time (ps)                5867
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1032/I                    Odrv4                          0              3073  11903  RISE       1
I__1032/O                    Odrv4                        596              3669  11903  RISE       1
I__1042/I                    Span4Mux_s2_v                  0              3669  11903  RISE       1
I__1042/O                    Span4Mux_s2_v                437              4106  11903  RISE       1
I__1056/I                    LocalMux                       0              4106  12645  RISE       1
I__1056/O                    LocalMux                    1099              5205  12645  RISE       1
I__1065/I                    InMux                          0              5205  15916  RISE       1
I__1065/O                    InMux                        662              5867  15916  RISE       1
soft_SBADRi_i3_LC_4_1_2/in3  LogicCell40_SEQ_MODE_1000      0              5867  15916  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i6_LC_5_3_7/in3
Capture Clock    : i2c_cmd_0___i6_LC_5_3_7/clk
Setup Constraint : 20830p
Path slack       : 15973p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 659
+ Data Path Delay                           3470
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5811
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                  SB_I2C_FIFO                  659              2341  15973  RISE       2
I__748/I                     DummyBuf                       0              2341  15973  RISE       1
I__748/O                     DummyBuf                       0              2341  15973  RISE       1
I__749/I                     Odrv4                          0              2341  15973  RISE       1
I__749/O                     Odrv4                        596              2937  15973  RISE       1
I__751/I                     Span4Mux_h                     0              2937  15973  RISE       1
I__751/O                     Span4Mux_h                   517              3453  15973  RISE       1
I__753/I                     Span4Mux_v                     0              3453  15973  RISE       1
I__753/O                     Span4Mux_v                   596              4049  15973  RISE       1
I__755/I                     LocalMux                       0              4049  15973  RISE       1
I__755/O                     LocalMux                    1099              5149  15973  RISE       1
I__756/I                     InMux                          0              5149  15973  RISE       1
I__756/O                     InMux                        662              5811  15973  RISE       1
i2c_cmd_0___i6_LC_5_3_7/in3  LogicCell40_SEQ_MODE_1000      0              5811  15973  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i11_LC_2_3_1/in0
Capture Clock    : i2c_cmd_0___i11_LC_2_3_1/clk
Setup Constraint : 20830p
Path slack       : 15977p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 668
+ Data Path Delay                           2953
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5303
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                   SB_I2C_FIFO                  668              2350  15977  RISE       3
I__788/I                      DummyBuf                       0              2350  15977  RISE       1
I__788/O                      DummyBuf                       0              2350  15977  RISE       1
I__789/I                      Odrv4                          0              2350  15977  RISE       1
I__789/O                      Odrv4                        596              2946  15977  RISE       1
I__792/I                      Span4Mux_v                     0              2946  15977  RISE       1
I__792/O                      Span4Mux_v                   596              3542  15977  RISE       1
I__795/I                      LocalMux                       0              3542  15977  RISE       1
I__795/O                      LocalMux                    1099              4641  15977  RISE       1
I__798/I                      InMux                          0              4641  15977  RISE       1
I__798/O                      InMux                        662              5303  15977  RISE       1
i2c_cmd_0___i11_LC_2_3_1/in0  LogicCell40_SEQ_MODE_1000      0              5303  15977  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_2_3_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i14_LC_2_3_4/lcout
Path End         : PWM_duty_i0_i5_LC_0_6_1/in3
Capture Clock    : PWM_duty_i0_i5_LC_0_6_1/clk
Setup Constraint : 20830p
Path slack       : 16009p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_2_3_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i14_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16009  RISE       1
I__374/I                        Odrv4                          0              3073  16009  RISE       1
I__374/O                        Odrv4                        596              3669  16009  RISE       1
I__375/I                        Span4Mux_s2_h                  0              3669  16009  RISE       1
I__375/O                        Span4Mux_s2_h                344              4013  16009  RISE       1
I__376/I                        LocalMux                       0              4013  16009  RISE       1
I__376/O                        LocalMux                    1099              5112  16009  RISE       1
I__377/I                        InMux                          0              5112  16009  RISE       1
I__377/O                        InMux                        662              5775  16009  RISE       1
PWM_duty_i0_i5_LC_0_6_1/in3     LogicCell40_SEQ_MODE_1000      0              5775  16009  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : PWM_R_158_LC_0_7_0/in3
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 16009p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15506  RISE       7
I__449/I                      Odrv4                          0              3073  15506  RISE       1
I__449/O                      Odrv4                        596              3669  15506  RISE       1
I__455/I                      Span4Mux_s2_h                  0              3669  15506  RISE       1
I__455/O                      Span4Mux_s2_h                344              4013  15506  RISE       1
I__459/I                      LocalMux                       0              4013  15506  RISE       1
I__459/O                      LocalMux                    1099              5112  15506  RISE       1
I__461/I                      InMux                          0              5112  16009  RISE       1
I__461/O                      InMux                        662              5775  16009  RISE       1
PWM_R_158_LC_0_7_0/in3        LogicCell40_SEQ_MODE_1000      0              5775  16009  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i3_LC_4_1_2/in0
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Setup Constraint : 20830p
Path slack       : 16021p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           2795
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5259
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                   SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                    DummyBuf                       0              2464   8565  RISE       1
I__1075/O                    DummyBuf                       0              2464   8565  RISE       1
I__1077/I                    Odrv4                          0              2464  15505  RISE       1
I__1077/O                    Odrv4                        596              3060  15505  RISE       1
I__1082/I                    Span4Mux_s2_v                  0              3060  15505  RISE       1
I__1082/O                    Span4Mux_s2_v                437              3498  15505  RISE       1
I__1090/I                    LocalMux                       0              3498  15690  RISE       1
I__1090/O                    LocalMux                    1099              4597  15690  RISE       1
I__1101/I                    InMux                          0              4597  16021  RISE       1
I__1101/O                    InMux                        662              5259  16021  RISE       1
soft_SBADRi_i3_LC_4_1_2/in0  LogicCell40_SEQ_MODE_1000      0              5259  16021  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : PWM_B_156_LC_1_7_2/in1
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 16022p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15506  RISE       7
I__448/I                      Odrv4                          0              3073  16022  RISE       1
I__448/O                      Odrv4                        596              3669  16022  RISE       1
I__454/I                      LocalMux                       0              3669  16022  RISE       1
I__454/O                      LocalMux                    1099              4768  16022  RISE       1
I__458/I                      InMux                          0              4768  16022  RISE       1
I__458/O                      InMux                        662              5430  16022  RISE       1
PWM_B_156_LC_1_7_2/in1        LogicCell40_SEQ_MODE_1000      0              5430  16022  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in1
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 16022p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1038/I                    Odrv4                          0              3073  16022  RISE       1
I__1038/O                    Odrv4                        596              3669  16022  RISE       1
I__1051/I                    LocalMux                       0              3669  16022  RISE       1
I__1051/O                    LocalMux                    1099              4768  16022  RISE       1
I__1059/I                    InMux                          0              4768  16022  RISE       1
I__1059/O                    InMux                        662              5430  16022  RISE       1
hard_SBDATi_i2_LC_5_1_3/in1  LogicCell40_SEQ_MODE_1000      0              5430  16022  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i0_LC_2_6_0/in1
Capture Clock    : drv_clk_counter_602__i0_LC_2_6_0/clk
Setup Constraint : 20830p
Path slack       : 16022p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7665  RISE       2
I__436/I                                Odrv4                          0              3073   7665  RISE       1
I__436/O                                Odrv4                        596              3669   7665  RISE       1
I__438/I                                LocalMux                       0              3669  11956  RISE       1
I__438/O                                LocalMux                    1099              4768  11956  RISE       1
I__440/I                                InMux                          0              4768  11956  RISE       1
I__440/O                                InMux                        662              5430  11956  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              5430  16022  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i7_LC_5_3_6/in3
Capture Clock    : i2c_cmd_0___i7_LC_5_3_6/clk
Setup Constraint : 20830p
Path slack       : 16049p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 662
+ Data Path Delay                           3391
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5735
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                  SB_I2C_FIFO                  662              2344  16049  RISE       3
I__898/I                     DummyBuf                       0              2344  16049  RISE       1
I__898/O                     DummyBuf                       0              2344  16049  RISE       1
I__900/I                     Odrv4                          0              2344  16049  RISE       1
I__900/O                     Odrv4                        596              2940  16049  RISE       1
I__902/I                     Span4Mux_h                     0              2940  16049  RISE       1
I__902/O                     Span4Mux_h                   517              3457  16049  RISE       1
I__905/I                     Span4Mux_h                     0              3457  16049  RISE       1
I__905/O                     Span4Mux_h                   517              3973  16049  RISE       1
I__907/I                     LocalMux                       0              3973  16049  RISE       1
I__907/O                     LocalMux                    1099              5073  16049  RISE       1
I__908/I                     InMux                          0              5073  16049  RISE       1
I__908/O                     InMux                        662              5735  16049  RISE       1
i2c_cmd_0___i7_LC_5_3_6/in3  LogicCell40_SEQ_MODE_1000      0              5735  16049  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_5_3_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i8_LC_5_3_4/in3
Capture Clock    : i2c_cmd_0___i8_LC_5_3_4/clk
Setup Constraint : 20830p
Path slack       : 16056p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 655
+ Data Path Delay                           3390
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5728
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                  SB_I2C_FIFO                  655              2338  16056  RISE       2
I__757/I                     DummyBuf                       0              2338  16056  RISE       1
I__757/O                     DummyBuf                       0              2338  16056  RISE       1
I__758/I                     Odrv4                          0              2338  16056  RISE       1
I__758/O                     Odrv4                        596              2934  16056  RISE       1
I__759/I                     Span4Mux_h                     0              2934  16056  RISE       1
I__759/O                     Span4Mux_h                   517              3450  16056  RISE       1
I__761/I                     Span4Mux_h                     0              3450  16056  RISE       1
I__761/O                     Span4Mux_h                   517              3967  16056  RISE       1
I__763/I                     LocalMux                       0              3967  16056  RISE       1
I__763/O                     LocalMux                    1099              5066  16056  RISE       1
I__764/I                     InMux                          0              5066  16056  RISE       1
I__764/O                     InMux                        662              5728  16056  RISE       1
i2c_cmd_0___i8_LC_5_3_4/in3  LogicCell40_SEQ_MODE_1000      0              5728  16056  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_5_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i1_LC_5_3_3/in3
Capture Clock    : i2c_cmd_0___i1_LC_5_3_3/clk
Setup Constraint : 20830p
Path slack       : 16097p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 694
+ Data Path Delay                           3311
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5687
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  694              2376  16097  RISE       2
I__765/I                     DummyBuf                       0              2376  16097  RISE       1
I__765/O                     DummyBuf                       0              2376  16097  RISE       1
I__766/I                     Odrv4                          0              2376  16097  RISE       1
I__766/O                     Odrv4                        596              2972  16097  RISE       1
I__767/I                     Span4Mux_h                     0              2972  16097  RISE       1
I__767/O                     Span4Mux_h                   517              3488  16097  RISE       1
I__769/I                     Span4Mux_s2_v                  0              3488  16097  RISE       1
I__769/O                     Span4Mux_s2_v                437              3925  16097  RISE       1
I__771/I                     LocalMux                       0              3925  16097  RISE       1
I__771/O                     LocalMux                    1099              5025  16097  RISE       1
I__772/I                     InMux                          0              5025  16097  RISE       1
I__772/O                     InMux                        662              5687  16097  RISE       1
i2c_cmd_0___i1_LC_5_3_3/in3  LogicCell40_SEQ_MODE_1000      0              5687  16097  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_5_3_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_stat_i6_LC_6_2_3/in0
Capture Clock    : i2c_stat_i6_LC_6_2_3/clk
Setup Constraint : 20830p
Path slack       : 16101p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 662
+ Data Path Delay                           2835
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5179
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6               SB_I2C_FIFO                  662              2344  16049  RISE       3
I__898/I                  DummyBuf                       0              2344  16049  RISE       1
I__898/O                  DummyBuf                       0              2344  16049  RISE       1
I__899/I                  Odrv12                         0              2344  16102  RISE       1
I__899/O                  Odrv12                      1073              3417  16102  RISE       1
I__901/I                  LocalMux                       0              3417  16102  RISE       1
I__901/O                  LocalMux                    1099              4516  16102  RISE       1
I__903/I                  InMux                          0              4516  16102  RISE       1
I__903/O                  InMux                        662              5179  16102  RISE       1
i2c_stat_i6_LC_6_2_3/in0  LogicCell40_SEQ_MODE_1000      0              5179  16102  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i3_LC_5_3_2/in3
Capture Clock    : i2c_cmd_0___i3_LC_5_3_2/clk
Setup Constraint : 20830p
Path slack       : 16123p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 668
+ Data Path Delay                           3311
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5661
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                  SB_I2C_FIFO                  668              2350  15977  RISE       3
I__788/I                     DummyBuf                       0              2350  15977  RISE       1
I__788/O                     DummyBuf                       0              2350  15977  RISE       1
I__790/I                     Odrv4                          0              2350  16123  RISE       1
I__790/O                     Odrv4                        596              2946  16123  RISE       1
I__793/I                     Span4Mux_h                     0              2946  16123  RISE       1
I__793/O                     Span4Mux_h                   517              3462  16123  RISE       1
I__796/I                     Span4Mux_s2_v                  0              3462  16123  RISE       1
I__796/O                     Span4Mux_s2_v                437              3899  16123  RISE       1
I__799/I                     LocalMux                       0              3899  16123  RISE       1
I__799/O                     LocalMux                    1099              4999  16123  RISE       1
I__800/I                     InMux                          0              4999  16123  RISE       1
I__800/O                     InMux                        662              5661  16123  RISE       1
i2c_cmd_0___i3_LC_5_3_2/in3  LogicCell40_SEQ_MODE_1000      0              5661  16123  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i2_LC_4_3_2/in3
Capture Clock    : i2c_cmd_0___i2_LC_4_3_2/clk
Setup Constraint : 20830p
Path slack       : 16126p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 665
+ Data Path Delay                           3311
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5658
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                  SB_I2C_FIFO                  665              2347  16126  RISE       2
I__678/I                     DummyBuf                       0              2347  16126  RISE       1
I__678/O                     DummyBuf                       0              2347  16126  RISE       1
I__679/I                     Odrv4                          0              2347  16126  RISE       1
I__679/O                     Odrv4                        596              2943  16126  RISE       1
I__680/I                     Span4Mux_h                     0              2943  16126  RISE       1
I__680/O                     Span4Mux_h                   517              3460  16126  RISE       1
I__682/I                     Span4Mux_s2_v                  0              3460  16126  RISE       1
I__682/O                     Span4Mux_s2_v                437              3897  16126  RISE       1
I__684/I                     LocalMux                       0              3897  16126  RISE       1
I__684/O                     LocalMux                    1099              4996  16126  RISE       1
I__685/I                     InMux                          0              4996  16126  RISE       1
I__685/O                     InMux                        662              5658  16126  RISE       1
i2c_cmd_0___i2_LC_4_3_2/in3  LogicCell40_SEQ_MODE_1000      0              5658  16126  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_stat_i2_LC_6_2_1/in1
Capture Clock    : i2c_stat_i2_LC_6_2_1/clk
Setup Constraint : 20830p
Path slack       : 16228p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 668
+ Data Path Delay                           2874
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5224
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2               SB_I2C_FIFO                  668              2350  15977  RISE       3
I__788/I                  DummyBuf                       0              2350  15977  RISE       1
I__788/O                  DummyBuf                       0              2350  15977  RISE       1
I__789/I                  Odrv4                          0              2350  15977  RISE       1
I__789/O                  Odrv4                        596              2946  15977  RISE       1
I__791/I                  Span4Mux_h                     0              2946  16229  RISE       1
I__791/O                  Span4Mux_h                   517              3462  16229  RISE       1
I__794/I                  LocalMux                       0              3462  16229  RISE       1
I__794/O                  LocalMux                    1099              4561  16229  RISE       1
I__797/I                  InMux                          0              4561  16229  RISE       1
I__797/O                  InMux                        662              5224  16229  RISE       1
i2c_stat_i2_LC_6_2_1/in1  LogicCell40_SEQ_MODE_1000      0              5224  16229  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_4_3_2/lcout
Path End         : motor_dir_173_LC_4_5_3/in3
Capture Clock    : motor_dir_173_LC_4_5_3/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13214  RISE       5
I__833/I                       Odrv4                          0              3073  16353  RISE       1
I__833/O                       Odrv4                        596              3669  16353  RISE       1
I__838/I                       LocalMux                       0              3669  16353  RISE       1
I__838/O                       LocalMux                    1099              4768  16353  RISE       1
I__840/I                       InMux                          0              4768  16353  RISE       1
I__840/O                       InMux                        662              5430  16353  RISE       1
motor_dir_173_LC_4_5_3/in3     LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i3_LC_5_2_4/in3
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10777  RISE      24
I__995/I                     Odrv4                          0              3073  14910  RISE       1
I__995/O                     Odrv4                        596              3669  14910  RISE       1
I__1011/I                    LocalMux                       0              3669  16353  RISE       1
I__1011/O                    LocalMux                    1099              4768  16353  RISE       1
I__1023/I                    InMux                          0              4768  16353  RISE       1
I__1023/O                    InMux                        662              5430  16353  RISE       1
i2c_steps_i3_LC_5_2_4/in3    LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i0_LC_7_3_3/in3
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1158/I                    Odrv4                          0              3073  12645  RISE       1
I__1158/O                    Odrv4                        596              3669  12645  RISE       1
I__1169/I                    LocalMux                       0              3669  16353  RISE       1
I__1169/O                    LocalMux                    1099              4768  16353  RISE       1
I__1178/I                    InMux                          0              4768  16353  RISE       1
I__1178/O                    InMux                        662              5430  16353  RISE       1
i2c_steps_i0_LC_7_3_3/in3    LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i13_LC_2_3_3/in3
Capture Clock    : i2c_cmd_0___i13_LC_2_3_3/clk
Setup Constraint : 20830p
Path slack       : 16414p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 734
+ Data Path Delay                           2954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5370
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                   SB_I2C_FIFO                  734              2416  16414  RISE       2
I__661/I                      DummyBuf                       0              2416  16414  RISE       1
I__661/O                      DummyBuf                       0              2416  16414  RISE       1
I__662/I                      Odrv4                          0              2416  16414  RISE       1
I__662/O                      Odrv4                        596              3012  16414  RISE       1
I__664/I                      Span4Mux_v                     0              3012  16414  RISE       1
I__664/O                      Span4Mux_v                   596              3608  16414  RISE       1
I__666/I                      LocalMux                       0              3608  16414  RISE       1
I__666/O                      LocalMux                    1099              4707  16414  RISE       1
I__668/I                      InMux                          0              4707  16414  RISE       1
I__668/O                      InMux                        662              5370  16414  RISE       1
i2c_cmd_0___i13_LC_2_3_3/in3  LogicCell40_SEQ_MODE_1000      0              5370  16414  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_2_3_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i5_LC_4_3_5/in3
Capture Clock    : i2c_cmd_0___i5_LC_4_3_5/clk
Setup Constraint : 20830p
Path slack       : 16414p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 734
+ Data Path Delay                           2954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5370
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                  SB_I2C_FIFO                  734              2416  16414  RISE       2
I__661/I                     DummyBuf                       0              2416  16414  RISE       1
I__661/O                     DummyBuf                       0              2416  16414  RISE       1
I__663/I                     Odrv4                          0              2416  16414  RISE       1
I__663/O                     Odrv4                        596              3012  16414  RISE       1
I__665/I                     Span4Mux_v                     0              3012  16414  RISE       1
I__665/O                     Span4Mux_v                   596              3608  16414  RISE       1
I__667/I                     LocalMux                       0              3608  16414  RISE       1
I__667/O                     LocalMux                    1099              4707  16414  RISE       1
I__669/I                     InMux                          0              4707  16414  RISE       1
I__669/O                     InMux                        662              5370  16414  RISE       1
i2c_cmd_0___i5_LC_4_3_5/in3  LogicCell40_SEQ_MODE_1000      0              5370  16414  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i1_LC_7_3_0/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in0
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i1_LC_7_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11506  RISE       4
I__1147/I                           LocalMux                       0              3073  15386  RISE       1
I__1147/O                           LocalMux                    1099              4172  15386  RISE       1
I__1151/I                           InMux                          0              4172  16446  RISE       1
I__1151/O                           InMux                        662              4834  16446  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_5_3_3/lcout
Path End         : motor_on_172_LC_4_4_1/in0
Capture Clock    : motor_on_172_LC_4_4_1/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_5_3_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13281  RISE       4
I__825/I                       LocalMux                       0              3073  16446  RISE       1
I__825/O                       LocalMux                    1099              4172  16446  RISE       1
I__829/I                       InMux                          0              4172  16446  RISE       1
I__829/O                       InMux                        662              4834  16446  RISE       1
motor_on_172_LC_4_4_1/in0      LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_5/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in0
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16446  RISE       2
I__689/I                       LocalMux                       0              3073  16446  RISE       1
I__689/O                       LocalMux                    1099              4172  16446  RISE       1
I__691/I                       InMux                          0              4172  16446  RISE       1
I__691/O                       InMux                        662              4834  16446  RISE       1
soft_SBADRi_i0_LC_4_2_5/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_161_LC_4_1_4/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in0
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_161_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15930  RISE       3
I__629/I                       LocalMux                       0              3073  15930  RISE       1
I__629/O                       LocalMux                    1099              4172  15930  RISE       1
I__632/I                       InMux                          0              4172  16446  RISE       1
I__632/O                       InMux                        662              4834  16446  RISE       1
hard_SBWRi_161_LC_4_1_4/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i13_LC_2_3_3/lcout
Path End         : PWM_duty_i0_i4_LC_2_4_3/in0
Capture Clock    : PWM_duty_i0_i4_LC_2_4_3/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_2_3_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i13_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16446  RISE       1
I__407/I                        LocalMux                       0              3073  16446  RISE       1
I__407/O                        LocalMux                    1099              4172  16446  RISE       1
I__408/I                        InMux                          0              4172  16446  RISE       1
I__408/O                        InMux                        662              4834  16446  RISE       1
PWM_duty_i0_i4_LC_2_4_3/in0     LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i4_LC_2_4_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in0
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15506  RISE       7
I__450/I                      LocalMux                       0              3073  16446  RISE       1
I__450/O                      LocalMux                    1099              4172  16446  RISE       1
I__456/I                      InMux                          0              4172  16446  RISE       1
I__456/O                      InMux                        662              4834  16446  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/in0
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11479  RISE       6
I__976/I                            LocalMux                       0              3073  16446  RISE       1
I__976/O                            LocalMux                    1099              4172  16446  RISE       1
I__981/I                            InMux                          0              4172  16446  RISE       1
I__981/O                            InMux                        662              4834  16446  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in0
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10777  RISE      24
I__988/I                     LocalMux                       0              3073  10777  RISE       1
I__988/O                     LocalMux                    1099              4172  10777  RISE       1
I__999/I                     InMux                          0              4172  16446  RISE       1
I__999/O                     InMux                        662              4834  16446  RISE       1
i2c_steps_i1_LC_7_2_0/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in0
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1039/I                    LocalMux                       0              3073  15850  RISE       1
I__1039/O                    LocalMux                    1099              4172  15850  RISE       1
I__1053/I                    InMux                          0              4172  16446  RISE       1
I__1053/O                    InMux                        662              4834  16446  RISE       1
soft_SBADRi_i2_LC_6_3_2/in0  LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBSTBi_162_LC_4_2_3/in0
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1194/I                     LocalMux                       0              3073  14327  RISE       1
I__1194/O                     LocalMux                    1099              4172  14327  RISE       1
I__1212/I                     InMux                          0              4172  16446  RISE       1
I__1212/O                     InMux                        662              4834  16446  RISE       1
hard_SBSTBi_162_LC_4_2_3/in0  LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in0
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1197/I                    LocalMux                       0              3073  15850  RISE       1
I__1197/O                    LocalMux                    1099              4172  15850  RISE       1
I__1218/I                    InMux                          0              4172  16446  RISE       1
I__1218/O                    InMux                        662              4834  16446  RISE       1
hard_SBDATi_i4_LC_4_1_7/in0  LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in0
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1199/I                    LocalMux                       0              3073  15930  RISE       1
I__1199/O                    LocalMux                    1099              4172  15930  RISE       1
I__1222/I                    InMux                          0              4172  16446  RISE       1
I__1222/O                    InMux                        662              4834  16446  RISE       1
hard_SBDATi_i2_LC_5_1_3/in0  LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i3_LC_5_2_4/in0
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1200/I                    LocalMux                       0              3073  16446  RISE       1
I__1200/O                    LocalMux                    1099              4172  16446  RISE       1
I__1223/I                    InMux                          0              4172  16446  RISE       1
I__1223/O                    InMux                        662              4834  16446  RISE       1
i2c_steps_i3_LC_5_2_4/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/in0
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11479  RISE       6
I__976/I                            LocalMux                       0              3073  16446  RISE       1
I__976/O                            LocalMux                    1099              4172  16446  RISE       1
I__982/I                            InMux                          0              4172  16446  RISE       1
I__982/O                            InMux                        662              4834  16446  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i4_LC_4_3_4/in3
Capture Clock    : i2c_cmd_0___i4_LC_4_3_4/clk
Setup Constraint : 20830p
Path slack       : 16450p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 672
+ Data Path Delay                           2980
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5334
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                  SB_I2C_FIFO                  672              2354  16450  RISE       2
I__670/I                     DummyBuf                       0              2354  16450  RISE       1
I__670/O                     DummyBuf                       0              2354  16450  RISE       1
I__671/I                     Odrv4                          0              2354  16450  RISE       1
I__671/O                     Odrv4                        596              2950  16450  RISE       1
I__673/I                     IoSpan4Mux                     0              2950  16450  RISE       1
I__673/O                     IoSpan4Mux                   622              3572  16450  RISE       1
I__675/I                     LocalMux                       0              3572  16450  RISE       1
I__675/O                     LocalMux                    1099              4671  16450  RISE       1
I__677/I                     InMux                          0              4671  16450  RISE       1
I__677/O                     InMux                        662              5334  16450  RISE       1
i2c_cmd_0___i4_LC_4_3_4/in3  LogicCell40_SEQ_MODE_1000      0              5334  16450  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_4_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i14_LC_2_3_4/in3
Capture Clock    : i2c_cmd_0___i14_LC_2_3_4/clk
Setup Constraint : 20830p
Path slack       : 16490p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 659
+ Data Path Delay                           2953
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5294
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                   SB_I2C_FIFO                  659              2341  15973  RISE       2
I__748/I                      DummyBuf                       0              2341  15973  RISE       1
I__748/O                      DummyBuf                       0              2341  15973  RISE       1
I__749/I                      Odrv4                          0              2341  15973  RISE       1
I__749/O                      Odrv4                        596              2937  15973  RISE       1
I__750/I                      Span4Mux_v                     0              2937  16489  RISE       1
I__750/O                      Span4Mux_v                   596              3533  16489  RISE       1
I__752/I                      LocalMux                       0              3533  16489  RISE       1
I__752/O                      LocalMux                    1099              4632  16489  RISE       1
I__754/I                      InMux                          0              4632  16489  RISE       1
I__754/O                      InMux                        662              5294  16489  RISE       1
i2c_cmd_0___i14_LC_2_3_4/in3  LogicCell40_SEQ_MODE_1000      0              5294  16489  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_2_3_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBSTBi_162_LC_4_2_3/in3
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 16525p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           2795
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5259
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                    SB_I2C_FIFO                  782              2464   8565  RISE      14
I__1075/I                     DummyBuf                       0              2464   8565  RISE       1
I__1075/O                     DummyBuf                       0              2464   8565  RISE       1
I__1077/I                     Odrv4                          0              2464  15505  RISE       1
I__1077/O                     Odrv4                        596              3060  15505  RISE       1
I__1082/I                     Span4Mux_s2_v                  0              3060  15505  RISE       1
I__1082/O                     Span4Mux_s2_v                437              3498  15505  RISE       1
I__1091/I                     LocalMux                       0              3498  16525  RISE       1
I__1091/O                     LocalMux                    1099              4597  16525  RISE       1
I__1102/I                     InMux                          0              4597  16525  RISE       1
I__1102/O                     InMux                        662              5259  16525  RISE       1
hard_SBSTBi_162_LC_4_2_3/in3  LogicCell40_SEQ_MODE_1000      0              5259  16525  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i9_LC_2_3_7/in3
Capture Clock    : i2c_cmd_0___i9_LC_2_3_7/clk
Setup Constraint : 20830p
Path slack       : 16534p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 694
+ Data Path Delay                           2874
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  694              2376  16097  RISE       2
I__765/I                     DummyBuf                       0              2376  16097  RISE       1
I__765/O                     DummyBuf                       0              2376  16097  RISE       1
I__766/I                     Odrv4                          0              2376  16097  RISE       1
I__766/O                     Odrv4                        596              2972  16097  RISE       1
I__767/I                     Span4Mux_h                     0              2972  16097  RISE       1
I__767/O                     Span4Mux_h                   517              3488  16097  RISE       1
I__768/I                     LocalMux                       0              3488  16534  RISE       1
I__768/O                     LocalMux                    1099              4588  16534  RISE       1
I__770/I                     InMux                          0              4588  16534  RISE       1
I__770/O                     InMux                        662              5250  16534  RISE       1
i2c_cmd_0___i9_LC_2_3_7/in3  LogicCell40_SEQ_MODE_1000      0              5250  16534  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_2_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i12_LC_2_3_2/in3
Capture Clock    : i2c_cmd_0___i12_LC_2_3_2/clk
Setup Constraint : 20830p
Path slack       : 16556p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 672
+ Data Path Delay                           2874
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5228
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                   SB_I2C_FIFO                  672              2354  16450  RISE       2
I__670/I                      DummyBuf                       0              2354  16450  RISE       1
I__670/O                      DummyBuf                       0              2354  16450  RISE       1
I__671/I                      Odrv4                          0              2354  16450  RISE       1
I__671/O                      Odrv4                        596              2950  16450  RISE       1
I__672/I                      Span4Mux_h                     0              2950  16556  RISE       1
I__672/O                      Span4Mux_h                   517              3466  16556  RISE       1
I__674/I                      LocalMux                       0              3466  16556  RISE       1
I__674/O                      LocalMux                    1099              4566  16556  RISE       1
I__676/I                      InMux                          0              4566  16556  RISE       1
I__676/O                      InMux                        662              5228  16556  RISE       1
i2c_cmd_0___i12_LC_2_3_2/in3  LogicCell40_SEQ_MODE_1000      0              5228  16556  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i10_LC_2_3_0/in3
Capture Clock    : i2c_cmd_0___i10_LC_2_3_0/clk
Setup Constraint : 20830p
Path slack       : 16563p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 665
+ Data Path Delay                           2874
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5221
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                   SB_I2C_FIFO                  665              2347  16126  RISE       2
I__678/I                      DummyBuf                       0              2347  16126  RISE       1
I__678/O                      DummyBuf                       0              2347  16126  RISE       1
I__679/I                      Odrv4                          0              2347  16126  RISE       1
I__679/O                      Odrv4                        596              2943  16126  RISE       1
I__680/I                      Span4Mux_h                     0              2943  16126  RISE       1
I__680/O                      Span4Mux_h                   517              3460  16126  RISE       1
I__681/I                      LocalMux                       0              3460  16563  RISE       1
I__681/O                      LocalMux                    1099              4559  16563  RISE       1
I__683/I                      InMux                          0              4559  16563  RISE       1
I__683/O                      InMux                        662              5221  16563  RISE       1
i2c_cmd_0___i10_LC_2_3_0/in3  LogicCell40_SEQ_MODE_1000      0              5221  16563  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_2_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i15_LC_2_3_5/in3
Capture Clock    : i2c_cmd_0___i15_LC_2_3_5/clk
Setup Constraint : 20830p
Path slack       : 16566p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 662
+ Data Path Delay                           2874
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5218
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                   SB_I2C_FIFO                  662              2344  16049  RISE       3
I__898/I                      DummyBuf                       0              2344  16049  RISE       1
I__898/O                      DummyBuf                       0              2344  16049  RISE       1
I__900/I                      Odrv4                          0              2344  16049  RISE       1
I__900/O                      Odrv4                        596              2940  16049  RISE       1
I__902/I                      Span4Mux_h                     0              2940  16049  RISE       1
I__902/O                      Span4Mux_h                   517              3457  16049  RISE       1
I__904/I                      LocalMux                       0              3457  16565  RISE       1
I__904/O                      LocalMux                    1099              4556  16565  RISE       1
I__906/I                      InMux                          0              4556  16565  RISE       1
I__906/O                      InMux                        662              5218  16565  RISE       1
i2c_cmd_0___i15_LC_2_3_5/in3  LogicCell40_SEQ_MODE_1000      0              5218  16565  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_2_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i16_LC_2_3_6/in3
Capture Clock    : i2c_cmd_0___i16_LC_2_3_6/clk
Setup Constraint : 20830p
Path slack       : 16572p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 655
+ Data Path Delay                           2874
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5212
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                   SB_I2C_FIFO                  655              2338  16056  RISE       2
I__757/I                      DummyBuf                       0              2338  16056  RISE       1
I__757/O                      DummyBuf                       0              2338  16056  RISE       1
I__758/I                      Odrv4                          0              2338  16056  RISE       1
I__758/O                      Odrv4                        596              2934  16056  RISE       1
I__759/I                      Span4Mux_h                     0              2934  16056  RISE       1
I__759/O                      Span4Mux_h                   517              3450  16056  RISE       1
I__760/I                      LocalMux                       0              3450  16572  RISE       1
I__760/O                      LocalMux                    1099              4549  16572  RISE       1
I__762/I                      InMux                          0              4549  16572  RISE       1
I__762/O                      InMux                        662              5212  16572  RISE       1
i2c_cmd_0___i16_LC_2_3_6/in3  LogicCell40_SEQ_MODE_1000      0              5212  16572  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_2_3_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i2_LC_7_3_5/lcout
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in1
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i2_LC_7_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11784  RISE       4
I__1140/I                           LocalMux                       0              3073  15108  RISE       1
I__1140/O                           LocalMux                    1099              4172  15108  RISE       1
I__1143/I                           InMux                          0              4172  16618  RISE       1
I__1143/O                           InMux                        662              4834  16618  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i2_LC_6_5_4/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/in1
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i2_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13996  RISE       2
I__963/I                            LocalMux                       0              3073  16618  RISE       1
I__963/O                            LocalMux                    1099              4172  16618  RISE       1
I__965/I                            InMux                          0              4172  16618  RISE       1
I__965/O                            InMux                        662              4834  16618  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_6_3_2/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in1
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__875/I                       LocalMux                       0              3073  15996  RISE       1
I__875/O                       LocalMux                    1099              4172  15996  RISE       1
I__878/I                       InMux                          0              4172  16618  RISE       1
I__878/O                       InMux                        662              4834  16618  RISE       1
soft_SBADRi_i2_LC_6_3_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_1_7/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in1
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16618  RISE       2
I__774/I                       LocalMux                       0              3073  16618  RISE       1
I__774/O                       LocalMux                    1099              4172  16618  RISE       1
I__776/I                       InMux                          0              4172  16618  RISE       1
I__776/O                       InMux                        662              4834  16618  RISE       1
soft_SBADRi_i1_LC_5_1_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_dir_173_LC_4_5_3/lcout
Path End         : motor_dir_173_LC_4_5_3/in1
Capture Clock    : motor_dir_173_LC_4_5_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_dir_173_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15254  RISE       4
I__720/I                      LocalMux                       0              3073  15996  RISE       1
I__720/O                      LocalMux                    1099              4172  15996  RISE       1
I__724/I                      InMux                          0              4172  16618  RISE       1
I__724/O                      InMux                        662              4834  16618  RISE       1
motor_dir_173_LC_4_5_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_162_LC_4_2_3/lcout
Path End         : hard_SBSTBi_162_LC_4_2_3/in1
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_162_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16618  RISE       2
I__700/I                        LocalMux                       0              3073  16618  RISE       1
I__700/O                        LocalMux                    1099              4172  16618  RISE       1
I__702/I                        InMux                          0              4172  16618  RISE       1
I__702/O                        InMux                        662              4834  16618  RISE       1
hard_SBSTBi_162_LC_4_2_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_1_7/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in1
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__609/I                       LocalMux                       0              3073  15996  RISE       1
I__609/O                       LocalMux                    1099              4172  15996  RISE       1
I__612/I                       InMux                          0              4172  16618  RISE       1
I__612/O                       InMux                        662              4834  16618  RISE       1
hard_SBDATi_i4_LC_4_1_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i10_LC_2_7_2/lcout
Path End         : drv_clk_counter_602__i10_LC_2_7_2/in1
Capture Clock    : drv_clk_counter_602__i10_LC_2_7_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i10_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9334  RISE       3
I__655/I                                 LocalMux                       0              3073  16618  RISE       1
I__655/O                                 LocalMux                    1099              4172  16618  RISE       1
I__658/I                                 InMux                          0              4172  16618  RISE       1
I__658/O                                 InMux                        662              4834  16618  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i9_LC_2_7_1/in1
Capture Clock    : drv_clk_counter_602__i9_LC_2_7_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9625  RISE       3
I__561/I                                LocalMux                       0              3073  15612  RISE       1
I__561/O                                LocalMux                    1099              4172  15612  RISE       1
I__564/I                                InMux                          0              4172  15612  RISE       1
I__564/O                                InMux                        662              4834  15612  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i8_LC_2_7_0/lcout
Path End         : drv_clk_counter_602__i8_LC_2_7_0/in1
Capture Clock    : drv_clk_counter_602__i8_LC_2_7_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i8_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9347  RISE       3
I__569/I                                LocalMux                       0              3073  15334  RISE       1
I__569/O                                LocalMux                    1099              4172  15334  RISE       1
I__572/I                                InMux                          0              4172  15334  RISE       1
I__572/O                                InMux                        662              4834  15334  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i6_LC_2_6_6/lcout
Path End         : drv_clk_counter_602__i6_LC_2_6_6/in1
Capture Clock    : drv_clk_counter_602__i6_LC_2_6_6/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i6_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6221  RISE       2
I__581/I                                LocalMux                       0              3073  14221  RISE       1
I__581/O                                LocalMux                    1099              4172  14221  RISE       1
I__583/I                                InMux                          0              4172  14221  RISE       1
I__583/O                                InMux                        662              4834  14221  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i5_LC_2_6_5/lcout
Path End         : drv_clk_counter_602__i5_LC_2_6_5/in1
Capture Clock    : drv_clk_counter_602__i5_LC_2_6_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i5_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8552  RISE       3
I__587/I                                LocalMux                       0              3073  13943  RISE       1
I__587/O                                LocalMux                    1099              4172  13943  RISE       1
I__590/I                                InMux                          0              4172  13943  RISE       1
I__590/O                                InMux                        662              4834  13943  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i4_LC_2_6_4/lcout
Path End         : drv_clk_counter_602__i4_LC_2_6_4/in1
Capture Clock    : drv_clk_counter_602__i4_LC_2_6_4/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i4_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8327  RISE       3
I__593/I                                LocalMux                       0              3073  13665  RISE       1
I__593/O                                LocalMux                    1099              4172  13665  RISE       1
I__596/I                                InMux                          0              4172  13665  RISE       1
I__596/O                                InMux                        662              4834  13665  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i2_LC_2_6_2/lcout
Path End         : drv_clk_counter_602__i2_LC_2_6_2/in1
Capture Clock    : drv_clk_counter_602__i2_LC_2_6_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i2_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7718  RISE       3
I__605/I                                LocalMux                       0              3073  13108  RISE       1
I__605/O                                LocalMux                    1099              4172  13108  RISE       1
I__608/I                                InMux                          0              4172  13108  RISE       1
I__608/O                                InMux                        662              4834  13108  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i1_LC_2_6_1/lcout
Path End         : drv_clk_counter_602__i1_LC_2_6_1/in1
Capture Clock    : drv_clk_counter_602__i1_LC_2_6_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7771  RISE       3
I__431/I                                LocalMux                       0              3073  12830  RISE       1
I__431/O                                LocalMux                    1099              4172  12830  RISE       1
I__434/I                                InMux                          0              4172  12830  RISE       1
I__434/O                                InMux                        662              4834  12830  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i10_LC_2_3_0/lcout
Path End         : PWM_duty_i0_i1_LC_2_4_7/in1
Capture Clock    : PWM_duty_i0_i1_LC_2_4_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_2_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i10_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16618  RISE       1
I__398/I                        LocalMux                       0              3073  16618  RISE       1
I__398/O                        LocalMux                    1099              4172  16618  RISE       1
I__399/I                        InMux                          0              4172  16618  RISE       1
I__399/O                        InMux                        662              4834  16618  RISE       1
PWM_duty_i0_i1_LC_2_4_7/in1     LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i1_LC_2_4_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_1_2_6/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in1
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__290/I                       LocalMux                       0              3073  15996  RISE       1
I__290/O                       LocalMux                    1099              4172  15996  RISE       1
I__293/I                       InMux                          0              4172  16618  RISE       1
I__293/O                       InMux                        662              4834  16618  RISE       1
hard_SBDATi_i7_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i7_LC_0_5_7/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/in1
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i7_LC_0_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8274  RISE       6
I__530/I                    LocalMux                       0              3073  16618  RISE       1
I__530/O                    LocalMux                    1099              4172  16618  RISE       1
I__535/I                    InMux                          0              4172  16618  RISE       1
I__535/O                    InMux                        662              4834  16618  RISE       1
PWM_cnt__i7_LC_0_5_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i6_LC_0_5_6/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/in1
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i6_LC_0_5_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7877  RISE       5
I__320/I                    LocalMux                       0              3073  15612  RISE       1
I__320/O                    LocalMux                    1099              4172  15612  RISE       1
I__325/I                    InMux                          0              4172  15612  RISE       1
I__325/O                    InMux                        662              4834  15612  RISE       1
PWM_cnt__i6_LC_0_5_6/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i5_LC_0_5_5/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/in1
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i5_LC_0_5_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   1162  RISE       5
I__350/I                    LocalMux                       0              3073  15334  RISE       1
I__350/O                    LocalMux                    1099              4172  15334  RISE       1
I__355/I                    InMux                          0              4172  15334  RISE       1
I__355/O                    InMux                        662              4834  15334  RISE       1
PWM_cnt__i5_LC_0_5_5/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i4_LC_0_5_4/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/in1
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i4_LC_0_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   1480  RISE       4
I__239/I                    LocalMux                       0              3073  15055  RISE       1
I__239/O                    LocalMux                    1099              4172  15055  RISE       1
I__242/I                    InMux                          0              4172  15055  RISE       1
I__242/O                    InMux                        662              4834  15055  RISE       1
PWM_cnt__i4_LC_0_5_4/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i3_LC_0_5_3/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/in1
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i3_LC_0_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   1162  RISE       4
I__247/I                    LocalMux                       0              3073  14777  RISE       1
I__247/O                    LocalMux                    1099              4172  14777  RISE       1
I__250/I                    InMux                          0              4172  14777  RISE       1
I__250/O                    InMux                        662              4834  14777  RISE       1
PWM_cnt__i3_LC_0_5_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i2_LC_0_5_2/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/in1
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i2_LC_0_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   1692  RISE       3
I__259/I                    LocalMux                       0              3073  14499  RISE       1
I__259/O                    LocalMux                    1099              4172  14499  RISE       1
I__262/I                    InMux                          0              4172  14499  RISE       1
I__262/O                    InMux                        662              4834  14499  RISE       1
PWM_cnt__i2_LC_0_5_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i1_LC_0_5_1/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/in1
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i1_LC_0_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3533  RISE       3
I__309/I                    LocalMux                       0              3073  14221  RISE       1
I__309/O                    LocalMux                    1099              4172  14221  RISE       1
I__312/I                    InMux                          0              4172  14221  RISE       1
I__312/O                    InMux                        662              4834  14221  RISE       1
PWM_cnt__i1_LC_0_5_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i0_LC_0_5_0/in1
Capture Clock    : PWM_cnt__i0_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3599  RISE       3
I__304/I                    LocalMux                       0              3073  13943  RISE       1
I__304/O                    LocalMux                    1099              4172  13943  RISE       1
I__307/I                    InMux                          0              4172  13943  RISE       1
I__307/O                    InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_0_5_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in1
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15506  RISE       7
I__447/I                      LocalMux                       0              3073  15850  RISE       1
I__447/O                      LocalMux                    1099              4172  15850  RISE       1
I__453/I                      InMux                          0              4172  16618  RISE       1
I__453/O                      InMux                        662              4834  16618  RISE       1
drv_cnt_i0_i1_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : PWM_R_158_LC_0_7_0/in1
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12512  RISE      10
I__466/I                      LocalMux                       0              3073  16618  RISE       1
I__466/O                      LocalMux                    1099              4172  16618  RISE       1
I__472/I                      InMux                          0              4172  16618  RISE       1
I__472/O                      InMux                        662              4834  16618  RISE       1
PWM_R_158_LC_0_7_0/in1        LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in1
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13175  RISE       9
I__501/I                      LocalMux                       0              3073  15108  RISE       1
I__501/O                      LocalMux                    1099              4172  15108  RISE       1
I__508/I                      InMux                          0              4172  16618  RISE       1
I__508/O                      InMux                        662              4834  16618  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : drv_clk_counter_602__i7_LC_2_6_7/in1
Capture Clock    : drv_clk_counter_602__i7_LC_2_6_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5903  RISE       2
I__576/I                                LocalMux                       0              3073  14499  RISE       1
I__576/O                                LocalMux                    1099              4172  14499  RISE       1
I__578/I                                InMux                          0              4172  14499  RISE       1
I__578/O                                InMux                        662              4834  14499  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i3_LC_2_6_3/in1
Capture Clock    : drv_clk_counter_602__i3_LC_2_6_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7440  RISE       3
I__599/I                                LocalMux                       0              3073  13387  RISE       1
I__599/O                                LocalMux                    1099              4172  13387  RISE       1
I__602/I                                InMux                          0              4172  13387  RISE       1
I__602/O                                InMux                        662              4834  13387  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_4_3_2/lcout
Path End         : motor_on_172_LC_4_4_1/in1
Capture Clock    : motor_on_172_LC_4_4_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13214  RISE       5
I__832/I                       LocalMux                       0              3073  16618  RISE       1
I__832/O                       LocalMux                    1099              4172  16618  RISE       1
I__837/I                       InMux                          0              4172  16618  RISE       1
I__837/O                       InMux                        662              4834  16618  RISE       1
motor_on_172_LC_4_4_1/in1      LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in1
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      22
I__1039/I                    LocalMux                       0              3073  15850  RISE       1
I__1039/O                    LocalMux                    1099              4172  15850  RISE       1
I__1054/I                    InMux                          0              4172  16618  RISE       1
I__1054/O                    InMux                        662              4834  16618  RISE       1
i2c_steps_i2_LC_6_3_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in1
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1156/I                    LocalMux                       0              3073  10393  RISE       1
I__1156/O                    LocalMux                    1099              4172  10393  RISE       1
I__1165/I                    InMux                          0              4172  16618  RISE       1
I__1165/O                    InMux                        662              4834  16618  RISE       1
i2c_steps_i1_LC_7_2_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i3_LC_4_1_2/in1
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1197/I                    LocalMux                       0              3073  15850  RISE       1
I__1197/O                    LocalMux                    1099              4172  15850  RISE       1
I__1219/I                    InMux                          0              4172  16618  RISE       1
I__1219/O                    InMux                        662              4834  16618  RISE       1
soft_SBADRi_i3_LC_4_1_2/in1  LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_1_2_6/lcout
Path End         : I2C_1/DATI7
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 16686p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -995
------------------------------------------   ----- 
End-of-path required time (ps)               21520

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16686  RISE       3
I__291/I                       LocalMux                       0              3073  16686  RISE       1
I__291/O                       LocalMux                    1099              4172  16686  RISE       1
I__294/I                       InMux                          0              4172  16686  RISE       1
I__294/O                       InMux                        662              4834  16686  RISE       1
I__296/I                       DummyBuf                       0              4834  16686  RISE       1
I__296/O                       DummyBuf                       0              4834  16686  RISE       1
I2C_1/DATI7                    SB_I2C_FIFO                    0              4834  16686  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : PWM_B_156_LC_1_7_2/in2
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 16698p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12512  RISE      10
I__467/I                      LocalMux                       0              3073  16698  RISE       1
I__467/O                      LocalMux                    1099              4172  16698  RISE       1
I__473/I                      InMux                          0              4172  16698  RISE       1
I__473/O                      InMux                        662              4834  16698  RISE       1
I__482/I                      CascadeMux                     0              4834  16698  RISE       1
I__482/O                      CascadeMux                     0              4834  16698  RISE       1
PWM_B_156_LC_1_7_2/in2        LogicCell40_SEQ_MODE_1000      0              4834  16698  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i2_LC_7_3_5/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in2
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Setup Constraint : 20830p
Path slack       : 16698p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i2_LC_7_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11784  RISE       4
I__1140/I                           LocalMux                       0              3073  15108  RISE       1
I__1140/O                           LocalMux                    1099              4172  15108  RISE       1
I__1144/I                           InMux                          0              4172  16698  RISE       1
I__1144/O                           InMux                        662              4834  16698  RISE       1
I__1145/I                           CascadeMux                     0              4834  16698  RISE       1
I__1145/O                           CascadeMux                     0              4834  16698  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/in2    LogicCell40_SEQ_MODE_1000      0              4834  16698  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i1_LC_6_5_2/lcout
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/in3
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i1_LC_6_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11161  RISE       5
I__968/I                            LocalMux                       0              3073  16949  RISE       1
I__968/O                            LocalMux                    1099              4172  16949  RISE       1
I__972/I                            InMux                          0              4172  16949  RISE       1
I__972/O                            InMux                        662              4834  16949  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i6_LC_6_2_3/lcout
Path End         : i2c_stat_i6_LC_6_2_3/in3
Capture Clock    : i2c_stat_i6_LC_6_2_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i6_LC_6_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10393  RISE       3
I__947/I                    LocalMux                       0              3073  16949  RISE       1
I__947/O                    LocalMux                    1099              4172  16949  RISE       1
I__949/I                    InMux                          0              4172  16949  RISE       1
I__949/O                    InMux                        662              4834  16949  RISE       1
i2c_stat_i6_LC_6_2_3/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i2_LC_6_2_1/lcout
Path End         : i2c_stat_i2_LC_6_2_1/in3
Capture Clock    : i2c_stat_i2_LC_6_2_1/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i2_LC_6_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10460  RISE       3
I__1071/I                   LocalMux                       0              3073  16949  RISE       1
I__1071/O                   LocalMux                    1099              4172  16949  RISE       1
I__1074/I                   InMux                          0              4172  16949  RISE       1
I__1074/O                   InMux                        662              4834  16949  RISE       1
i2c_stat_i2_LC_6_2_1/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_5_1_3/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in3
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15930  RISE       3
I__712/I                       LocalMux                       0              3073  16949  RISE       1
I__712/O                       LocalMux                    1099              4172  16949  RISE       1
I__715/I                       InMux                          0              4172  16949  RISE       1
I__715/O                       InMux                        662              4834  16949  RISE       1
hard_SBDATi_i2_LC_5_1_3/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : motor_on_172_LC_4_4_1/in3
Capture Clock    : motor_on_172_LC_4_4_1/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9440  RISE       5
I__736/I                     LocalMux                       0              3073  16949  RISE       1
I__736/O                     LocalMux                    1099              4172  16949  RISE       1
I__740/I                     InMux                          0              4172  16949  RISE       1
I__740/O                     InMux                        662              4834  16949  RISE       1
motor_on_172_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i9_LC_2_3_7/lcout
Path End         : PWM_duty_i0_i0_LC_2_4_0/in3
Capture Clock    : PWM_duty_i0_i0_LC_2_4_0/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_2_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i9_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16949  RISE       1
I__427/I                       LocalMux                       0              3073  16949  RISE       1
I__427/O                       LocalMux                    1099              4172  16949  RISE       1
I__428/I                       InMux                          0              4172  16949  RISE       1
I__428/O                       InMux                        662              4834  16949  RISE       1
PWM_duty_i0_i0_LC_2_4_0/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i0_LC_2_4_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i16_LC_2_3_6/lcout
Path End         : PWM_duty_i0_i7_LC_2_4_4/in3
Capture Clock    : PWM_duty_i0_i7_LC_2_4_4/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_2_3_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i16_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16949  RISE       1
I__400/I                        LocalMux                       0              3073  16949  RISE       1
I__400/O                        LocalMux                    1099              4172  16949  RISE       1
I__401/I                        InMux                          0              4172  16949  RISE       1
I__401/O                        InMux                        662              4834  16949  RISE       1
PWM_duty_i0_i7_LC_2_4_4/in3     LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i12_LC_2_3_2/lcout
Path End         : PWM_duty_i0_i3_LC_2_4_2/in3
Capture Clock    : PWM_duty_i0_i3_LC_2_4_2/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i12_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16949  RISE       1
I__415/I                        LocalMux                       0              3073  16949  RISE       1
I__415/O                        LocalMux                    1099              4172  16949  RISE       1
I__416/I                        InMux                          0              4172  16949  RISE       1
I__416/O                        InMux                        662              4834  16949  RISE       1
PWM_duty_i0_i3_LC_2_4_2/in3     LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i3_LC_2_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i11_LC_2_3_1/lcout
Path End         : PWM_duty_i0_i2_LC_2_4_1/in3
Capture Clock    : PWM_duty_i0_i2_LC_2_4_1/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_2_3_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i11_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16949  RISE       1
I__420/I                        LocalMux                       0              3073  16949  RISE       1
I__420/O                        LocalMux                    1099              4172  16949  RISE       1
I__421/I                        InMux                          0              4172  16949  RISE       1
I__421/O                        InMux                        662              4834  16949  RISE       1
PWM_duty_i0_i2_LC_2_4_1/in3     LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i2_LC_2_4_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : drv_cnt_i0_i0_LC_1_8_0/in3
Capture Clock    : drv_cnt_i0_i0_LC_1_8_0/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12512  RISE      10
I__468/I                      LocalMux                       0              3073  16949  RISE       1
I__468/O                      LocalMux                    1099              4172  16949  RISE       1
I__474/I                      InMux                          0              4172  16949  RISE       1
I__474/O                      InMux                        662              4834  16949  RISE       1
drv_cnt_i0_i0_LC_1_8_0/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : PWM_G_157_LC_0_7_3/in3
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12512  RISE      10
I__469/I                      LocalMux                       0              3073  16949  RISE       1
I__469/O                      LocalMux                    1099              4172  16949  RISE       1
I__475/I                      InMux                          0              4172  16949  RISE       1
I__475/O                      InMux                        662              4834  16949  RISE       1
PWM_G_157_LC_0_7_3/in3        LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i1_LC_6_5_2/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/in3
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i1_LC_6_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11161  RISE       5
I__968/I                            LocalMux                       0              3073  16949  RISE       1
I__968/O                            LocalMux                    1099              4172  16949  RISE       1
I__973/I                            InMux                          0              4172  16949  RISE       1
I__973/O                            InMux                        662              4834  16949  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_cnt_601__i0_LC_6_5_3/in3
Capture Clock    : i2c_cmd_cnt_601__i0_LC_6_5_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11479  RISE       6
I__976/I                            LocalMux                       0              3073  16446  RISE       1
I__976/O                            LocalMux                    1099              4172  16446  RISE       1
I__980/I                            InMux                          0              4172  16949  RISE       1
I__980/O                            InMux                        662              4834  16949  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in3
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout       LogicCell40_SEQ_MODE_1000   1391              3073  10777  RISE      24
I__996/I                          LocalMux                       0              3073  15095  RISE       1
I__996/O                          LocalMux                    1099              4172  15095  RISE       1
I__1013/I                         InMux                          0              4172  16949  RISE       1
I__1013/O                         InMux                        662              4834  16949  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i1_LC_7_3_0/lcout
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in3
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i1_LC_7_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11506  RISE       4
I__1147/I                           LocalMux                       0              3073  15386  RISE       1
I__1147/O                           LocalMux                    1099              4172  15386  RISE       1
I__1150/I                           InMux                          0              4172  16949  RISE       1
I__1150/O                           InMux                        662              4834  16949  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in3
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10221  RISE      17
I__1160/I                    LocalMux                       0              3073  16115  RISE       1
I__1160/O                    LocalMux                    1099              4172  16115  RISE       1
I__1173/I                    InMux                          0              4172  16949  RISE       1
I__1173/O                    InMux                        662              4834  16949  RISE       1
i2c_steps_i2_LC_6_3_7/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in3
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11691  RISE      28
I__1192/I                    LocalMux                       0              3073  12910  RISE       1
I__1192/O                    LocalMux                    1099              4172  12910  RISE       1
I__1207/I                    InMux                          0              4172  16949  RISE       1
I__1207/O                    InMux                        662              4834  16949  RISE       1
soft_SBADRi_i2_LC_6_3_2/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_B_156_LC_1_7_2/lcout
Path End         : LED_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            142498
------------------------------------------   ------ 
End-of-path arrival time (ps)                145571
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_B_156_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__385/I                  Odrv12                          0              3073   +INF  RISE       1
I__385/O                  Odrv12                       1073              4146   +INF  RISE       1
I__386/I                  Sp12to4                         0              4146   +INF  RISE       1
I__386/O                  Sp12to4                       596              4742   +INF  RISE       1
I__387/I                  LocalMux                        0              4742   +INF  RISE       1
I__387/O                  LocalMux                     1099              5841   +INF  RISE       1
I__388/I                  InMux                           0              5841   +INF  RISE       1
I__388/O                  InMux                         662              6503   +INF  RISE       1
I__389/I                  DummyBuf                        0              6503   +INF  RISE       1
I__389/O                  DummyBuf                        0              6503   +INF  RISE       1
RGB_DRV/RGB2PWM           SB_RGBA_DRV                     0              6503   +INF  RISE       1
RGB_DRV/RGB2              SB_RGBA_DRV                139068            145571   +INF  FALL       0
LED_B                     top                             0            145571   +INF  FALL       1


++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_G_157_LC_0_7_3/lcout
Path End         : LED_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_G_157_LC_0_7_3/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__217/I                  Odrv12                          0              3073   +INF  RISE       1
I__217/O                  Odrv12                       1073              4146   +INF  RISE       1
I__218/I                  LocalMux                        0              4146   +INF  RISE       1
I__218/O                  LocalMux                     1099              5245   +INF  RISE       1
I__219/I                  InMux                           0              5245   +INF  RISE       1
I__219/O                  InMux                         662              5907   +INF  RISE       1
I__220/I                  DummyBuf                        0              5907   +INF  RISE       1
I__220/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB1PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB1              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_G                     top                             0            144975   +INF  FALL       1


++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_R_158_LC_0_7_0/lcout
Path End         : LED_R
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_R_158_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__221/I                  Odrv12                          0              3073   +INF  RISE       1
I__221/O                  Odrv12                       1073              4146   +INF  RISE       1
I__222/I                  LocalMux                        0              4146   +INF  RISE       1
I__222/O                  LocalMux                     1099              5245   +INF  RISE       1
I__223/I                  InMux                           0              5245   +INF  RISE       1
I__223/O                  InMux                         662              5907   +INF  RISE       1
I__224/I                  DummyBuf                        0              5907   +INF  RISE       1
I__224/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB0PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB0              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_R                     top                             0            144975   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i2_LC_7_3_5/lcout
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in1
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i2_LC_7_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__1140/I                           LocalMux                       0              3073   2662  FALL       1
I__1140/O                           LocalMux                     768              3841   2662  FALL       1
I__1143/I                           InMux                          0              3841   2662  FALL       1
I__1143/O                           InMux                        503              4344   2662  FALL       1
i2c_cnt_599_600__i2_LC_7_3_5/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in1
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1156/I                    LocalMux                       0              3073   2662  FALL       1
I__1156/O                    LocalMux                     768              3841   2662  FALL       1
I__1165/I                    InMux                          0              3841   2662  FALL       1
I__1165/O                    InMux                        503              4344   2662  FALL       1
i2c_steps_i1_LC_7_2_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i1_LC_7_3_0/lcout
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in3
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i1_LC_7_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__1147/I                           LocalMux                       0              3073   2662  FALL       1
I__1147/O                           LocalMux                     768              3841   2662  FALL       1
I__1150/I                           InMux                          0              3841   2662  FALL       1
I__1150/O                           InMux                        503              4344   2662  FALL       1
i2c_cnt_599_600__i2_LC_7_3_5/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in0
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__988/I                     LocalMux                       0              3073   2662  FALL       1
I__988/O                     LocalMux                     768              3841   2662  FALL       1
I__999/I                     InMux                          0              3841   2662  FALL       1
I__999/O                     InMux                        503              4344   2662  FALL       1
i2c_steps_i1_LC_7_2_0/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i2_LC_6_5_4/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/in1
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i2_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__963/I                            LocalMux                       0              3073   2662  FALL       1
I__963/O                            LocalMux                     768              3841   2662  FALL       1
I__965/I                            InMux                          0              3841   2662  FALL       1
I__965/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_601__i2_LC_6_5_4/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_cnt_601__i0_LC_6_5_3/in3
Capture Clock    : i2c_cmd_cnt_601__i0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__976/I                            LocalMux                       0              3073   2662  FALL       1
I__976/O                            LocalMux                     768              3841   2662  FALL       1
I__980/I                            InMux                          0              3841   2662  FALL       1
I__980/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_601__i0_LC_6_5_3/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i1_LC_6_5_2/lcout
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/in3
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i1_LC_6_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__968/I                            LocalMux                       0              3073   2662  FALL       1
I__968/O                            LocalMux                     768              3841   2662  FALL       1
I__972/I                            InMux                          0              3841   2662  FALL       1
I__972/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_601__i1_LC_6_5_2/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in0
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1039/I                    LocalMux                       0              3073   2662  FALL       1
I__1039/O                    LocalMux                     768              3841   2662  FALL       1
I__1053/I                    InMux                          0              3841   2662  FALL       1
I__1053/O                    InMux                        503              4344   2662  FALL       1
soft_SBADRi_i2_LC_6_3_2/in0  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_6_3_2/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in1
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__875/I                       LocalMux                       0              3073   2662  FALL       1
I__875/O                       LocalMux                     768              3841   2662  FALL       1
I__878/I                       InMux                          0              3841   2662  FALL       1
I__878/O                       InMux                        503              4344   2662  FALL       1
soft_SBADRi_i2_LC_6_3_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i6_LC_6_2_3/lcout
Path End         : i2c_stat_i6_LC_6_2_3/in3
Capture Clock    : i2c_stat_i6_LC_6_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i6_LC_6_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__947/I                    LocalMux                       0              3073   2662  FALL       1
I__947/O                    LocalMux                     768              3841   2662  FALL       1
I__949/I                    InMux                          0              3841   2662  FALL       1
I__949/O                    InMux                        503              4344   2662  FALL       1
i2c_stat_i6_LC_6_2_3/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i2_LC_6_2_1/lcout
Path End         : i2c_stat_i2_LC_6_2_1/in3
Capture Clock    : i2c_stat_i2_LC_6_2_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i2_LC_6_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__1071/I                   LocalMux                       0              3073   2662  FALL       1
I__1071/O                   LocalMux                     768              3841   2662  FALL       1
I__1074/I                   InMux                          0              3841   2662  FALL       1
I__1074/O                   InMux                        503              4344   2662  FALL       1
i2c_stat_i2_LC_6_2_1/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_5_3_3/lcout
Path End         : motor_on_172_LC_4_4_1/in0
Capture Clock    : motor_on_172_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_5_3_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__825/I                       LocalMux                       0              3073   2662  FALL       1
I__825/O                       LocalMux                     768              3841   2662  FALL       1
I__829/I                       InMux                          0              3841   2662  FALL       1
I__829/O                       InMux                        503              4344   2662  FALL       1
motor_on_172_LC_4_4_1/in0      LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in3
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1192/I                    LocalMux                       0              3073   2662  FALL       1
I__1192/O                    LocalMux                     768              3841   2662  FALL       1
I__1207/I                    InMux                          0              3841   2662  FALL       1
I__1207/O                    InMux                        503              4344   2662  FALL       1
soft_SBADRi_i2_LC_6_3_2/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_1_7/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in1
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__774/I                       LocalMux                       0              3073   2662  FALL       1
I__774/O                       LocalMux                     768              3841   2662  FALL       1
I__776/I                       InMux                          0              3841   2662  FALL       1
I__776/O                       InMux                        503              4344   2662  FALL       1
soft_SBADRi_i1_LC_5_1_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_5_1_3/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in3
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__712/I                       LocalMux                       0              3073   2662  FALL       1
I__712/O                       LocalMux                     768              3841   2662  FALL       1
I__715/I                       InMux                          0              3841   2662  FALL       1
I__715/O                       InMux                        503              4344   2662  FALL       1
hard_SBDATi_i2_LC_5_1_3/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_dir_173_LC_4_5_3/lcout
Path End         : motor_dir_173_LC_4_5_3/in1
Capture Clock    : motor_dir_173_LC_4_5_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_dir_173_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__720/I                      LocalMux                       0              3073   2662  FALL       1
I__720/O                      LocalMux                     768              3841   2662  FALL       1
I__724/I                      InMux                          0              3841   2662  FALL       1
I__724/O                      InMux                        503              4344   2662  FALL       1
motor_dir_173_LC_4_5_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : motor_on_172_LC_4_4_1/in3
Capture Clock    : motor_on_172_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__736/I                     LocalMux                       0              3073   2662  FALL       1
I__736/O                     LocalMux                     768              3841   2662  FALL       1
I__740/I                     InMux                          0              3841   2662  FALL       1
I__740/O                     InMux                        503              4344   2662  FALL       1
motor_on_172_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_4_3_2/lcout
Path End         : motor_on_172_LC_4_4_1/in1
Capture Clock    : motor_on_172_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__832/I                       LocalMux                       0              3073   2662  FALL       1
I__832/O                       LocalMux                     768              3841   2662  FALL       1
I__837/I                       InMux                          0              3841   2662  FALL       1
I__837/O                       InMux                        503              4344   2662  FALL       1
motor_on_172_LC_4_4_1/in1      LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_5/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in0
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__689/I                       LocalMux                       0              3073   2662  FALL       1
I__689/O                       LocalMux                     768              3841   2662  FALL       1
I__691/I                       InMux                          0              3841   2662  FALL       1
I__691/O                       InMux                        503              4344   2662  FALL       1
soft_SBADRi_i0_LC_4_2_5/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_162_LC_4_2_3/lcout
Path End         : hard_SBSTBi_162_LC_4_2_3/in1
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_162_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__700/I                        LocalMux                       0              3073   2662  FALL       1
I__700/O                        LocalMux                     768              3841   2662  FALL       1
I__702/I                        InMux                          0              3841   2662  FALL       1
I__702/O                        InMux                        503              4344   2662  FALL       1
hard_SBSTBi_162_LC_4_2_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_1_7/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in1
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__609/I                       LocalMux                       0              3073   2662  FALL       1
I__609/O                       LocalMux                     768              3841   2662  FALL       1
I__612/I                       InMux                          0              3841   2662  FALL       1
I__612/O                       InMux                        503              4344   2662  FALL       1
hard_SBDATi_i4_LC_4_1_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_161_LC_4_1_4/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in0
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_161_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__629/I                       LocalMux                       0              3073   2662  FALL       1
I__629/O                       LocalMux                     768              3841   2662  FALL       1
I__632/I                       InMux                          0              3841   2662  FALL       1
I__632/O                       InMux                        503              4344   2662  FALL       1
hard_SBWRi_161_LC_4_1_4/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i10_LC_2_7_2/lcout
Path End         : drv_clk_counter_602__i10_LC_2_7_2/in1
Capture Clock    : drv_clk_counter_602__i10_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i10_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__655/I                                 LocalMux                       0              3073   2662  FALL       1
I__655/O                                 LocalMux                     768              3841   2662  FALL       1
I__658/I                                 InMux                          0              3841   2662  FALL       1
I__658/O                                 InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i10_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i9_LC_2_7_1/in1
Capture Clock    : drv_clk_counter_602__i9_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__561/I                                LocalMux                       0              3073   2662  FALL       1
I__561/O                                LocalMux                     768              3841   2662  FALL       1
I__564/I                                InMux                          0              3841   2662  FALL       1
I__564/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i9_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i8_LC_2_7_0/lcout
Path End         : drv_clk_counter_602__i8_LC_2_7_0/in1
Capture Clock    : drv_clk_counter_602__i8_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i8_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__569/I                                LocalMux                       0              3073   2662  FALL       1
I__569/O                                LocalMux                     768              3841   2662  FALL       1
I__572/I                                InMux                          0              3841   2662  FALL       1
I__572/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i8_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : drv_clk_counter_602__i7_LC_2_6_7/in1
Capture Clock    : drv_clk_counter_602__i7_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__576/I                                LocalMux                       0              3073   2662  FALL       1
I__576/O                                LocalMux                     768              3841   2662  FALL       1
I__578/I                                InMux                          0              3841   2662  FALL       1
I__578/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i7_LC_2_6_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i6_LC_2_6_6/lcout
Path End         : drv_clk_counter_602__i6_LC_2_6_6/in1
Capture Clock    : drv_clk_counter_602__i6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i6_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__581/I                                LocalMux                       0              3073   2662  FALL       1
I__581/O                                LocalMux                     768              3841   2662  FALL       1
I__583/I                                InMux                          0              3841   2662  FALL       1
I__583/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i6_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i5_LC_2_6_5/lcout
Path End         : drv_clk_counter_602__i5_LC_2_6_5/in1
Capture Clock    : drv_clk_counter_602__i5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i5_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__587/I                                LocalMux                       0              3073   2662  FALL       1
I__587/O                                LocalMux                     768              3841   2662  FALL       1
I__590/I                                InMux                          0              3841   2662  FALL       1
I__590/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i5_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i4_LC_2_6_4/lcout
Path End         : drv_clk_counter_602__i4_LC_2_6_4/in1
Capture Clock    : drv_clk_counter_602__i4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i4_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__593/I                                LocalMux                       0              3073   2662  FALL       1
I__593/O                                LocalMux                     768              3841   2662  FALL       1
I__596/I                                InMux                          0              3841   2662  FALL       1
I__596/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i4_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i3_LC_2_6_3/in1
Capture Clock    : drv_clk_counter_602__i3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__599/I                                LocalMux                       0              3073   2662  FALL       1
I__599/O                                LocalMux                     768              3841   2662  FALL       1
I__602/I                                InMux                          0              3841   2662  FALL       1
I__602/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i3_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i2_LC_2_6_2/lcout
Path End         : drv_clk_counter_602__i2_LC_2_6_2/in1
Capture Clock    : drv_clk_counter_602__i2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i2_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__605/I                                LocalMux                       0              3073   2662  FALL       1
I__605/O                                LocalMux                     768              3841   2662  FALL       1
I__608/I                                InMux                          0              3841   2662  FALL       1
I__608/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i2_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i1_LC_2_6_1/lcout
Path End         : drv_clk_counter_602__i1_LC_2_6_1/in1
Capture Clock    : drv_clk_counter_602__i1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__431/I                                LocalMux                       0              3073   2662  FALL       1
I__431/O                                LocalMux                     768              3841   2662  FALL       1
I__434/I                                InMux                          0              3841   2662  FALL       1
I__434/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i1_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in1
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__447/I                      LocalMux                       0              3073   2662  FALL       1
I__447/O                      LocalMux                     768              3841   2662  FALL       1
I__453/I                      InMux                          0              3841   2662  FALL       1
I__453/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i1_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in1
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       9
I__501/I                      LocalMux                       0              3073   2662  FALL       1
I__501/O                      LocalMux                     768              3841   2662  FALL       1
I__508/I                      InMux                          0              3841   2662  FALL       1
I__508/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i2_LC_2_5_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i9_LC_2_3_7/lcout
Path End         : PWM_duty_i0_i0_LC_2_4_0/in3
Capture Clock    : PWM_duty_i0_i0_LC_2_4_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_2_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i9_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       1
I__427/I                       LocalMux                       0              3073   2662  FALL       1
I__427/O                       LocalMux                     768              3841   2662  FALL       1
I__428/I                       InMux                          0              3841   2662  FALL       1
I__428/O                       InMux                        503              4344   2662  FALL       1
PWM_duty_i0_i0_LC_2_4_0/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i0_LC_2_4_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i16_LC_2_3_6/lcout
Path End         : PWM_duty_i0_i7_LC_2_4_4/in3
Capture Clock    : PWM_duty_i0_i7_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_2_3_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i16_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       1
I__400/I                        LocalMux                       0              3073   2662  FALL       1
I__400/O                        LocalMux                     768              3841   2662  FALL       1
I__401/I                        InMux                          0              3841   2662  FALL       1
I__401/O                        InMux                        503              4344   2662  FALL       1
PWM_duty_i0_i7_LC_2_4_4/in3     LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i13_LC_2_3_3/lcout
Path End         : PWM_duty_i0_i4_LC_2_4_3/in0
Capture Clock    : PWM_duty_i0_i4_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_2_3_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i13_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       1
I__407/I                        LocalMux                       0              3073   2662  FALL       1
I__407/O                        LocalMux                     768              3841   2662  FALL       1
I__408/I                        InMux                          0              3841   2662  FALL       1
I__408/O                        InMux                        503              4344   2662  FALL       1
PWM_duty_i0_i4_LC_2_4_3/in0     LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i4_LC_2_4_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i12_LC_2_3_2/lcout
Path End         : PWM_duty_i0_i3_LC_2_4_2/in3
Capture Clock    : PWM_duty_i0_i3_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i12_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       1
I__415/I                        LocalMux                       0              3073   2662  FALL       1
I__415/O                        LocalMux                     768              3841   2662  FALL       1
I__416/I                        InMux                          0              3841   2662  FALL       1
I__416/O                        InMux                        503              4344   2662  FALL       1
PWM_duty_i0_i3_LC_2_4_2/in3     LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i3_LC_2_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i11_LC_2_3_1/lcout
Path End         : PWM_duty_i0_i2_LC_2_4_1/in3
Capture Clock    : PWM_duty_i0_i2_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_2_3_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i11_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       1
I__420/I                        LocalMux                       0              3073   2662  FALL       1
I__420/O                        LocalMux                     768              3841   2662  FALL       1
I__421/I                        InMux                          0              3841   2662  FALL       1
I__421/O                        InMux                        503              4344   2662  FALL       1
PWM_duty_i0_i2_LC_2_4_1/in3     LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i2_LC_2_4_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i10_LC_2_3_0/lcout
Path End         : PWM_duty_i0_i1_LC_2_4_7/in1
Capture Clock    : PWM_duty_i0_i1_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_2_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i10_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       1
I__398/I                        LocalMux                       0              3073   2662  FALL       1
I__398/O                        LocalMux                     768              3841   2662  FALL       1
I__399/I                        InMux                          0              3841   2662  FALL       1
I__399/O                        InMux                        503              4344   2662  FALL       1
PWM_duty_i0_i1_LC_2_4_7/in1     LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i1_LC_2_4_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : PWM_R_158_LC_0_7_0/in1
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      10
I__466/I                      LocalMux                       0              3073   2662  FALL       1
I__466/O                      LocalMux                     768              3841   2662  FALL       1
I__472/I                      InMux                          0              3841   2662  FALL       1
I__472/O                      InMux                        503              4344   2662  FALL       1
PWM_R_158_LC_0_7_0/in1        LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_1_2_6/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in1
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__290/I                       LocalMux                       0              3073   2662  FALL       1
I__290/O                       LocalMux                     768              3841   2662  FALL       1
I__293/I                       InMux                          0              3841   2662  FALL       1
I__293/O                       InMux                        503              4344   2662  FALL       1
hard_SBDATi_i7_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i7_LC_0_5_7/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/in1
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i7_LC_0_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__530/I                    LocalMux                       0              3073   2662  FALL       1
I__530/O                    LocalMux                     768              3841   2662  FALL       1
I__535/I                    InMux                          0              3841   2662  FALL       1
I__535/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i7_LC_0_5_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i6_LC_0_5_6/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/in1
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i6_LC_0_5_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__320/I                    LocalMux                       0              3073   2662  FALL       1
I__320/O                    LocalMux                     768              3841   2662  FALL       1
I__325/I                    InMux                          0              3841   2662  FALL       1
I__325/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i6_LC_0_5_6/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i5_LC_0_5_5/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/in1
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i5_LC_0_5_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__350/I                    LocalMux                       0              3073   2662  FALL       1
I__350/O                    LocalMux                     768              3841   2662  FALL       1
I__355/I                    InMux                          0              3841   2662  FALL       1
I__355/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i5_LC_0_5_5/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i4_LC_0_5_4/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/in1
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i4_LC_0_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__239/I                    LocalMux                       0              3073   2662  FALL       1
I__239/O                    LocalMux                     768              3841   2662  FALL       1
I__242/I                    InMux                          0              3841   2662  FALL       1
I__242/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i4_LC_0_5_4/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i3_LC_0_5_3/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/in1
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i3_LC_0_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__247/I                    LocalMux                       0              3073   2662  FALL       1
I__247/O                    LocalMux                     768              3841   2662  FALL       1
I__250/I                    InMux                          0              3841   2662  FALL       1
I__250/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i3_LC_0_5_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i2_LC_0_5_2/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/in1
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i2_LC_0_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__259/I                    LocalMux                       0              3073   2662  FALL       1
I__259/O                    LocalMux                     768              3841   2662  FALL       1
I__262/I                    InMux                          0              3841   2662  FALL       1
I__262/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i2_LC_0_5_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i1_LC_0_5_1/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/in1
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i1_LC_0_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__309/I                    LocalMux                       0              3073   2662  FALL       1
I__309/O                    LocalMux                     768              3841   2662  FALL       1
I__312/I                    InMux                          0              3841   2662  FALL       1
I__312/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i1_LC_0_5_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i0_LC_0_5_0/in1
Capture Clock    : PWM_cnt__i0_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__304/I                    LocalMux                       0              3073   2662  FALL       1
I__304/O                    LocalMux                     768              3841   2662  FALL       1
I__307/I                    InMux                          0              3841   2662  FALL       1
I__307/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i0_LC_0_5_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in0
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__450/I                      LocalMux                       0              3073   2662  FALL       1
I__450/O                      LocalMux                     768              3841   2662  FALL       1
I__456/I                      InMux                          0              3841   2662  FALL       1
I__456/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i2_LC_2_5_1/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : PWM_B_156_LC_1_7_2/in2
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      10
I__467/I                      LocalMux                       0              3073   2662  FALL       1
I__467/O                      LocalMux                     768              3841   2662  FALL       1
I__473/I                      InMux                          0              3841   2662  FALL       1
I__473/O                      InMux                        503              4344   2662  FALL       1
I__482/I                      CascadeMux                     0              4344   2662  FALL       1
I__482/O                      CascadeMux                     0              4344   2662  FALL       1
PWM_B_156_LC_1_7_2/in2        LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : drv_cnt_i0_i0_LC_1_8_0/in3
Capture Clock    : drv_cnt_i0_i0_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      10
I__468/I                      LocalMux                       0              3073   2662  FALL       1
I__468/O                      LocalMux                     768              3841   2662  FALL       1
I__474/I                      InMux                          0              3841   2662  FALL       1
I__474/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i0_LC_1_8_0/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : PWM_G_157_LC_0_7_3/in3
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      10
I__469/I                      LocalMux                       0              3073   2662  FALL       1
I__469/O                      LocalMux                     768              3841   2662  FALL       1
I__475/I                      InMux                          0              3841   2662  FALL       1
I__475/O                      InMux                        503              4344   2662  FALL       1
PWM_G_157_LC_0_7_3/in3        LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i1_LC_6_5_2/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/in3
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i1_LC_6_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__968/I                            LocalMux                       0              3073   2662  FALL       1
I__968/O                            LocalMux                     768              3841   2662  FALL       1
I__973/I                            InMux                          0              3841   2662  FALL       1
I__973/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_601__i2_LC_6_5_4/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/in0
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__976/I                            LocalMux                       0              3073   2662  FALL       1
I__976/O                            LocalMux                     768              3841   2662  FALL       1
I__981/I                            InMux                          0              3841   2662  FALL       1
I__981/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_601__i1_LC_6_5_2/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/in0
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__976/I                            LocalMux                       0              3073   2662  FALL       1
I__976/O                            LocalMux                     768              3841   2662  FALL       1
I__982/I                            InMux                          0              3841   2662  FALL       1
I__982/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_601__i2_LC_6_5_4/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in3
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout       LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__996/I                          LocalMux                       0              3073   2662  FALL       1
I__996/O                          LocalMux                     768              3841   2662  FALL       1
I__1013/I                         InMux                          0              3841   2662  FALL       1
I__1013/O                         InMux                        503              4344   2662  FALL       1
i2c_cnt_599_600__i1_LC_7_3_0/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in1
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1039/I                    LocalMux                       0              3073   2662  FALL       1
I__1039/O                    LocalMux                     768              3841   2662  FALL       1
I__1054/I                    InMux                          0              3841   2662  FALL       1
I__1054/O                    InMux                        503              4344   2662  FALL       1
i2c_steps_i2_LC_6_3_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i2_LC_7_3_5/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in2
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i2_LC_7_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__1140/I                           LocalMux                       0              3073   2662  FALL       1
I__1140/O                           LocalMux                     768              3841   2662  FALL       1
I__1144/I                           InMux                          0              3841   2662  FALL       1
I__1144/O                           InMux                        503              4344   2662  FALL       1
I__1145/I                           CascadeMux                     0              4344   2662  FALL       1
I__1145/O                           CascadeMux                     0              4344   2662  FALL       1
i2c_cnt_599_600__i1_LC_7_3_0/in2    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_599_600__i1_LC_7_3_0/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in0
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_599_600__i1_LC_7_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__1147/I                           LocalMux                       0              3073   2662  FALL       1
I__1147/O                           LocalMux                     768              3841   2662  FALL       1
I__1151/I                           InMux                          0              3841   2662  FALL       1
I__1151/O                           InMux                        503              4344   2662  FALL       1
i2c_cnt_599_600__i1_LC_7_3_0/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in3
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1160/I                    LocalMux                       0              3073   2662  FALL       1
I__1160/O                    LocalMux                     768              3841   2662  FALL       1
I__1173/I                    InMux                          0              3841   2662  FALL       1
I__1173/O                    InMux                        503              4344   2662  FALL       1
i2c_steps_i2_LC_6_3_7/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBSTBi_162_LC_4_2_3/in0
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1194/I                     LocalMux                       0              3073   2662  FALL       1
I__1194/O                     LocalMux                     768              3841   2662  FALL       1
I__1212/I                     InMux                          0              3841   2662  FALL       1
I__1212/O                     InMux                        503              4344   2662  FALL       1
hard_SBSTBi_162_LC_4_2_3/in0  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in0
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1197/I                    LocalMux                       0              3073   2662  FALL       1
I__1197/O                    LocalMux                     768              3841   2662  FALL       1
I__1218/I                    InMux                          0              3841   2662  FALL       1
I__1218/O                    InMux                        503              4344   2662  FALL       1
hard_SBDATi_i4_LC_4_1_7/in0  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in0
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1199/I                    LocalMux                       0              3073   2662  FALL       1
I__1199/O                    LocalMux                     768              3841   2662  FALL       1
I__1222/I                    InMux                          0              3841   2662  FALL       1
I__1222/O                    InMux                        503              4344   2662  FALL       1
hard_SBDATi_i2_LC_5_1_3/in0  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i3_LC_5_2_4/in0
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1200/I                    LocalMux                       0              3073   2662  FALL       1
I__1200/O                    LocalMux                     768              3841   2662  FALL       1
I__1223/I                    InMux                          0              3841   2662  FALL       1
I__1223/O                    InMux                        503              4344   2662  FALL       1
i2c_steps_i3_LC_5_2_4/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i3_LC_4_1_2/in1
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1197/I                    LocalMux                       0              3073   2662  FALL       1
I__1197/O                    LocalMux                     768              3841   2662  FALL       1
I__1219/I                    InMux                          0              3841   2662  FALL       1
I__1219/O                    InMux                        503              4344   2662  FALL       1
soft_SBADRi_i3_LC_4_1_2/in1  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_1_2_6/lcout
Path End         : I2C_1/DATI7
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 2762p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -104
------------------------------------------   ---- 
End-of-path required time (ps)               1582

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2763  FALL       3
I__291/I                       LocalMux                       0              3073   2763  FALL       1
I__291/O                       LocalMux                     768              3841   2763  FALL       1
I__294/I                       InMux                          0              3841   2763  FALL       1
I__294/O                       InMux                        503              4344   2763  FALL       1
I__296/I                       DummyBuf                       0              4344   2763  FALL       1
I__296/O                       DummyBuf                       0              4344   2763  FALL       1
I2C_1/DATI7                    SB_I2C_FIFO                    0              4344   2763  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBDATi_i7_LC_1_2_6/in2
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 2853p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 733
+ Data Path Delay                           2119
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4535
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                      SB_I2C_FIFO                  733              2416   2853  FALL      14
I__1075/I                       DummyBuf                       0              2416   2853  FALL       1
I__1075/O                       DummyBuf                       0              2416   2853  FALL       1
I__1078/I                       LocalMux                       0              2416   2853  FALL       1
I__1078/O                       LocalMux                     768              3184   2853  FALL       1
I__1083/I                       InMux                          0              3184   2853  FALL       1
I__1083/O                       InMux                        503              3687   2853  FALL       1
i25_3_lut_4_lut_LC_1_2_5/in0    LogicCell40_SEQ_MODE_0000      0              3687   2853  FALL       1
i25_3_lut_4_lut_LC_1_2_5/ltout  LogicCell40_SEQ_MODE_0000    848              4535   2853  RISE       1
I__297/I                        CascadeMux                     0              4535   2853  RISE       1
I__297/O                        CascadeMux                     0              4535   2853  RISE       1
hard_SBDATi_i7_LC_1_2_6/in2     LogicCell40_SEQ_MODE_1000      0              4535   2853  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i3_LC_4_1_2/in0
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 3104p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 733
+ Data Path Delay                           2370
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4786
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                   SB_I2C_FIFO                  733              2416   2853  FALL      14
I__1075/I                    DummyBuf                       0              2416   2853  FALL       1
I__1075/O                    DummyBuf                       0              2416   2853  FALL       1
I__1077/I                    Odrv4                          0              2416   3104  FALL       1
I__1077/O                    Odrv4                        649              3065   3104  FALL       1
I__1082/I                    Span4Mux_s2_v                  0              3065   3104  FALL       1
I__1082/O                    Span4Mux_s2_v                450              3515   3104  FALL       1
I__1090/I                    LocalMux                       0              3515   3104  FALL       1
I__1090/O                    LocalMux                     768              4283   3104  FALL       1
I__1101/I                    InMux                          0              4283   3104  FALL       1
I__1101/O                    InMux                        503              4786   3104  FALL       1
soft_SBADRi_i3_LC_4_1_2/in0  LogicCell40_SEQ_MODE_1000      0              4786   3104  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBSTBi_162_LC_4_2_3/in3
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 3104p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 733
+ Data Path Delay                           2370
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4786
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                    SB_I2C_FIFO                  733              2416   2853  FALL      14
I__1075/I                     DummyBuf                       0              2416   2853  FALL       1
I__1075/O                     DummyBuf                       0              2416   2853  FALL       1
I__1077/I                     Odrv4                          0              2416   3104  FALL       1
I__1077/O                     Odrv4                        649              3065   3104  FALL       1
I__1082/I                     Span4Mux_s2_v                  0              3065   3104  FALL       1
I__1082/O                     Span4Mux_s2_v                450              3515   3104  FALL       1
I__1091/I                     LocalMux                       0              3515   3104  FALL       1
I__1091/O                     LocalMux                     768              4283   3104  FALL       1
I__1102/I                     InMux                          0              4283   3104  FALL       1
I__1102/O                     InMux                        503              4786   3104  FALL       1
hard_SBSTBi_162_LC_4_2_3/in3  LogicCell40_SEQ_MODE_1000      0              4786   3104  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i16_LC_2_3_6/in3
Capture Clock    : i2c_cmd_0___i16_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 3153p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 690
+ Data Path Delay                           2463
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4835
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                   SB_I2C_FIFO                  690              2372   3153  FALL       2
I__757/I                      DummyBuf                       0              2372   3153  FALL       1
I__757/O                      DummyBuf                       0              2372   3153  FALL       1
I__758/I                      Odrv4                          0              2372   3153  FALL       1
I__758/O                      Odrv4                        649              3021   3153  FALL       1
I__759/I                      Span4Mux_h                     0              3021   3153  FALL       1
I__759/O                      Span4Mux_h                   543              3564   3153  FALL       1
I__760/I                      LocalMux                       0              3564   3153  FALL       1
I__760/O                      LocalMux                     768              4332   3153  FALL       1
I__762/I                      InMux                          0              4332   3153  FALL       1
I__762/O                      InMux                        503              4835   3153  FALL       1
i2c_cmd_0___i16_LC_2_3_6/in3  LogicCell40_SEQ_MODE_1000      0              4835   3153  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_2_3_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i10_LC_2_3_0/in3
Capture Clock    : i2c_cmd_0___i10_LC_2_3_0/clk
Hold Constraint  : 0p
Path slack       : 3157p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           2464
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4839
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                   SB_I2C_FIFO                  693              2375   3157  FALL       2
I__678/I                      DummyBuf                       0              2375   3157  FALL       1
I__678/O                      DummyBuf                       0              2375   3157  FALL       1
I__679/I                      Odrv4                          0              2375   3157  FALL       1
I__679/O                      Odrv4                        649              3024   3157  FALL       1
I__680/I                      Span4Mux_h                     0              3024   3157  FALL       1
I__680/O                      Span4Mux_h                   543              3567   3157  FALL       1
I__681/I                      LocalMux                       0              3567   3157  FALL       1
I__681/O                      LocalMux                     768              4336   3157  FALL       1
I__683/I                      InMux                          0              4336   3157  FALL       1
I__683/O                      InMux                        503              4839   3157  FALL       1
i2c_cmd_0___i10_LC_2_3_0/in3  LogicCell40_SEQ_MODE_1000      0              4839   3157  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_2_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i15_LC_2_3_5/in3
Capture Clock    : i2c_cmd_0___i15_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 3157p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           2464
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4839
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                   SB_I2C_FIFO                  693              2375   3157  FALL       3
I__898/I                      DummyBuf                       0              2375   3157  FALL       1
I__898/O                      DummyBuf                       0              2375   3157  FALL       1
I__900/I                      Odrv4                          0              2375   3157  FALL       1
I__900/O                      Odrv4                        649              3024   3157  FALL       1
I__902/I                      Span4Mux_h                     0              3024   3157  FALL       1
I__902/O                      Span4Mux_h                   543              3567   3157  FALL       1
I__904/I                      LocalMux                       0              3567   3157  FALL       1
I__904/O                      LocalMux                     768              4336   3157  FALL       1
I__906/I                      InMux                          0              4336   3157  FALL       1
I__906/O                      InMux                        503              4839   3157  FALL       1
i2c_cmd_0___i15_LC_2_3_5/in3  LogicCell40_SEQ_MODE_1000      0              4839   3157  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_2_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i12_LC_2_3_2/in3
Capture Clock    : i2c_cmd_0___i12_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 3159p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 695
+ Data Path Delay                           2464
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4841
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                   SB_I2C_FIFO                  695              2377   3158  FALL       2
I__670/I                      DummyBuf                       0              2377   3158  FALL       1
I__670/O                      DummyBuf                       0              2377   3158  FALL       1
I__671/I                      Odrv4                          0              2377   3158  FALL       1
I__671/O                      Odrv4                        649              3026   3158  FALL       1
I__672/I                      Span4Mux_h                     0              3026   3158  FALL       1
I__672/O                      Span4Mux_h                   543              3569   3158  FALL       1
I__674/I                      LocalMux                       0              3569   3158  FALL       1
I__674/O                      LocalMux                     768              4337   3158  FALL       1
I__676/I                      InMux                          0              4337   3158  FALL       1
I__676/O                      InMux                        503              4841   3158  FALL       1
i2c_cmd_0___i12_LC_2_3_2/in3  LogicCell40_SEQ_MODE_1000      0              4841   3158  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_stat_i2_LC_6_2_1/in1
Capture Clock    : i2c_stat_i2_LC_6_2_1/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 708
+ Data Path Delay                           2463
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4853
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2               SB_I2C_FIFO                  708              2390   3171  FALL       3
I__788/I                  DummyBuf                       0              2390   3171  FALL       1
I__788/O                  DummyBuf                       0              2390   3171  FALL       1
I__789/I                  Odrv4                          0              2390   3171  FALL       1
I__789/O                  Odrv4                        649              3039   3171  FALL       1
I__791/I                  Span4Mux_h                     0              3039   3171  FALL       1
I__791/O                  Span4Mux_h                   543              3582   3171  FALL       1
I__794/I                  LocalMux                       0              3582   3171  FALL       1
I__794/O                  LocalMux                     768              4350   3171  FALL       1
I__797/I                  InMux                          0              4350   3171  FALL       1
I__797/O                  InMux                        503              4853   3171  FALL       1
i2c_stat_i2_LC_6_2_1/in1  LogicCell40_SEQ_MODE_1000      0              4853   3171  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i9_LC_2_3_7/in3
Capture Clock    : i2c_cmd_0___i9_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 3189p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 725
+ Data Path Delay                           2464
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  725              2407   3189  FALL       2
I__765/I                     DummyBuf                       0              2407   3189  FALL       1
I__765/O                     DummyBuf                       0              2407   3189  FALL       1
I__766/I                     Odrv4                          0              2407   3189  FALL       1
I__766/O                     Odrv4                        649              3056   3189  FALL       1
I__767/I                     Span4Mux_h                     0              3056   3189  FALL       1
I__767/O                     Span4Mux_h                   543              3599   3189  FALL       1
I__768/I                     LocalMux                       0              3599   3189  FALL       1
I__768/O                     LocalMux                     768              4367   3189  FALL       1
I__770/I                     InMux                          0              4367   3189  FALL       1
I__770/O                     InMux                        503              4871   3189  FALL       1
i2c_cmd_0___i9_LC_2_3_7/in3  LogicCell40_SEQ_MODE_1000      0              4871   3189  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_2_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_stat_i6_LC_6_2_3/in0
Capture Clock    : i2c_stat_i6_LC_6_2_3/clk
Hold Constraint  : 0p
Path slack       : 3197p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           2504
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4879
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6               SB_I2C_FIFO                  693              2375   3157  FALL       3
I__898/I                  DummyBuf                       0              2375   3157  FALL       1
I__898/O                  DummyBuf                       0              2375   3157  FALL       1
I__899/I                  Odrv12                         0              2375   3197  FALL       1
I__899/O                  Odrv12                      1232              3607   3197  FALL       1
I__901/I                  LocalMux                       0              3607   3197  FALL       1
I__901/O                  LocalMux                     768              4375   3197  FALL       1
I__903/I                  InMux                          0              4375   3197  FALL       1
I__903/O                  InMux                        503              4879   3197  FALL       1
i2c_stat_i6_LC_6_2_3/in0  LogicCell40_SEQ_MODE_1000      0              4879   3197  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : i2c_steps_i0_LC_7_3_3/in2
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1033/I                      LocalMux                       0              3073   3245  FALL       1
I__1033/O                      LocalMux                     768              3841   3245  FALL       1
I__1045/I                      InMux                          0              3841   3245  FALL       1
I__1045/O                      InMux                        503              4344   3245  FALL       1
i2_4_lut_adj_3_LC_7_3_2/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i2_4_lut_adj_3_LC_7_3_2/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__1189/I                      CascadeMux                     0              4927   3245  RISE       1
I__1189/O                      CascadeMux                     0              4927   3245  RISE       1
i2c_steps_i0_LC_7_3_3/in2      LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_stat_i2_LC_6_2_1/in2
Capture Clock    : i2c_stat_i2_LC_6_2_1/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout       LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1159/I                         LocalMux                       0              3073   3245  FALL       1
I__1159/O                         LocalMux                     768              3841   3245  FALL       1
I__1171/I                         InMux                          0              3841   3245  FALL       1
I__1171/O                         InMux                        503              4344   3245  FALL       1
i2316_3_lut_4_lut_LC_6_2_0/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i2316_3_lut_4_lut_LC_6_2_0/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__787/I                          CascadeMux                     0              4927   3245  RISE       1
I__787/O                          CascadeMux                     0              4927   3245  RISE       1
i2c_stat_i2_LC_6_2_1/in2          LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : soft_SBADRi_i2_LC_6_3_2/in2
Capture Clock    : soft_SBADRi_i2_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1160/I                    LocalMux                       0              3073   2662  FALL       1
I__1160/O                    LocalMux                     768              3841   2662  FALL       1
I__1172/I                    InMux                          0              3841   3245  FALL       1
I__1172/O                    InMux                        503              4344   3245  FALL       1
i28_4_lut_LC_6_3_1/in3       LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i28_4_lut_LC_6_3_1/ltout     LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__884/I                     CascadeMux                     0              4927   3245  RISE       1
I__884/O                     CascadeMux                     0              4927   3245  RISE       1
soft_SBADRi_i2_LC_6_3_2/in2  LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in2
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1197/I                       LocalMux                       0              3073   2662  FALL       1
I__1197/O                       LocalMux                     768              3841   2662  FALL       1
I__1217/I                       InMux                          0              3841   3245  FALL       1
I__1217/O                       InMux                        503              4344   3245  FALL       1
i29_3_lut_4_lut_LC_4_1_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i29_3_lut_4_lut_LC_4_1_6/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__617/I                        CascadeMux                     0              4927   3245  RISE       1
I__617/O                        CascadeMux                     0              4927   3245  RISE       1
hard_SBDATi_i4_LC_4_1_7/in2     LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i14_LC_2_3_4/in3
Capture Clock    : i2c_cmd_0___i14_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 3259p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 689
+ Data Path Delay                           2570
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                   SB_I2C_FIFO                  689              2371   3259  FALL       2
I__748/I                      DummyBuf                       0              2371   3259  FALL       1
I__748/O                      DummyBuf                       0              2371   3259  FALL       1
I__749/I                      Odrv4                          0              2371   3259  FALL       1
I__749/O                      Odrv4                        649              3020   3259  FALL       1
I__750/I                      Span4Mux_v                     0              3020   3259  FALL       1
I__750/O                      Span4Mux_v                   649              3669   3259  FALL       1
I__752/I                      LocalMux                       0              3669   3259  FALL       1
I__752/O                      LocalMux                     768              4437   3259  FALL       1
I__754/I                      InMux                          0              4437   3259  FALL       1
I__754/O                      InMux                        503              4941   3259  FALL       1
i2c_cmd_0___i14_LC_2_3_4/in3  LogicCell40_SEQ_MODE_1000      0              4941   3259  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_2_3_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i11_LC_2_3_1/in0
Capture Clock    : i2c_cmd_0___i11_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 3277p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 708
+ Data Path Delay                           2569
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4959
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                   SB_I2C_FIFO                  708              2390   3171  FALL       3
I__788/I                      DummyBuf                       0              2390   3171  FALL       1
I__788/O                      DummyBuf                       0              2390   3171  FALL       1
I__789/I                      Odrv4                          0              2390   3171  FALL       1
I__789/O                      Odrv4                        649              3039   3171  FALL       1
I__792/I                      Span4Mux_v                     0              3039   3277  FALL       1
I__792/O                      Span4Mux_v                   649              3688   3277  FALL       1
I__795/I                      LocalMux                       0              3688   3277  FALL       1
I__795/O                      LocalMux                     768              4456   3277  FALL       1
I__798/I                      InMux                          0              4456   3277  FALL       1
I__798/O                      InMux                        503              4959   3277  FALL       1
i2c_cmd_0___i11_LC_2_3_1/in0  LogicCell40_SEQ_MODE_1000      0              4959   3277  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_2_3_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cmd_decoded_170_LC_5_4_3/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in0
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cmd_decoded_170_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       2
I__929/I                        Odrv4                          0              3073   3311  FALL       1
I__929/O                        Odrv4                        649              3722   3311  FALL       1
I__931/I                        LocalMux                       0              3722   3311  FALL       1
I__931/O                        LocalMux                     768              4490   3311  FALL       1
I__933/I                        InMux                          0              4490   3311  FALL       1
I__933/O                        InMux                        503              4993   3311  FALL       1
cmd_decoded_170_LC_5_4_3/in0    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i0_LC_2_6_0/in1
Capture Clock    : drv_clk_counter_602__i0_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       2
I__436/I                                Odrv4                          0              3073   3311  FALL       1
I__436/O                                Odrv4                        649              3722   3311  FALL       1
I__438/I                                LocalMux                       0              3722   3311  FALL       1
I__438/O                                LocalMux                     768              4490   3311  FALL       1
I__440/I                                InMux                          0              4490   3311  FALL       1
I__440/O                                InMux                        503              4993   3311  FALL       1
drv_clk_counter_602__i0_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : PWM_B_156_LC_1_7_2/in1
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__448/I                      Odrv4                          0              3073   3311  FALL       1
I__448/O                      Odrv4                        649              3722   3311  FALL       1
I__454/I                      LocalMux                       0              3722   3311  FALL       1
I__454/O                      LocalMux                     768              4490   3311  FALL       1
I__458/I                      InMux                          0              4490   3311  FALL       1
I__458/O                      InMux                        503              4993   3311  FALL       1
PWM_B_156_LC_1_7_2/in1        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_8_0/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in0
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      10
I__465/I                      Odrv4                          0              3073   3311  FALL       1
I__465/O                      Odrv4                        649              3722   3311  FALL       1
I__470/I                      LocalMux                       0              3722   3311  FALL       1
I__470/O                      LocalMux                     768              4490   3311  FALL       1
I__480/I                      InMux                          0              4490   3311  FALL       1
I__480/O                      InMux                        503              4993   3311  FALL       1
drv_cnt_i0_i1_LC_2_5_7/in0    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_4_3_2/lcout
Path End         : motor_dir_173_LC_4_5_3/in3
Capture Clock    : motor_dir_173_LC_4_5_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__833/I                       Odrv4                          0              3073   3311  FALL       1
I__833/O                       Odrv4                        649              3722   3311  FALL       1
I__838/I                       LocalMux                       0              3722   3311  FALL       1
I__838/O                       LocalMux                     768              4490   3311  FALL       1
I__840/I                       InMux                          0              4490   3311  FALL       1
I__840/O                       InMux                        503              4993   3311  FALL       1
motor_dir_173_LC_4_5_3/in3     LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i3_LC_5_2_4/in3
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__995/I                     Odrv4                          0              3073   3311  FALL       1
I__995/O                     Odrv4                        649              3722   3311  FALL       1
I__1011/I                    LocalMux                       0              3722   3311  FALL       1
I__1011/O                    LocalMux                     768              4490   3311  FALL       1
I__1023/I                    InMux                          0              4490   3311  FALL       1
I__1023/O                    InMux                        503              4993   3311  FALL       1
i2c_steps_i3_LC_5_2_4/in3    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in1
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1038/I                    Odrv4                          0              3073   3311  FALL       1
I__1038/O                    Odrv4                        649              3722   3311  FALL       1
I__1051/I                    LocalMux                       0              3722   3311  FALL       1
I__1051/O                    LocalMux                     768              4490   3311  FALL       1
I__1059/I                    InMux                          0              4490   3311  FALL       1
I__1059/O                    InMux                        503              4993   3311  FALL       1
hard_SBDATi_i2_LC_5_1_3/in1  LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i0_LC_7_3_3/in3
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1158/I                    Odrv4                          0              3073   3311  FALL       1
I__1158/O                    Odrv4                        649              3722   3311  FALL       1
I__1169/I                    LocalMux                       0              3722   3311  FALL       1
I__1169/O                    LocalMux                     768              4490   3311  FALL       1
I__1178/I                    InMux                          0              4490   3311  FALL       1
I__1178/O                    InMux                        503              4993   3311  FALL       1
i2c_steps_i0_LC_7_3_3/in3    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i13_LC_2_3_3/in3
Capture Clock    : i2c_cmd_0___i13_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 3355p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 785
+ Data Path Delay                           2570
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5037
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                   SB_I2C_FIFO                  785              2467   3355  FALL       2
I__661/I                      DummyBuf                       0              2467   3355  FALL       1
I__661/O                      DummyBuf                       0              2467   3355  FALL       1
I__662/I                      Odrv4                          0              2467   3355  FALL       1
I__662/O                      Odrv4                        649              3116   3355  FALL       1
I__664/I                      Span4Mux_v                     0              3116   3355  FALL       1
I__664/O                      Span4Mux_v                   649              3765   3355  FALL       1
I__666/I                      LocalMux                       0              3765   3355  FALL       1
I__666/O                      LocalMux                     768              4533   3355  FALL       1
I__668/I                      InMux                          0              4533   3355  FALL       1
I__668/O                      InMux                        503              5037   3355  FALL       1
i2c_cmd_0___i13_LC_2_3_3/in3  LogicCell40_SEQ_MODE_1000      0              5037   3355  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_2_3_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i5_LC_4_3_5/in3
Capture Clock    : i2c_cmd_0___i5_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 3355p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 785
+ Data Path Delay                           2570
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5037
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                  SB_I2C_FIFO                  785              2467   3355  FALL       2
I__661/I                     DummyBuf                       0              2467   3355  FALL       1
I__661/O                     DummyBuf                       0              2467   3355  FALL       1
I__663/I                     Odrv4                          0              2467   3355  FALL       1
I__663/O                     Odrv4                        649              3116   3355  FALL       1
I__665/I                     Span4Mux_v                     0              3116   3355  FALL       1
I__665/O                     Span4Mux_v                   649              3765   3355  FALL       1
I__667/I                     LocalMux                       0              3765   3355  FALL       1
I__667/O                     LocalMux                     768              4533   3355  FALL       1
I__669/I                     InMux                          0              4533   3355  FALL       1
I__669/O                     InMux                        503              5037   3355  FALL       1
i2c_cmd_0___i5_LC_4_3_5/in3  LogicCell40_SEQ_MODE_1000      0              5037   3355  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i4_LC_4_3_4/in3
Capture Clock    : i2c_cmd_0___i4_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 3357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 695
+ Data Path Delay                           2662
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5039
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                  SB_I2C_FIFO                  695              2377   3158  FALL       2
I__670/I                     DummyBuf                       0              2377   3158  FALL       1
I__670/O                     DummyBuf                       0              2377   3158  FALL       1
I__671/I                     Odrv4                          0              2377   3158  FALL       1
I__671/O                     Odrv4                        649              3026   3158  FALL       1
I__673/I                     IoSpan4Mux                     0              3026   3357  FALL       1
I__673/O                     IoSpan4Mux                   742              3768   3357  FALL       1
I__675/I                     LocalMux                       0              3768   3357  FALL       1
I__675/O                     LocalMux                     768              4536   3357  FALL       1
I__677/I                     InMux                          0              4536   3357  FALL       1
I__677/O                     InMux                        503              5039   3357  FALL       1
i2c_cmd_0___i4_LC_4_3_4/in3  LogicCell40_SEQ_MODE_1000      0              5039   3357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_4_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in2
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1973
------------------------------------------   ---- 
End-of-path arrival time (ps)                5046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__447/I                            LocalMux                       0              3073   2662  FALL       1
I__447/O                            LocalMux                     768              3841   2662  FALL       1
I__452/I                            InMux                          0              3841   3364  FALL       1
I__452/O                            InMux                        503              4344   3364  FALL       1
I__457/I                            CascadeMux                     0              4344   3364  FALL       1
I__457/O                            CascadeMux                     0              4344   3364  FALL       1
motor_dir_bdd_4_lut_LC_2_5_0/in2    LogicCell40_SEQ_MODE_0000      0              4344   3364  FALL       1
motor_dir_bdd_4_lut_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    702              5046   3364  RISE       1
I__557/I                            CascadeMux                     0              5046   3364  RISE       1
I__557/O                            CascadeMux                     0              5046   3364  RISE       1
drv_cnt_i0_i2_LC_2_5_1/in2          LogicCell40_SEQ_MODE_1000      0              5046   3364  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_dir_173_LC_4_5_3/lcout
Path End         : motor_dir_173_LC_4_5_3/in2
Capture Clock    : motor_dir_173_LC_4_5_3/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1973
------------------------------------------   ---- 
End-of-path arrival time (ps)                5046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_dir_173_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__720/I                      LocalMux                       0              3073   2662  FALL       1
I__720/O                      LocalMux                     768              3841   2662  FALL       1
I__723/I                      InMux                          0              3841   3364  FALL       1
I__723/O                      InMux                        503              4344   3364  FALL       1
I__727/I                      CascadeMux                     0              4344   3364  FALL       1
I__727/O                      CascadeMux                     0              4344   3364  FALL       1
i1872_4_lut_LC_4_5_2/in2      LogicCell40_SEQ_MODE_0000      0              4344   3364  FALL       1
i1872_4_lut_LC_4_5_2/ltout    LogicCell40_SEQ_MODE_0000    702              5046   3364  RISE       1
I__728/I                      CascadeMux                     0              5046   3364  RISE       1
I__728/O                      CascadeMux                     0              5046   3364  RISE       1
motor_dir_173_LC_4_5_3/in2    LogicCell40_SEQ_MODE_1000      0              5046   3364  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1128/I                     ClkMux                         0               795  RISE       1
I__1128/O                     ClkMux                       887              1682  RISE       1
motor_dir_173_LC_4_5_3/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in2
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1973
------------------------------------------   ---- 
End-of-path arrival time (ps)                5046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1198/I                                   LocalMux                       0              3073   3364  FALL       1
I__1198/O                                   LocalMux                     768              3841   3364  FALL       1
I__1220/I                                   InMux                          0              3841   3364  FALL       1
I__1220/O                                   InMux                        503              4344   3364  FALL       1
I__1233/I                                   CascadeMux                     0              4344   3364  FALL       1
I__1233/O                                   CascadeMux                     0              4344   3364  FALL       1
i1_2_lut_rep_41_3_lut_4_lut_LC_4_2_4/in2    LogicCell40_SEQ_MODE_0000      0              4344   3364  FALL       1
i1_2_lut_rep_41_3_lut_4_lut_LC_4_2_4/ltout  LogicCell40_SEQ_MODE_0000    702              5046   3364  RISE       1
I__694/I                                    CascadeMux                     0              5046   3364  RISE       1
I__694/O                                    CascadeMux                     0              5046   3364  RISE       1
soft_SBADRi_i0_LC_4_2_5/in2                 LogicCell40_SEQ_MODE_1000      0              5046   3364  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in2
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1973
------------------------------------------   ---- 
End-of-path arrival time (ps)                5046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1197/I                    LocalMux                       0              3073   2662  FALL       1
I__1197/O                    LocalMux                     768              3841   2662  FALL       1
I__1216/I                    InMux                          0              3841   3364  FALL       1
I__1216/O                    InMux                        503              4344   3364  FALL       1
I__1232/I                    CascadeMux                     0              4344   3364  FALL       1
I__1232/O                    CascadeMux                     0              4344   3364  FALL       1
i1684_4_lut_LC_4_1_3/in2     LogicCell40_SEQ_MODE_0000      0              4344   3364  FALL       1
i1684_4_lut_LC_4_1_3/ltout   LogicCell40_SEQ_MODE_0000    702              5046   3364  RISE       1
I__636/I                     CascadeMux                     0              5046   3364  RISE       1
I__636/O                     CascadeMux                     0              5046   3364  RISE       1
hard_SBWRi_161_LC_4_1_4/in2  LogicCell40_SEQ_MODE_1000      0              5046   3364  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : motor_on_172_LC_4_4_1/in2
Capture Clock    : motor_on_172_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__814/I                             LocalMux                       0              3073   3404  FALL       1
I__814/O                             LocalMux                     768              3841   3404  FALL       1
I__818/I                             InMux                          0              3841   3404  FALL       1
I__818/O                             InMux                        503              4344   3404  FALL       1
i1_2_lut_3_lut_adj_7_LC_4_4_0/in1    LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i1_2_lut_3_lut_adj_7_LC_4_4_0/ltout  LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__747/I                             CascadeMux                     0              5086   3404  RISE       1
I__747/O                             CascadeMux                     0              5086   3404  RISE       1
motor_on_172_LC_4_4_1/in2            LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_2/lcout
Path End         : soft_SBADRi_i3_LC_4_1_2/in2
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_2/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       2
I__637/I                        LocalMux                       0              3073   3404  FALL       1
I__637/O                        LocalMux                     768              3841   3404  FALL       1
I__639/I                        InMux                          0              3841   3404  FALL       1
I__639/O                        InMux                        503              4344   3404  FALL       1
i1_4_lut_adj_15_LC_4_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i1_4_lut_adj_15_LC_4_1_1/ltout  LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__644/I                        CascadeMux                     0              5086   3404  RISE       1
I__644/O                        CascadeMux                     0              5086   3404  RISE       1
soft_SBADRi_i3_LC_4_1_2/in2     LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_5_1_3/lcout
Path End         : hard_SBDATi_i2_LC_5_1_3/in2
Capture Clock    : hard_SBDATi_i2_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__710/I                       LocalMux                       0              3073   3404  FALL       1
I__710/O                       LocalMux                     768              3841   3404  FALL       1
I__713/I                       InMux                          0              3841   3404  FALL       1
I__713/O                       InMux                        503              4344   3404  FALL       1
i1726_4_lut_LC_5_1_2/in1       LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i1726_4_lut_LC_5_1_2/ltout     LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__718/I                       CascadeMux                     0              5086   3404  RISE       1
I__718/O                       CascadeMux                     0              5086   3404  RISE       1
hard_SBDATi_i2_LC_5_1_3/in2    LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_4_3_2/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in2
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__831/I                       LocalMux                       0              3073   3404  FALL       1
I__831/O                       LocalMux                     768              3841   3404  FALL       1
I__836/I                       InMux                          0              3841   3404  FALL       1
I__836/O                       InMux                        503              4344   3404  FALL       1
i36_4_lut_LC_5_4_2/in1         LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i36_4_lut_LC_5_4_2/ltout       LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__867/I                       CascadeMux                     0              5086   3404  RISE       1
I__867/O                       CascadeMux                     0              5086   3404  RISE       1
cmd_decoded_170_LC_5_4_3/in2   LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in2
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1192/I                    LocalMux                       0              3073   2662  FALL       1
I__1192/O                    LocalMux                     768              3841   2662  FALL       1
I__1206/I                    InMux                          0              3841   3404  FALL       1
I__1206/O                    InMux                        503              4344   3404  FALL       1
i1968_4_lut_LC_6_3_6/in1     LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i1968_4_lut_LC_6_3_6/ltout   LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__934/I                     CascadeMux                     0              5086   3404  RISE       1
I__934/O                     CascadeMux                     0              5086   3404  RISE       1
i2c_steps_i2_LC_6_3_7/in2    LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in2
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1199/I                       LocalMux                       0              3073   2662  FALL       1
I__1199/O                       LocalMux                     768              3841   2662  FALL       1
I__1221/I                       InMux                          0              3841   3404  FALL       1
I__1221/O                       InMux                        503              4344   3404  FALL       1
i1_4_lut_adj_10_LC_5_1_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i1_4_lut_adj_10_LC_5_1_6/ltout  LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__783/I                        CascadeMux                     0              5086   3404  RISE       1
I__783/O                        CascadeMux                     0              5086   3404  RISE       1
soft_SBADRi_i1_LC_5_1_7/in2     LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in2
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2119
------------------------------------------   ---- 
End-of-path arrival time (ps)                5192
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout             LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__447/I                                 LocalMux                       0              3073   2662  FALL       1
I__447/O                                 LocalMux                     768              3841   2662  FALL       1
I__451/I                                 InMux                          0              3841   3510  FALL       1
I__451/O                                 InMux                        503              4344   3510  FALL       1
motor_dir_bdd_4_lut_2380_LC_2_5_6/in0    LogicCell40_SEQ_MODE_0000      0              4344   3510  FALL       1
motor_dir_bdd_4_lut_2380_LC_2_5_6/ltout  LogicCell40_SEQ_MODE_0000    848              5192   3510  RISE       1
I__464/I                                 CascadeMux                     0              5192   3510  RISE       1
I__464/O                                 CascadeMux                     0              5192   3510  RISE       1
drv_cnt_i0_i1_LC_2_5_7/in2               LogicCell40_SEQ_MODE_1000      0              5192   3510  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i2_LC_4_3_2/in3
Capture Clock    : i2c_cmd_0___i2_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 3607p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           2914
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5289
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                  SB_I2C_FIFO                  693              2375   3157  FALL       2
I__678/I                     DummyBuf                       0              2375   3157  FALL       1
I__678/O                     DummyBuf                       0              2375   3157  FALL       1
I__679/I                     Odrv4                          0              2375   3157  FALL       1
I__679/O                     Odrv4                        649              3024   3157  FALL       1
I__680/I                     Span4Mux_h                     0              3024   3157  FALL       1
I__680/O                     Span4Mux_h                   543              3567   3157  FALL       1
I__682/I                     Span4Mux_s2_v                  0              3567   3607  FALL       1
I__682/O                     Span4Mux_s2_v                450              4018   3607  FALL       1
I__684/I                     LocalMux                       0              4018   3607  FALL       1
I__684/O                     LocalMux                     768              4786   3607  FALL       1
I__685/I                     InMux                          0              4786   3607  FALL       1
I__685/O                     InMux                        503              5289   3607  FALL       1
i2c_cmd_0___i2_LC_4_3_2/in3  LogicCell40_SEQ_MODE_1000      0              5289   3607  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i3_LC_5_3_2/in3
Capture Clock    : i2c_cmd_0___i3_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 3622p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 708
+ Data Path Delay                           2914
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5304
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                  SB_I2C_FIFO                  708              2390   3171  FALL       3
I__788/I                     DummyBuf                       0              2390   3171  FALL       1
I__788/O                     DummyBuf                       0              2390   3171  FALL       1
I__790/I                     Odrv4                          0              2390   3622  FALL       1
I__790/O                     Odrv4                        649              3039   3622  FALL       1
I__793/I                     Span4Mux_h                     0              3039   3622  FALL       1
I__793/O                     Span4Mux_h                   543              3582   3622  FALL       1
I__796/I                     Span4Mux_s2_v                  0              3582   3622  FALL       1
I__796/O                     Span4Mux_s2_v                450              4032   3622  FALL       1
I__799/I                     LocalMux                       0              4032   3622  FALL       1
I__799/O                     LocalMux                     768              4800   3622  FALL       1
I__800/I                     InMux                          0              4800   3622  FALL       1
I__800/O                     InMux                        503              5304   3622  FALL       1
i2c_cmd_0___i3_LC_5_3_2/in3  LogicCell40_SEQ_MODE_1000      0              5304   3622  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i1_LC_5_3_3/in3
Capture Clock    : i2c_cmd_0___i1_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 3639p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 725
+ Data Path Delay                           2914
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5321
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  725              2407   3189  FALL       2
I__765/I                     DummyBuf                       0              2407   3189  FALL       1
I__765/O                     DummyBuf                       0              2407   3189  FALL       1
I__766/I                     Odrv4                          0              2407   3189  FALL       1
I__766/O                     Odrv4                        649              3056   3189  FALL       1
I__767/I                     Span4Mux_h                     0              3056   3189  FALL       1
I__767/O                     Span4Mux_h                   543              3599   3189  FALL       1
I__769/I                     Span4Mux_s2_v                  0              3599   3639  FALL       1
I__769/O                     Span4Mux_s2_v                450              4050   3639  FALL       1
I__771/I                     LocalMux                       0              4050   3639  FALL       1
I__771/O                     LocalMux                     768              4818   3639  FALL       1
I__772/I                     InMux                          0              4818   3639  FALL       1
I__772/O                     InMux                        503              5321   3639  FALL       1
i2c_cmd_0___i1_LC_5_3_3/in3  LogicCell40_SEQ_MODE_1000      0              5321   3639  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_5_3_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i14_LC_2_3_4/lcout
Path End         : PWM_duty_i0_i5_LC_0_6_1/in3
Capture Clock    : PWM_duty_i0_i5_LC_0_6_1/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_2_3_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i14_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3655  FALL       1
I__374/I                        Odrv4                          0              3073   3655  FALL       1
I__374/O                        Odrv4                        649              3722   3655  FALL       1
I__375/I                        Span4Mux_s2_h                  0              3722   3655  FALL       1
I__375/O                        Span4Mux_s2_h                344              4066   3655  FALL       1
I__376/I                        LocalMux                       0              4066   3655  FALL       1
I__376/O                        LocalMux                     768              4834   3655  FALL       1
I__377/I                        InMux                          0              4834   3655  FALL       1
I__377/O                        InMux                        503              5338   3655  FALL       1
PWM_duty_i0_i5_LC_0_6_1/in3     LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : PWM_G_157_LC_0_7_3/in0
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__449/I                      Odrv4                          0              3073   3655  FALL       1
I__449/O                      Odrv4                        649              3722   3655  FALL       1
I__455/I                      Span4Mux_s2_h                  0              3722   3655  FALL       1
I__455/O                      Span4Mux_s2_h                344              4066   3655  FALL       1
I__459/I                      LocalMux                       0              4066   3655  FALL       1
I__459/O                      LocalMux                     768              4834   3655  FALL       1
I__460/I                      InMux                          0              4834   3655  FALL       1
I__460/O                      InMux                        503              5338   3655  FALL       1
PWM_G_157_LC_0_7_3/in0        LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_2_5_7/lcout
Path End         : PWM_R_158_LC_0_7_0/in3
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       7
I__449/I                      Odrv4                          0              3073   3655  FALL       1
I__449/O                      Odrv4                        649              3722   3655  FALL       1
I__455/I                      Span4Mux_s2_h                  0              3722   3655  FALL       1
I__455/O                      Span4Mux_s2_h                344              4066   3655  FALL       1
I__459/I                      LocalMux                       0              4066   3655  FALL       1
I__459/O                      LocalMux                     768              4834   3655  FALL       1
I__461/I                      InMux                          0              4834   3655  FALL       1
I__461/O                      InMux                        503              5338   3655  FALL       1
PWM_R_158_LC_0_7_0/in3        LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : PWM_G_157_LC_0_7_3/in1
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       9
I__503/I                      Odrv4                          0              3073   3655  FALL       1
I__503/O                      Odrv4                        649              3722   3655  FALL       1
I__510/I                      Span4Mux_s2_h                  0              3722   3655  FALL       1
I__510/O                      Span4Mux_s2_h                344              4066   3655  FALL       1
I__512/I                      LocalMux                       0              4066   3655  FALL       1
I__512/O                      LocalMux                     768              4834   3655  FALL       1
I__514/I                      InMux                          0              4834   3655  FALL       1
I__514/O                      InMux                        503              5338   3655  FALL       1
PWM_G_157_LC_0_7_3/in1        LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : PWM_B_156_LC_1_7_2/in0
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       9
I__503/I                      Odrv4                          0              3073   3655  FALL       1
I__503/O                      Odrv4                        649              3722   3655  FALL       1
I__510/I                      Span4Mux_s2_h                  0              3722   3655  FALL       1
I__510/O                      Span4Mux_s2_h                344              4066   3655  FALL       1
I__513/I                      LocalMux                       0              4066   3655  FALL       1
I__513/O                      LocalMux                     768              4834   3655  FALL       1
I__516/I                      InMux                          0              4834   3655  FALL       1
I__516/O                      InMux                        503              5338   3655  FALL       1
PWM_B_156_LC_1_7_2/in0        LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : PWM_R_158_LC_0_7_0/in2
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       9
I__503/I                      Odrv4                          0              3073   3655  FALL       1
I__503/O                      Odrv4                        649              3722   3655  FALL       1
I__510/I                      Span4Mux_s2_h                  0              3722   3655  FALL       1
I__510/O                      Span4Mux_s2_h                344              4066   3655  FALL       1
I__512/I                      LocalMux                       0              4066   3655  FALL       1
I__512/O                      LocalMux                     768              4834   3655  FALL       1
I__515/I                      InMux                          0              4834   3655  FALL       1
I__515/O                      InMux                        503              5338   3655  FALL       1
I__517/I                      CascadeMux                     0              5338   3655  FALL       1
I__517/O                      CascadeMux                     0              5338   3655  FALL       1
PWM_R_158_LC_0_7_0/in2        LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i8_LC_5_3_4/in3
Capture Clock    : i2c_cmd_0___i8_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 3696p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 690
+ Data Path Delay                           3006
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5378
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                  SB_I2C_FIFO                  690              2372   3153  FALL       2
I__757/I                     DummyBuf                       0              2372   3153  FALL       1
I__757/O                     DummyBuf                       0              2372   3153  FALL       1
I__758/I                     Odrv4                          0              2372   3153  FALL       1
I__758/O                     Odrv4                        649              3021   3153  FALL       1
I__759/I                     Span4Mux_h                     0              3021   3153  FALL       1
I__759/O                     Span4Mux_h                   543              3564   3153  FALL       1
I__761/I                     Span4Mux_h                     0              3564   3696  FALL       1
I__761/O                     Span4Mux_h                   543              4107   3696  FALL       1
I__763/I                     LocalMux                       0              4107   3696  FALL       1
I__763/O                     LocalMux                     768              4875   3696  FALL       1
I__764/I                     InMux                          0              4875   3696  FALL       1
I__764/O                     InMux                        503              5378   3696  FALL       1
i2c_cmd_0___i8_LC_5_3_4/in3  LogicCell40_SEQ_MODE_1000      0              5378   3696  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_5_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i7_LC_5_3_6/in3
Capture Clock    : i2c_cmd_0___i7_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 3700p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           3007
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5382
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                  SB_I2C_FIFO                  693              2375   3157  FALL       3
I__898/I                     DummyBuf                       0              2375   3157  FALL       1
I__898/O                     DummyBuf                       0              2375   3157  FALL       1
I__900/I                     Odrv4                          0              2375   3157  FALL       1
I__900/O                     Odrv4                        649              3024   3157  FALL       1
I__902/I                     Span4Mux_h                     0              3024   3157  FALL       1
I__902/O                     Span4Mux_h                   543              3567   3157  FALL       1
I__905/I                     Span4Mux_h                     0              3567   3700  FALL       1
I__905/O                     Span4Mux_h                   543              4110   3700  FALL       1
I__907/I                     LocalMux                       0              4110   3700  FALL       1
I__907/O                     LocalMux                     768              4879   3700  FALL       1
I__908/I                     InMux                          0              4879   3700  FALL       1
I__908/O                     InMux                        503              5382   3700  FALL       1
i2c_cmd_0___i7_LC_5_3_6/in3  LogicCell40_SEQ_MODE_1000      0              5382   3700  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_5_3_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i3_LC_4_1_2/in3
Capture Clock    : soft_SBADRi_i3_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 3762p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2371
------------------------------------------   ---- 
End-of-path arrival time (ps)                5444
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1032/I                    Odrv4                          0              3073   3761  FALL       1
I__1032/O                    Odrv4                        649              3722   3761  FALL       1
I__1042/I                    Span4Mux_s2_v                  0              3722   3761  FALL       1
I__1042/O                    Span4Mux_s2_v                450              4172   3761  FALL       1
I__1056/I                    LocalMux                       0              4172   3761  FALL       1
I__1056/O                    LocalMux                     768              4940   3761  FALL       1
I__1065/I                    InMux                          0              4940   3761  FALL       1
I__1065/O                    InMux                        503              5444   3761  FALL       1
soft_SBADRi_i3_LC_4_1_2/in3  LogicCell40_SEQ_MODE_1000      0              5444   3761  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i6_LC_5_3_7/in3
Capture Clock    : i2c_cmd_0___i6_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 3802p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 689
+ Data Path Delay                           3113
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5484
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                  SB_I2C_FIFO                  689              2371   3259  FALL       2
I__748/I                     DummyBuf                       0              2371   3259  FALL       1
I__748/O                     DummyBuf                       0              2371   3259  FALL       1
I__749/I                     Odrv4                          0              2371   3259  FALL       1
I__749/O                     Odrv4                        649              3020   3259  FALL       1
I__751/I                     Span4Mux_h                     0              3020   3802  FALL       1
I__751/O                     Span4Mux_h                   543              3563   3802  FALL       1
I__753/I                     Span4Mux_v                     0              3563   3802  FALL       1
I__753/O                     Span4Mux_v                   649              4212   3802  FALL       1
I__755/I                     LocalMux                       0              4212   3802  FALL       1
I__755/O                     LocalMux                     768              4980   3802  FALL       1
I__756/I                     InMux                          0              4980   3802  FALL       1
I__756/O                     InMux                        503              5484   3802  FALL       1
i2c_cmd_0___i6_LC_5_3_7/in3  LogicCell40_SEQ_MODE_1000      0              5484   3802  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i10_LC_2_7_2/in3
Capture Clock    : drv_clk_counter_602__i10_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__561/I                                   LocalMux                       0              3073   2662  FALL       1
I__561/O                                   LocalMux                     768              3841   2662  FALL       1
I__564/I                                   InMux                          0              3841   2662  FALL       1
I__564/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i9_LC_2_7_1/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i9_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       1
I__660/I                                   InMux                          0              5006   3828  FALL       1
I__660/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i10_LC_2_7_2/in3      LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i8_LC_2_7_0/lcout
Path End         : drv_clk_counter_602__i9_LC_2_7_1/in3
Capture Clock    : drv_clk_counter_602__i9_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i8_LC_2_7_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__569/I                                   LocalMux                       0              3073   2662  FALL       1
I__569/O                                   LocalMux                     768              3841   2662  FALL       1
I__572/I                                   InMux                          0              3841   2662  FALL       1
I__572/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i8_LC_2_7_0/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i8_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__558/I                                   InMux                          0              5006   3828  FALL       1
I__558/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i9_LC_2_7_1/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i6_LC_2_6_6/lcout
Path End         : drv_clk_counter_602__i7_LC_2_6_7/in3
Capture Clock    : drv_clk_counter_602__i7_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i6_LC_2_6_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__581/I                                   LocalMux                       0              3073   2662  FALL       1
I__581/O                                   LocalMux                     768              3841   2662  FALL       1
I__583/I                                   InMux                          0              3841   2662  FALL       1
I__583/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i6_LC_2_6_6/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i6_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__574/I                                   InMux                          0              5006   3828  FALL       1
I__574/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i7_LC_2_6_7/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i5_LC_2_6_5/lcout
Path End         : drv_clk_counter_602__i6_LC_2_6_6/in3
Capture Clock    : drv_clk_counter_602__i6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i5_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__587/I                                   LocalMux                       0              3073   2662  FALL       1
I__587/O                                   LocalMux                     768              3841   2662  FALL       1
I__590/I                                   InMux                          0              3841   2662  FALL       1
I__590/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i5_LC_2_6_5/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__579/I                                   InMux                          0              5006   3828  FALL       1
I__579/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i6_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i4_LC_2_6_4/lcout
Path End         : drv_clk_counter_602__i5_LC_2_6_5/in3
Capture Clock    : drv_clk_counter_602__i5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i4_LC_2_6_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__593/I                                   LocalMux                       0              3073   2662  FALL       1
I__593/O                                   LocalMux                     768              3841   2662  FALL       1
I__596/I                                   InMux                          0              3841   2662  FALL       1
I__596/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i4_LC_2_6_4/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__584/I                                   InMux                          0              5006   3828  FALL       1
I__584/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i5_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i3_LC_2_6_3/lcout
Path End         : drv_clk_counter_602__i4_LC_2_6_4/in3
Capture Clock    : drv_clk_counter_602__i4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i3_LC_2_6_3/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__599/I                                   LocalMux                       0              3073   2662  FALL       1
I__599/O                                   LocalMux                     768              3841   2662  FALL       1
I__602/I                                   InMux                          0              3841   2662  FALL       1
I__602/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i3_LC_2_6_3/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__591/I                                   InMux                          0              5006   3828  FALL       1
I__591/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i4_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i2_LC_2_6_2/lcout
Path End         : drv_clk_counter_602__i3_LC_2_6_3/in3
Capture Clock    : drv_clk_counter_602__i3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i2_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__605/I                                   LocalMux                       0              3073   2662  FALL       1
I__605/O                                   LocalMux                     768              3841   2662  FALL       1
I__608/I                                   InMux                          0              3841   2662  FALL       1
I__608/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i2_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__597/I                                   InMux                          0              5006   3828  FALL       1
I__597/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i3_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i1_LC_2_6_1/lcout
Path End         : drv_clk_counter_602__i2_LC_2_6_2/in3
Capture Clock    : drv_clk_counter_602__i2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i1_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__431/I                                   LocalMux                       0              3073   2662  FALL       1
I__431/O                                   LocalMux                     768              3841   2662  FALL       1
I__434/I                                   InMux                          0              3841   2662  FALL       1
I__434/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i1_LC_2_6_1/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_602__i1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__603/I                                   InMux                          0              5006   3828  FALL       1
I__603/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_602__i2_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i6_LC_0_5_6/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/in3
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i6_LC_0_5_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__320/I                       LocalMux                       0              3073   2662  FALL       1
I__320/O                       LocalMux                     768              3841   2662  FALL       1
I__325/I                       InMux                          0              3841   2662  FALL       1
I__325/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i6_LC_0_5_6/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i6_LC_0_5_6/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       1
I__234/I                       InMux                          0              5006   3828  FALL       1
I__234/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i7_LC_0_5_7/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i5_LC_0_5_5/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/in3
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i5_LC_0_5_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__350/I                       LocalMux                       0              3073   2662  FALL       1
I__350/O                       LocalMux                     768              3841   2662  FALL       1
I__355/I                       InMux                          0              3841   2662  FALL       1
I__355/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i5_LC_0_5_5/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i5_LC_0_5_5/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__235/I                       InMux                          0              5006   3828  FALL       1
I__235/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i6_LC_0_5_6/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i4_LC_0_5_4/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/in3
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i4_LC_0_5_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__239/I                       LocalMux                       0              3073   2662  FALL       1
I__239/O                       LocalMux                     768              3841   2662  FALL       1
I__242/I                       InMux                          0              3841   2662  FALL       1
I__242/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i4_LC_0_5_4/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i4_LC_0_5_4/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__236/I                       InMux                          0              5006   3828  FALL       1
I__236/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i5_LC_0_5_5/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i3_LC_0_5_3/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/in3
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i3_LC_0_5_3/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__247/I                       LocalMux                       0              3073   2662  FALL       1
I__247/O                       LocalMux                     768              3841   2662  FALL       1
I__250/I                       InMux                          0              3841   2662  FALL       1
I__250/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i3_LC_0_5_3/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i3_LC_0_5_3/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__206/I                       InMux                          0              5006   3828  FALL       1
I__206/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i4_LC_0_5_4/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i2_LC_0_5_2/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/in3
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i2_LC_0_5_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__259/I                       LocalMux                       0              3073   2662  FALL       1
I__259/O                       LocalMux                     768              3841   2662  FALL       1
I__262/I                       InMux                          0              3841   2662  FALL       1
I__262/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i2_LC_0_5_2/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i2_LC_0_5_2/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__207/I                       InMux                          0              5006   3828  FALL       1
I__207/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i3_LC_0_5_3/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i1_LC_0_5_1/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/in3
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i1_LC_0_5_1/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__309/I                       LocalMux                       0              3073   2662  FALL       1
I__309/O                       LocalMux                     768              3841   2662  FALL       1
I__312/I                       InMux                          0              3841   2662  FALL       1
I__312/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i1_LC_0_5_1/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i1_LC_0_5_1/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__208/I                       InMux                          0              5006   3828  FALL       1
I__208/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i2_LC_0_5_2/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_0_5_0/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/in3
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_0_5_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__304/I                       LocalMux                       0              3073   2662  FALL       1
I__304/O                       LocalMux                     768              3841   2662  FALL       1
I__307/I                       InMux                          0              3841   2662  FALL       1
I__307/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i0_LC_0_5_0/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i0_LC_0_5_0/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__209/I                       InMux                          0              5006   3828  FALL       1
I__209/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i1_LC_0_5_1/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_1_7/lcout
Path End         : I2C_1/DATI4
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 3937p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                  -46
------------------------------------------   ---- 
End-of-path required time (ps)               1639

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3937  FALL       3
I__610/I                       Odrv12                         0              3073   3937  FALL       1
I__610/O                       Odrv12                      1232              4304   3937  FALL       1
I__613/I                       LocalMux                       0              4304   3937  FALL       1
I__613/O                       LocalMux                     768              5073   3937  FALL       1
I__615/I                       InMux                          0              5073   3937  FALL       1
I__615/O                       InMux                        503              5576   3937  FALL       1
I__616/I                       DummyBuf                       0              5576   3937  FALL       1
I__616/O                       DummyBuf                       0              5576   3937  FALL       1
I2C_1/DATI4                    SB_I2C_FIFO                    0              5576   3937  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i15_LC_2_3_5/lcout
Path End         : PWM_duty_i0_i6_LC_0_4_2/in3
Capture Clock    : PWM_duty_i0_i6_LC_0_4_2/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2569
------------------------------------------   ---- 
End-of-path arrival time (ps)                5642
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_2_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i15_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3960  FALL       1
I__370/I                        Odrv4                          0              3073   3960  FALL       1
I__370/O                        Odrv4                        649              3722   3960  FALL       1
I__371/I                        Span4Mux_v                     0              3722   3960  FALL       1
I__371/O                        Span4Mux_v                   649              4371   3960  FALL       1
I__372/I                        LocalMux                       0              4371   3960  FALL       1
I__372/O                        LocalMux                     768              5139   3960  FALL       1
I__373/I                        InMux                          0              5139   3960  FALL       1
I__373/O                        InMux                        503              5642   3960  FALL       1
PWM_duty_i0_i6_LC_0_4_2/in3     LogicCell40_SEQ_MODE_1000      0              5642   3960  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1131/I                     ClkMux                         0               795  RISE       1
I__1131/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i6_LC_0_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_steps_i0_LC_7_3_3/in0
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2569
------------------------------------------   ---- 
End-of-path arrival time (ps)                5642
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1196/I                    Odrv4                          0              3073   3960  FALL       1
I__1196/O                    Odrv4                        649              3722   3960  FALL       1
I__1214/I                    Span4Mux_v                     0              3722   3960  FALL       1
I__1214/O                    Span4Mux_v                   649              4371   3960  FALL       1
I__1231/I                    LocalMux                       0              4371   3960  FALL       1
I__1231/O                    LocalMux                     768              5139   3960  FALL       1
I__1238/I                    InMux                          0              5139   3960  FALL       1
I__1238/O                    InMux                        503              5642   3960  FALL       1
i2c_steps_i0_LC_7_3_3/in0    LogicCell40_SEQ_MODE_1000      0              5642   3960  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_5_1_3/lcout
Path End         : I2C_1/DATI2
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4027p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -136
------------------------------------------   ---- 
End-of-path required time (ps)               1549

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_5_1_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4027  FALL       3
I__711/I                       Odrv12                         0              3073   4027  FALL       1
I__711/O                       Odrv12                      1232              4304   4027  FALL       1
I__714/I                       LocalMux                       0              4304   4027  FALL       1
I__714/O                       LocalMux                     768              5073   4027  FALL       1
I__716/I                       InMux                          0              5073   4027  FALL       1
I__716/O                       InMux                        503              5576   4027  FALL       1
I__717/I                       DummyBuf                       0              5576   4027  FALL       1
I__717/O                       DummyBuf                       0              5576   4027  FALL       1
I2C_1/DATI2                    SB_I2C_FIFO                    0              5576   4027  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_2/lcout
Path End         : I2C_1/ADRI3
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4055p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -205
------------------------------------------   ---- 
End-of-path required time (ps)               1481

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4056  FALL       2
I__638/I                       Odrv4                          0              3073   4056  FALL       1
I__638/O                       Odrv4                        649              3722   4056  FALL       1
I__640/I                       Span4Mux_h                     0              3722   4056  FALL       1
I__640/O                       Span4Mux_h                   543              4265   4056  FALL       1
I__641/I                       LocalMux                       0              4265   4056  FALL       1
I__641/O                       LocalMux                     768              5033   4056  FALL       1
I__642/I                       InMux                          0              5033   4056  FALL       1
I__642/O                       InMux                        503              5536   4056  FALL       1
I__643/I                       DummyBuf                       0              5536   4056  FALL       1
I__643/O                       DummyBuf                       0              5536   4056  FALL       1
I2C_1/ADRI3                    SB_I2C_FIFO                    0              5536   4056  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_162_LC_4_2_3/lcout
Path End         : I2C_1/STBI
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4060p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -210
------------------------------------------   ---- 
End-of-path required time (ps)               1476

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_162_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4060  FALL       2
I__699/I                        Odrv4                          0              3073   4060  FALL       1
I__699/O                        Odrv4                        649              3722   4060  FALL       1
I__701/I                        Span4Mux_h                     0              3722   4060  FALL       1
I__701/O                        Span4Mux_h                   543              4265   4060  FALL       1
I__703/I                        LocalMux                       0              4265   4060  FALL       1
I__703/O                        LocalMux                     768              5033   4060  FALL       1
I__704/I                        InMux                          0              5033   4060  FALL       1
I__704/O                        InMux                        503              5536   4060  FALL       1
I__705/I                        DummyBuf                       0              5536   4060  FALL       1
I__705/O                        DummyBuf                       0              5536   4060  FALL       1
I2C_1/STBI                      SB_I2C_FIFO                    0              5536   4060  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_5/lcout
Path End         : I2C_1/ADRI0
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4061p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -170
------------------------------------------   ---- 
End-of-path required time (ps)               1515

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4061  FALL       2
I__688/I                       Odrv12                         0              3073   4061  FALL       1
I__688/O                       Odrv12                      1232              4304   4061  FALL       1
I__690/I                       LocalMux                       0              4304   4061  FALL       1
I__690/O                       LocalMux                     768              5073   4061  FALL       1
I__692/I                       InMux                          0              5073   4061  FALL       1
I__692/O                       InMux                        503              5576   4061  FALL       1
I__693/I                       DummyBuf                       0              5576   4061  FALL       1
I__693/O                       DummyBuf                       0              5576   4061  FALL       1
I2C_1/ADRI0                    SB_I2C_FIFO                    0              5576   4061  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_161_LC_4_1_4/lcout
Path End         : I2C_1/WEI
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4150p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -259
------------------------------------------   ---- 
End-of-path required time (ps)               1426

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_161_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4150  FALL       3
I__630/I                       Odrv12                         0              3073   4150  FALL       1
I__630/O                       Odrv12                      1232              4304   4150  FALL       1
I__633/I                       LocalMux                       0              4304   4150  FALL       1
I__633/O                       LocalMux                     768              5073   4150  FALL       1
I__634/I                       InMux                          0              5073   4150  FALL       1
I__634/O                       InMux                        503              5576   4150  FALL       1
I__635/I                       DummyBuf                       0              5576   4150  FALL       1
I__635/O                       DummyBuf                       0              5576   4150  FALL       1
I2C_1/WEI                      SB_I2C_FIFO                    0              5576   4150  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i7_LC_2_6_7/lcout
Path End         : drv_clk_counter_602__i8_LC_2_7_0/in3
Capture Clock    : drv_clk_counter_602__i8_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2887
------------------------------------------   ---- 
End-of-path arrival time (ps)                5960
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i7_LC_2_6_7/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__576/I                                   LocalMux                       0              3073   2662  FALL       1
I__576/O                                   LocalMux                     768              3841   2662  FALL       1
I__578/I                                   InMux                          0              3841   2662  FALL       1
I__578/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_602__i7_LC_2_6_7/in1       LogicCell40_SEQ_MODE_1000      0              4344   4278  FALL       1
drv_clk_counter_602__i7_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    662              5006   4278  FALL       1
IN_MUX_bfv_2_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              5006   4278  FALL       1
IN_MUX_bfv_2_7_0_/carryinitout             ICE_CARRY_IN_MUX             450              5457   4278  FALL       2
I__566/I                                   InMux                          0              5457   4278  FALL       1
I__566/O                                   InMux                        503              5960   4278  FALL       1
drv_clk_counter_602__i8_LC_2_7_0/in3       LogicCell40_SEQ_MODE_1000      0              5960   4278  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_1_7/lcout
Path End         : I2C_1/ADRI1
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4321p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -179
------------------------------------------   ---- 
End-of-path required time (ps)               1507

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2755
------------------------------------------   ---- 
End-of-path arrival time (ps)                5828
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4321  FALL       2
I__773/I                       Odrv4                          0              3073   4321  FALL       1
I__773/O                       Odrv4                        649              3722   4321  FALL       1
I__775/I                       Span4Mux_h                     0              3722   4321  FALL       1
I__775/O                       Span4Mux_h                   543              4265   4321  FALL       1
I__777/I                       Span4Mux_s1_h                  0              4265   4321  FALL       1
I__777/O                       Span4Mux_s1_h                291              4556   4321  FALL       1
I__778/I                       LocalMux                       0              4556   4321  FALL       1
I__778/O                       LocalMux                     768              5324   4321  FALL       1
I__779/I                       InMux                          0              5324   4321  FALL       1
I__779/O                       InMux                        503              5828   4321  FALL       1
I__780/I                       DummyBuf                       0              5828   4321  FALL       1
I__780/O                       DummyBuf                       0              5828   4321  FALL       1
I2C_1/ADRI1                    SB_I2C_FIFO                    0              5828   4321  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : hard_SBSTBi_162_LC_4_2_3/in2
Capture Clock    : hard_SBSTBi_162_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 4344p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2953
------------------------------------------   ---- 
End-of-path arrival time (ps)                6026
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout              LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1157/I                                Odrv4                          0              3073   4344  FALL       1
I__1157/O                                Odrv4                        649              3722   4344  FALL       1
I__1166/I                                Span4Mux_s2_v                  0              3722   4344  FALL       1
I__1166/O                                Span4Mux_s2_v                450              4172   4344  FALL       1
I__1175/I                                LocalMux                       0              4172   4344  FALL       1
I__1175/O                                LocalMux                     768              4940   4344  FALL       1
I__1180/I                                InMux                          0              4940   4344  FALL       1
I__1180/O                                InMux                        503              5444   4344  FALL       1
i2318_2_lut_rep_45_3_lut_LC_4_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5444   4344  FALL       1
i2318_2_lut_rep_45_3_lut_LC_4_2_2/ltout  LogicCell40_SEQ_MODE_0000    583              6026   4344  RISE       1
I__706/I                                 CascadeMux                     0              6026   4344  RISE       1
I__706/O                                 CascadeMux                     0              6026   4344  RISE       1
hard_SBSTBi_162_LC_4_2_3/in2             LogicCell40_SEQ_MODE_1000      0              6026   4344  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
hard_SBSTBi_162_LC_4_2_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_6_3_2/lcout
Path End         : I2C_1/ADRI2
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4421p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -225
------------------------------------------   ---- 
End-of-path required time (ps)               1460

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2808
------------------------------------------   ---- 
End-of-path arrival time (ps)                5881
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_6_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4421  FALL       3
I__876/I                       Odrv12                         0              3073   4421  FALL       1
I__876/O                       Odrv12                      1232              4304   4421  FALL       1
I__879/I                       Span12Mux_s2_v                 0              4304   4421  FALL       1
I__879/O                       Span12Mux_s2_v               305              4609   4421  FALL       1
I__881/I                       LocalMux                       0              4609   4421  FALL       1
I__881/O                       LocalMux                     768              5377   4421  FALL       1
I__882/I                       InMux                          0              5377   4421  FALL       1
I__882/O                       InMux                        503              5881   4421  FALL       1
I__883/I                       DummyBuf                       0              5881   4421  FALL       1
I__883/O                       DummyBuf                       0              5881   4421  FALL       1
I2C_1/ADRI2                    SB_I2C_FIFO                    0              5881   4421  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__622/I    DummyBuf         0                 0  RISE       1
I__622/O    DummyBuf         0                 0  RISE       1
I__623/I    GlobalMux        0                 0  RISE       1
I__623/O    GlobalMux      795               795  RISE       1
I__624/I    ClkMux           0               795  RISE       1
I__624/O    ClkMux         887              1682  RISE       1
I__626/I    DummyBuf         0              1682  RISE       1
I__626/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i0_LC_2_6_0/lcout
Path End         : drv_clk_counter_602__i1_LC_2_6_1/in3
Capture Clock    : drv_clk_counter_602__i1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 4477p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3086
------------------------------------------   ---- 
End-of-path arrival time (ps)                6159
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       2
I__436/I                                   Odrv4                          0              3073   3311  FALL       1
I__436/O                                   Odrv4                        649              3722   3311  FALL       1
I__438/I                                   LocalMux                       0              3722   3311  FALL       1
I__438/O                                   LocalMux                     768              4490   3311  FALL       1
I__440/I                                   InMux                          0              4490   3311  FALL       1
I__440/O                                   InMux                        503              4993   3311  FALL       1
drv_clk_counter_602__i0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4993   4477  FALL       1
drv_clk_counter_602__i0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    662              5655   4477  FALL       2
I__429/I                                   InMux                          0              5655   4477  FALL       1
I__429/O                                   InMux                        503              6159   4477  FALL       1
drv_clk_counter_602__i1_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              6159   4477  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in0
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 4477p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3086
------------------------------------------   ---- 
End-of-path arrival time (ps)                6159
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1191/I                    Odrv12                         0              3073   4477  FALL       1
I__1191/O                    Odrv12                      1232              4304   4477  FALL       1
I__1203/I                    Span12Mux_s5_h                 0              4304   4477  FALL       1
I__1203/O                    Span12Mux_s5_h               583              4887   4477  FALL       1
I__1229/I                    LocalMux                       0              4887   4477  FALL       1
I__1229/O                    LocalMux                     768              5655   4477  FALL       1
I__1236/I                    InMux                          0              5655   4477  FALL       1
I__1236/O                    InMux                        503              6159   4477  FALL       1
hard_SBDATi_i7_LC_1_2_6/in0  LogicCell40_SEQ_MODE_1000      0              6159   4477  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in3
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__801/I                        LocalMux                       0              5218   4808  FALL       1
I__801/O                        LocalMux                     768              5987   4808  FALL       1
I__804/I                        InMux                          0              5987   4808  FALL       1
I__804/O                        InMux                        503              6490   4808  FALL       1
cmd_decoded_170_LC_5_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i2_LC_6_5_4/lcout
Path End         : cmd_decoded_170_LC_5_4_3/in1
Capture Clock    : cmd_decoded_170_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i2_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__962/I                            LocalMux                       0              3073   4808  FALL       1
I__962/O                            LocalMux                     768              3841   4808  FALL       1
I__964/I                            InMux                          0              3841   4808  FALL       1
I__964/O                            InMux                        503              4344   4808  FALL       1
i1_2_lut_3_lut_LC_6_4_2/in3         LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1_2_lut_3_lut_LC_6_4_2/lcout       LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__926/I                            LocalMux                       0              5218   4808  FALL       1
I__926/O                            LocalMux                     768              5987   4808  FALL       1
I__927/I                            InMux                          0              5987   4808  FALL       1
I__927/O                            InMux                        503              6490   4808  FALL       1
cmd_decoded_170_LC_5_4_3/in1        LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1124/I                     ClkMux                         0               795  RISE       1
I__1124/O                     ClkMux                       887              1682  RISE       1
cmd_decoded_170_LC_5_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i2_LC_6_3_7/in0
Capture Clock    : i2c_steps_i2_LC_6_3_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__992/I                       LocalMux                       0              3073   3510  FALL       1
I__992/O                       LocalMux                     768              3841   3510  FALL       1
I__1004/I                      InMux                          0              3841   4808  FALL       1
I__1004/O                      InMux                        503              4344   4808  FALL       1
i1_2_lut_adj_8_LC_6_3_4/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1_2_lut_adj_8_LC_6_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__935/I                       LocalMux                       0              5218   4808  FALL       1
I__935/O                       LocalMux                     768              5987   4808  FALL       1
I__936/I                       InMux                          0              5987   4808  FALL       1
I__936/O                       InMux                        503              6490   4808  FALL       1
i2c_steps_i2_LC_6_3_7/in0      LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_cnt_599_600__i1_LC_7_3_0/in1
Capture Clock    : i2c_cnt_599_600__i1_LC_7_3_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1155/I                             LocalMux                       0              3073   4808  FALL       1
I__1155/O                             LocalMux                     768              3841   4808  FALL       1
I__1162/I                             InMux                          0              3841   4808  FALL       1
I__1162/O                             InMux                        503              4344   4808  FALL       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1_2_lut_rep_46_4_lut_LC_6_4_4/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__1240/I                             LocalMux                       0              5218   4808  FALL       1
I__1240/O                             LocalMux                     768              5987   4808  FALL       1
I__1241/I                             InMux                          0              5987   4808  FALL       1
I__1241/O                             InMux                        503              6490   4808  FALL       1
i2c_cnt_599_600__i1_LC_7_3_0/in1      LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i1_LC_7_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in0
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1193/I                          LocalMux                       0              3073   3510  FALL       1
I__1193/O                          LocalMux                     768              3841   3510  FALL       1
I__1208/I                          InMux                          0              3841   4808  FALL       1
I__1208/O                          InMux                        503              4344   4808  FALL       1
i1555_2_lut_rep_50_LC_6_2_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1555_2_lut_rep_50_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       4
I__886/I                           LocalMux                       0              5218   4808  FALL       1
I__886/O                           LocalMux                     768              5987   4808  FALL       1
I__890/I                           InMux                          0              5987   4808  FALL       1
I__890/O                           InMux                        503              6490   4808  FALL       1
soft_SBADRi_i1_LC_5_1_7/in0        LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in3
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1194/I                       LocalMux                       0              3073   2662  FALL       1
I__1194/O                       LocalMux                     768              3841   2662  FALL       1
I__1211/I                       InMux                          0              3841   4808  FALL       1
I__1211/O                       InMux                        503              4344   4808  FALL       1
i1_2_lut_rep_48_LC_4_2_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1_2_lut_rep_48_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__686/I                        LocalMux                       0              5218   4808  FALL       1
I__686/O                        LocalMux                     768              5987   4808  FALL       1
I__687/I                        InMux                          0              5987   4808  FALL       1
I__687/O                        InMux                        503              6490   4808  FALL       1
hard_SBWRi_161_LC_4_1_4/in3     LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_stat_i6_LC_6_2_3/in1
Capture Clock    : i2c_stat_i6_LC_6_2_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout       LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1159/I                         LocalMux                       0              3073   3245  FALL       1
I__1159/O                         LocalMux                     768              3841   3245  FALL       1
I__1171/I                         InMux                          0              3841   3245  FALL       1
I__1171/O                         InMux                        503              4344   3245  FALL       1
i2316_3_lut_4_lut_LC_6_2_0/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i2316_3_lut_4_lut_LC_6_2_0/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__896/I                          LocalMux                       0              5218   4808  FALL       1
I__896/O                          LocalMux                     768              5987   4808  FALL       1
I__897/I                          InMux                          0              5987   4808  FALL       1
I__897/O                          InMux                        503              6490   4808  FALL       1
i2c_stat_i6_LC_6_2_3/in1          LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1113/I                     ClkMux                         0               795  RISE       1
I__1113/O                     ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_2_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/in3
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3774
------------------------------------------   ---- 
End-of-path arrival time (ps)                6847
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       9
I__500/I                                      LocalMux                       0              3073   3404  FALL       1
I__500/O                                      LocalMux                     768              3841   3404  FALL       1
I__505/I                                      InMux                          0              3841   5165  FALL       1
I__505/O                                      InMux                        503              4344   5165  FALL       1
i1456_3_lut_3_lut_4_lut_4_lut_LC_2_5_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   5165  FALL       1
i1456_3_lut_3_lut_4_lut_4_lut_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   5165  FALL       1
I__555/I                                      LocalMux                       0              5576   5165  FALL       1
I__555/O                                      LocalMux                     768              6344   5165  FALL       1
I__556/I                                      InMux                          0              6344   5165  FALL       1
I__556/O                                      InMux                        503              6847   5165  FALL       1
drv_cnt_i0_i2_LC_2_5_1/in3                    LogicCell40_SEQ_MODE_1000      0              6847   5165  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i0_LC_7_3_3/in1
Capture Clock    : i2c_steps_i0_LC_7_3_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3774
------------------------------------------   ---- 
End-of-path arrival time (ps)                6847
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__993/I                     LocalMux                       0              3073   5165  FALL       1
I__993/O                     LocalMux                     768              3841   5165  FALL       1
I__1008/I                    InMux                          0              3841   5165  FALL       1
I__1008/O                    InMux                        503              4344   5165  FALL       1
i1669_4_lut_LC_7_3_7/in1     LogicCell40_SEQ_MODE_0000      0              4344   5165  FALL       1
i1669_4_lut_LC_7_3_7/lcout   LogicCell40_SEQ_MODE_0000   1232              5576   5165  FALL       1
I__983/I                     LocalMux                       0              5576   5165  FALL       1
I__983/O                     LocalMux                     768              6344   5165  FALL       1
I__984/I                     InMux                          0              6344   5165  FALL       1
I__984/O                     InMux                        503              6847   5165  FALL       1
i2c_steps_i0_LC_7_3_3/in1    LogicCell40_SEQ_MODE_1000      0              6847   5165  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_2_5_1/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/in3
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3827
------------------------------------------   ---- 
End-of-path arrival time (ps)                6900
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_2_5_1/lcout                LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       9
I__502/I                                    LocalMux                       0              3073   5218  FALL       1
I__502/O                                    LocalMux                     768              3841   5218  FALL       1
I__509/I                                    InMux                          0              3841   5218  FALL       1
I__509/O                                    InMux                        503              4344   5218  FALL       1
i1_3_lut_rep_37_4_lut_4_lut_LC_1_6_4/in0    LogicCell40_SEQ_MODE_0000      0              4344   5218  FALL       1
i1_3_lut_rep_37_4_lut_4_lut_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5218  FALL       1
I__462/I                                    LocalMux                       0              5629   5218  FALL       1
I__462/O                                    LocalMux                     768              6397   5218  FALL       1
I__463/I                                    InMux                          0              6397   5218  FALL       1
I__463/O                                    InMux                        503              6900   5218  FALL       1
drv_cnt_i0_i1_LC_2_5_7/in3                  LogicCell40_SEQ_MODE_1000      0              6900   5218  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in2
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3827
------------------------------------------   ---- 
End-of-path arrival time (ps)                6900
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1035/I                       LocalMux                       0              3073   5218  FALL       1
I__1035/O                       LocalMux                     768              3841   5218  FALL       1
I__1048/I                       InMux                          0              3841   5218  FALL       1
I__1048/O                       InMux                        503              4344   5218  FALL       1
i1_2_lut_rep_53_LC_7_2_2/in0    LogicCell40_SEQ_MODE_0000      0              4344   5218  FALL       1
i1_2_lut_rep_53_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5218  FALL       1
I__952/I                        LocalMux                       0              5629   5218  FALL       1
I__952/O                        LocalMux                     768              6397   5218  FALL       1
I__953/I                        InMux                          0              6397   5218  FALL       1
I__953/O                        InMux                        503              6900   5218  FALL       1
I__954/I                        CascadeMux                     0              6900   5218  FALL       1
I__954/O                        CascadeMux                     0              6900   5218  FALL       1
i2c_steps_i1_LC_7_2_0/in2       LogicCell40_SEQ_MODE_1000      0              6900   5218  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i6_LC_5_3_7/ce
Capture Clock    : i2c_cmd_0___i6_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__869/I                             Odrv4                          0              5218   5444  FALL       1
I__869/O                             Odrv4                        649              5867   5444  FALL       1
I__871/I                             LocalMux                       0              5867   5444  FALL       1
I__871/O                             LocalMux                     768              6636   5444  FALL       1
I__873/I                             CEMux                          0              6636   5444  FALL       1
I__873/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i6_LC_5_3_7/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_5_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i7_LC_5_3_6/ce
Capture Clock    : i2c_cmd_0___i7_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__869/I                             Odrv4                          0              5218   5444  FALL       1
I__869/O                             Odrv4                        649              5867   5444  FALL       1
I__871/I                             LocalMux                       0              5867   5444  FALL       1
I__871/O                             LocalMux                     768              6636   5444  FALL       1
I__873/I                             CEMux                          0              6636   5444  FALL       1
I__873/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i7_LC_5_3_6/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_5_3_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i8_LC_5_3_4/ce
Capture Clock    : i2c_cmd_0___i8_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__869/I                             Odrv4                          0              5218   5444  FALL       1
I__869/O                             Odrv4                        649              5867   5444  FALL       1
I__871/I                             LocalMux                       0              5867   5444  FALL       1
I__871/O                             LocalMux                     768              6636   5444  FALL       1
I__873/I                             CEMux                          0              6636   5444  FALL       1
I__873/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i8_LC_5_3_4/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_5_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i1_LC_5_3_3/ce
Capture Clock    : i2c_cmd_0___i1_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__869/I                             Odrv4                          0              5218   5444  FALL       1
I__869/O                             Odrv4                        649              5867   5444  FALL       1
I__871/I                             LocalMux                       0              5867   5444  FALL       1
I__871/O                             LocalMux                     768              6636   5444  FALL       1
I__873/I                             CEMux                          0              6636   5444  FALL       1
I__873/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i1_LC_5_3_3/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_5_3_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i3_LC_5_3_2/ce
Capture Clock    : i2c_cmd_0___i3_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__869/I                             Odrv4                          0              5218   5444  FALL       1
I__869/O                             Odrv4                        649              5867   5444  FALL       1
I__871/I                             LocalMux                       0              5867   5444  FALL       1
I__871/O                             LocalMux                     768              6636   5444  FALL       1
I__873/I                             CEMux                          0              6636   5444  FALL       1
I__873/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i3_LC_5_3_2/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1120/I                     ClkMux                         0               795  RISE       1
I__1120/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i1_LC_2_4_7/ce
Capture Clock    : PWM_duty_i0_i1_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__805/I                        LocalMux                       0              5867   5444  FALL       1
I__805/O                        LocalMux                     768              6636   5444  FALL       1
I__808/I                        CEMux                          0              6636   5444  FALL       1
I__808/O                        CEMux                        490              7126   5444  FALL       1
PWM_duty_i0_i1_LC_2_4_7/ce      LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i1_LC_2_4_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i7_LC_2_4_4/ce
Capture Clock    : PWM_duty_i0_i7_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__805/I                        LocalMux                       0              5867   5444  FALL       1
I__805/O                        LocalMux                     768              6636   5444  FALL       1
I__808/I                        CEMux                          0              6636   5444  FALL       1
I__808/O                        CEMux                        490              7126   5444  FALL       1
PWM_duty_i0_i7_LC_2_4_4/ce      LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i4_LC_2_4_3/ce
Capture Clock    : PWM_duty_i0_i4_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__805/I                        LocalMux                       0              5867   5444  FALL       1
I__805/O                        LocalMux                     768              6636   5444  FALL       1
I__808/I                        CEMux                          0              6636   5444  FALL       1
I__808/O                        CEMux                        490              7126   5444  FALL       1
PWM_duty_i0_i4_LC_2_4_3/ce      LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i4_LC_2_4_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i3_LC_2_4_2/ce
Capture Clock    : PWM_duty_i0_i3_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__805/I                        LocalMux                       0              5867   5444  FALL       1
I__805/O                        LocalMux                     768              6636   5444  FALL       1
I__808/I                        CEMux                          0              6636   5444  FALL       1
I__808/O                        CEMux                        490              7126   5444  FALL       1
PWM_duty_i0_i3_LC_2_4_2/ce      LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i3_LC_2_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i2_LC_2_4_1/ce
Capture Clock    : PWM_duty_i0_i2_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__805/I                        LocalMux                       0              5867   5444  FALL       1
I__805/O                        LocalMux                     768              6636   5444  FALL       1
I__808/I                        CEMux                          0              6636   5444  FALL       1
I__808/O                        CEMux                        490              7126   5444  FALL       1
PWM_duty_i0_i2_LC_2_4_1/ce      LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i2_LC_2_4_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i0_LC_2_4_0/ce
Capture Clock    : PWM_duty_i0_i0_LC_2_4_0/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__805/I                        LocalMux                       0              5867   5444  FALL       1
I__805/O                        LocalMux                     768              6636   5444  FALL       1
I__808/I                        CEMux                          0              6636   5444  FALL       1
I__808/O                        CEMux                        490              7126   5444  FALL       1
PWM_duty_i0_i0_LC_2_4_0/ce      LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i0_LC_2_4_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i5_LC_4_3_5/ce
Capture Clock    : i2c_cmd_0___i5_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__870/I                             Odrv4                          0              5218   5444  FALL       1
I__870/O                             Odrv4                        649              5867   5444  FALL       1
I__872/I                             LocalMux                       0              5867   5444  FALL       1
I__872/O                             LocalMux                     768              6636   5444  FALL       1
I__874/I                             CEMux                          0              6636   5444  FALL       1
I__874/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i5_LC_4_3_5/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i4_LC_4_3_4/ce
Capture Clock    : i2c_cmd_0___i4_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__870/I                             Odrv4                          0              5218   5444  FALL       1
I__870/O                             Odrv4                        649              5867   5444  FALL       1
I__872/I                             LocalMux                       0              5867   5444  FALL       1
I__872/O                             LocalMux                     768              6636   5444  FALL       1
I__874/I                             CEMux                          0              6636   5444  FALL       1
I__874/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i4_LC_4_3_4/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_4_3_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_0___i2_LC_4_3_2/ce
Capture Clock    : i2c_cmd_0___i2_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4053
------------------------------------------   ---- 
End-of-path arrival time (ps)                7126
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1195/I                            LocalMux                       0              3073   5444  FALL       1
I__1195/O                            LocalMux                     768              3841   5444  FALL       1
I__1213/I                            InMux                          0              3841   5444  FALL       1
I__1213/O                            InMux                        503              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   5444  FALL       1
i1_2_lut_3_lut_4_lut_LC_6_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5444  FALL       8
I__870/I                             Odrv4                          0              5218   5444  FALL       1
I__870/O                             Odrv4                        649              5867   5444  FALL       1
I__872/I                             LocalMux                       0              5867   5444  FALL       1
I__872/O                             LocalMux                     768              6636   5444  FALL       1
I__874/I                             CEMux                          0              6636   5444  FALL       1
I__874/O                             CEMux                        490              7126   5444  FALL       1
i2c_cmd_0___i2_LC_4_3_2/ce           LogicCell40_SEQ_MODE_1000      0              7126   5444  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_4_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_cnt_599_600__i2_LC_7_3_5/in0
Capture Clock    : i2c_cnt_599_600__i2_LC_7_3_5/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4066
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__992/I                              LocalMux                       0              3073   3510  FALL       1
I__992/O                              LocalMux                     768              3841   3510  FALL       1
I__1005/I                             InMux                          0              3841   5457  FALL       1
I__1005/O                             InMux                        503              4344   5457  FALL       1
i1_2_lut_rep_42_3_lut_LC_6_3_0/in3    LogicCell40_SEQ_MODE_0000      0              4344   5457  FALL       1
i1_2_lut_rep_42_3_lut_LC_6_3_0/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5457  FALL       1
I__1152/I                             Odrv4                          0              5218   5457  FALL       1
I__1152/O                             Odrv4                        649              5867   5457  FALL       1
I__1153/I                             LocalMux                       0              5867   5457  FALL       1
I__1153/O                             LocalMux                     768              6636   5457  FALL       1
I__1154/I                             InMux                          0              6636   5457  FALL       1
I__1154/O                             InMux                        503              7139   5457  FALL       1
i2c_cnt_599_600__i2_LC_7_3_5/in0      LogicCell40_SEQ_MODE_1000      0              7139   5457  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1121/I                         ClkMux                         0               795  RISE       1
I__1121/O                         ClkMux                       887              1682  RISE       1
i2c_cnt_599_600__i2_LC_7_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : i2c_steps_i3_LC_5_2_4/in1
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4066
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1155/I                       LocalMux                       0              3073   4808  FALL       1
I__1155/O                       LocalMux                     768              3841   4808  FALL       1
I__1161/I                       InMux                          0              3841   5457  FALL       1
I__1161/O                       InMux                        503              4344   5457  FALL       1
i2_3_lut_rep_54_LC_6_4_0/in3    LogicCell40_SEQ_MODE_0000      0              4344   5457  FALL       1
i2_3_lut_rep_54_LC_6_4_0/lcout  LogicCell40_SEQ_MODE_0000    874              5218   5457  FALL       4
I__914/I                        Odrv4                          0              5218   5457  FALL       1
I__914/O                        Odrv4                        649              5867   5457  FALL       1
I__918/I                        LocalMux                       0              5867   5457  FALL       1
I__918/O                        LocalMux                     768              6636   5457  FALL       1
I__919/I                        InMux                          0              6636   5457  FALL       1
I__919/O                        InMux                        503              7139   5457  FALL       1
i2c_steps_i3_LC_5_2_4/in1       LogicCell40_SEQ_MODE_1000      0              7139   5457  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in3
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4066
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1193/I                          LocalMux                       0              3073   3510  FALL       1
I__1193/O                          LocalMux                     768              3841   3510  FALL       1
I__1208/I                          InMux                          0              3841   4808  FALL       1
I__1208/O                          InMux                        503              4344   4808  FALL       1
i1555_2_lut_rep_50_LC_6_2_5/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1555_2_lut_rep_50_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       4
I__887/I                           Odrv4                          0              5218   5457  FALL       1
I__887/O                           Odrv4                        649              5867   5457  FALL       1
I__891/I                           LocalMux                       0              5867   5457  FALL       1
I__891/O                           LocalMux                     768              6636   5457  FALL       1
I__892/I                           InMux                          0              6636   5457  FALL       1
I__892/O                           InMux                        503              7139   5457  FALL       1
soft_SBADRi_i0_LC_4_2_5/in3        LogicCell40_SEQ_MODE_1000      0              7139   5457  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : PWM_B_156_LC_1_7_2/in3
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 5722p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4331
------------------------------------------   ---- 
End-of-path arrival time (ps)                7404
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__559/I                                LocalMux                       0              3073   5722  FALL       1
I__559/O                                LocalMux                     768              3841   5722  FALL       1
I__562/I                                InMux                          0              3841   5722  FALL       1
I__562/O                                InMux                        503              4344   5722  FALL       1
i1591_4_lut_LC_1_6_2/in3                LogicCell40_SEQ_MODE_0000      0              4344   5722  FALL       1
i1591_4_lut_LC_1_6_2/ltout              LogicCell40_SEQ_MODE_0000    583              4927   5722  RISE       1
I__361/I                                CascadeMux                     0              4927   5722  RISE       1
I__361/O                                CascadeMux                     0              4927   5722  RISE       1
i2366_2_lut_rep_40_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              4927   5722  RISE       1
i2366_2_lut_rep_40_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000   1205              6132   5722  FALL       8
I__486/I                                LocalMux                       0              6132   5722  FALL       1
I__486/O                                LocalMux                     768              6900   5722  FALL       1
I__493/I                                InMux                          0              6900   5722  FALL       1
I__493/O                                InMux                        503              7404   5722  FALL       1
PWM_B_156_LC_1_7_2/in3                  LogicCell40_SEQ_MODE_1000      0              7404   5722  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i6_LC_0_4_2/ce
Capture Clock    : PWM_duty_i0_i6_LC_0_4_2/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4397
------------------------------------------   ---- 
End-of-path arrival time (ps)                7470
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__802/I                        Odrv4                          0              5218   5444  FALL       1
I__802/O                        Odrv4                        649              5867   5444  FALL       1
I__806/I                        Span4Mux_s2_h                  0              5867   5788  FALL       1
I__806/O                        Span4Mux_s2_h                344              6212   5788  FALL       1
I__809/I                        LocalMux                       0              6212   5788  FALL       1
I__809/O                        LocalMux                     768              6980   5788  FALL       1
I__811/I                        CEMux                          0              6980   5788  FALL       1
I__811/O                        CEMux                        490              7470   5788  FALL       1
PWM_duty_i0_i6_LC_0_4_2/ce      LogicCell40_SEQ_MODE_1000      0              7470   5788  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1131/I                     ClkMux                         0               795  RISE       1
I__1131/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i6_LC_0_4_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : hard_SBWRi_161_LC_4_1_4/in1
Capture Clock    : hard_SBWRi_161_LC_4_1_4/clk
Hold Constraint  : 0p
Path slack       : 5801p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4410
------------------------------------------   ---- 
End-of-path arrival time (ps)                7483
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__991/I                           Odrv4                          0              3073   4503  FALL       1
I__991/O                           Odrv4                        649              3722   4503  FALL       1
I__1003/I                          Span4Mux_s1_v                  0              3722   4503  FALL       1
I__1003/O                          Span4Mux_s1_v                344              4066   4503  FALL       1
I__1020/I                          LocalMux                       0              4066   4503  FALL       1
I__1020/O                          LocalMux                     768              4834   4503  FALL       1
I__1025/I                          InMux                          0              4834   4940  FALL       1
I__1025/O                          InMux                        503              5338   4940  FALL       1
i1533_2_lut_rep_49_LC_5_1_5/in3    LogicCell40_SEQ_MODE_0000      0              5338   4940  FALL       1
i1533_2_lut_rep_49_LC_5_1_5/lcout  LogicCell40_SEQ_MODE_0000    874              6212   5801  FALL       1
I__785/I                           LocalMux                       0              6212   5801  FALL       1
I__785/O                           LocalMux                     768              6980   5801  FALL       1
I__786/I                           InMux                          0              6980   5801  FALL       1
I__786/O                           InMux                        503              7483   5801  FALL       1
hard_SBWRi_161_LC_4_1_4/in1        LogicCell40_SEQ_MODE_1000      0              7483   5801  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBWRi_161_LC_4_1_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : soft_SBADRi_i1_LC_5_1_7/in3
Capture Clock    : soft_SBADRi_i1_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 5801p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4410
------------------------------------------   ---- 
End-of-path arrival time (ps)                7483
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1034/I                    Odrv4                          0              3073   4238  FALL       1
I__1034/O                    Odrv4                        649              3722   4238  FALL       1
I__1046/I                    Span4Mux_s1_v                  0              3722   4238  FALL       1
I__1046/O                    Span4Mux_s1_v                344              4066   4238  FALL       1
I__1058/I                    LocalMux                       0              4066   4238  FALL       1
I__1058/O                    LocalMux                     768              4834   4238  FALL       1
I__1067/I                    InMux                          0              4834   5801  FALL       1
I__1067/O                    InMux                        503              5338   5801  FALL       1
i38_3_lut_LC_5_1_4/in3       LogicCell40_SEQ_MODE_0000      0              5338   5801  FALL       1
i38_3_lut_LC_5_1_4/lcout     LogicCell40_SEQ_MODE_0000    874              6212   5801  FALL       1
I__781/I                     LocalMux                       0              6212   5801  FALL       1
I__781/O                     LocalMux                     768              6980   5801  FALL       1
I__782/I                     InMux                          0              6980   5801  FALL       1
I__782/O                     InMux                        503              7483   5801  FALL       1
soft_SBADRi_i1_LC_5_1_7/in3  LogicCell40_SEQ_MODE_1000      0              7483   5801  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1114/I                     ClkMux                         0               795  RISE       1
I__1114/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_6_3_7/lcout
Path End         : i2c_steps_i1_LC_7_2_0/in3
Capture Clock    : i2c_steps_i1_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 5881p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4490
------------------------------------------   ---- 
End-of-path arrival time (ps)                7563
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1115/I                     ClkMux                         0               795  RISE       1
I__1115/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_6_3_7/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_6_3_7/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      22
I__1035/I                      LocalMux                       0              3073   5218  FALL       1
I__1035/O                      LocalMux                     768              3841   5218  FALL       1
I__1047/I                      InMux                          0              3841   5748  FALL       1
I__1047/O                      InMux                        503              4344   5748  FALL       1
i1_4_lut_adj_6_LC_7_2_5/in1    LogicCell40_SEQ_MODE_0000      0              4344   5748  FALL       1
i1_4_lut_adj_6_LC_7_2_5/ltout  LogicCell40_SEQ_MODE_0000    742              5086   5881  RISE       1
I__941/I                       CascadeMux                     0              5086   5881  RISE       1
I__941/O                       CascadeMux                     0              5086   5881  RISE       1
i1_2_lut_adj_2_LC_7_2_6/in2    LogicCell40_SEQ_MODE_0000      0              5086   5881  RISE       1
i1_2_lut_adj_2_LC_7_2_6/lcout  LogicCell40_SEQ_MODE_0000   1205              6291   5881  FALL       1
I__939/I                       LocalMux                       0              6291   5881  FALL       1
I__939/O                       LocalMux                     768              7059   5881  FALL       1
I__940/I                       InMux                          0              7059   5881  FALL       1
I__940/O                       InMux                        503              7563   5881  FALL       1
i2c_steps_i1_LC_7_2_0/in3      LogicCell40_SEQ_MODE_1000      0              7563   5881  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : soft_SBADRi_i0_LC_4_2_5/in1
Capture Clock    : soft_SBADRi_i0_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 5907p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4516
------------------------------------------   ---- 
End-of-path arrival time (ps)                7589
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1157/I                    Odrv4                          0              3073   4344  FALL       1
I__1157/O                    Odrv4                        649              3722   4344  FALL       1
I__1166/I                    Span4Mux_s2_v                  0              3722   4344  FALL       1
I__1166/O                    Span4Mux_s2_v                450              4172   4344  FALL       1
I__1174/I                    LocalMux                       0              4172   5046  FALL       1
I__1174/O                    LocalMux                     768              4940   5046  FALL       1
I__1179/I                    InMux                          0              4940   5046  FALL       1
I__1179/O                    InMux                        503              5444   5046  FALL       1
i1_2_lut_LC_4_1_0/in3        LogicCell40_SEQ_MODE_0000      0              5444   5046  FALL       1
i1_2_lut_LC_4_1_0/lcout      LogicCell40_SEQ_MODE_0000    874              6318   5907  FALL       2
I__695/I                     LocalMux                       0              6318   5907  FALL       1
I__695/O                     LocalMux                     768              7086   5907  FALL       1
I__697/I                     InMux                          0              7086   5907  FALL       1
I__697/O                     InMux                        503              7589   5907  FALL       1
soft_SBADRi_i0_LC_4_2_5/in1  LogicCell40_SEQ_MODE_1000      0              7589   5907  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1119/I                     ClkMux                         0               795  RISE       1
I__1119/O                     ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_7_3_3/lcout
Path End         : hard_SBDATi_i4_LC_4_1_7/in3
Capture Clock    : hard_SBDATi_i4_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 5907p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4516
------------------------------------------   ---- 
End-of-path arrival time (ps)                7589
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1121/I                     ClkMux                         0               795  RISE       1
I__1121/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_7_3_3/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      17
I__1157/I                    Odrv4                          0              3073   4344  FALL       1
I__1157/O                    Odrv4                        649              3722   4344  FALL       1
I__1166/I                    Span4Mux_s2_v                  0              3722   4344  FALL       1
I__1166/O                    Span4Mux_s2_v                450              4172   4344  FALL       1
I__1174/I                    LocalMux                       0              4172   5046  FALL       1
I__1174/O                    LocalMux                     768              4940   5046  FALL       1
I__1179/I                    InMux                          0              4940   5046  FALL       1
I__1179/O                    InMux                        503              5444   5046  FALL       1
i1_2_lut_LC_4_1_0/in3        LogicCell40_SEQ_MODE_0000      0              5444   5046  FALL       1
i1_2_lut_LC_4_1_0/lcout      LogicCell40_SEQ_MODE_0000    874              6318   5907  FALL       2
I__696/I                     LocalMux                       0              6318   5907  FALL       1
I__696/O                     LocalMux                     768              7086   5907  FALL       1
I__698/I                     InMux                          0              7086   5907  FALL       1
I__698/O                     InMux                        503              7589   5907  FALL       1
hard_SBDATi_i4_LC_4_1_7/in3  LogicCell40_SEQ_MODE_1000      0              7589   5907  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1116/I                     ClkMux                         0               795  RISE       1
I__1116/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_steps_i3_LC_5_2_4/sr
Capture Clock    : i2c_steps_i3_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout                LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__994/I                                   LocalMux                       0              3073   6000  FALL       1
I__994/O                                   LocalMux                     768              3841   6000  FALL       1
I__1009/I                                  InMux                          0              3841   6000  FALL       1
I__1009/O                                  InMux                        503              4344   6000  FALL       1
i1_2_lut_2_lut_3_lut_4_lut_LC_6_2_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i1_2_lut_2_lut_3_lut_4_lut_LC_6_2_6/lcout  LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL       1
I__893/I                                   Odrv4                          0              5218   6000  FALL       1
I__893/O                                   Odrv4                        649              5867   6000  FALL       1
I__894/I                                   LocalMux                       0              5867   6000  FALL       1
I__894/O                                   LocalMux                     768              6636   6000  FALL       1
I__895/I                                   SRMux                          0              6636   6000  FALL       1
I__895/O                                   SRMux                        530              7165   6000  FALL       1
i2c_steps_i3_LC_5_2_4/sr                   LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_4_3_5/lcout
Path End         : PWM_duty_i0_i5_LC_0_6_1/ce
Capture Clock    : PWM_duty_i0_i5_LC_0_6_1/clk
Hold Constraint  : 0p
Path slack       : 6278p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4887
------------------------------------------   ---- 
End-of-path arrival time (ps)                7960
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1123/I                     ClkMux                         0               795  RISE       1
I__1123/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_4_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_4_3_5/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   3404  FALL       6
I__815/I                        LocalMux                       0              3073   3947  FALL       1
I__815/O                        LocalMux                     768              3841   3947  FALL       1
I__821/I                        InMux                          0              3841   4808  FALL       1
I__821/O                        InMux                        503              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i3_4_lut_adj_23_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       9
I__803/I                        Odrv4                          0              5218   6278  FALL       1
I__803/O                        Odrv4                        649              5867   6278  FALL       1
I__807/I                        Span4Mux_h                     0              5867   6278  FALL       1
I__807/O                        Span4Mux_h                   543              6410   6278  FALL       1
I__810/I                        Span4Mux_s1_h                  0              6410   6278  FALL       1
I__810/O                        Span4Mux_s1_h                291              6702   6278  FALL       1
I__812/I                        LocalMux                       0              6702   6278  FALL       1
I__812/O                        LocalMux                     768              7470   6278  FALL       1
I__813/I                        CEMux                          0              7470   6278  FALL       1
I__813/O                        CEMux                        490              7960   6278  FALL       1
PWM_duty_i0_i5_LC_0_6_1/ce      LogicCell40_SEQ_MODE_1000      0              7960   6278  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1135/I                     ClkMux                         0               795  RISE       1
I__1135/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i5_LC_0_6_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i7_LC_2_4_4/lcout
Path End         : drv_cnt_i0_i1_LC_2_5_7/ce
Capture Clock    : drv_cnt_i0_i1_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4966
------------------------------------------   ---- 
End-of-path arrival time (ps)                8039
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i7_LC_2_4_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073   5563  FALL       5
I__544/I                                          LocalMux                       0              3073   6357  FALL       1
I__544/O                                          LocalMux                     768              3841   6357  FALL       1
I__548/I                                          InMux                          0              3841   6357  FALL       1
I__548/O                                          InMux                        503              4344   6357  FALL       1
I__552/I                                          CascadeMux                     0              4344   6357  FALL       1
I__552/O                                          CascadeMux                     0              4344   6357  FALL       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/in2    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   6357  FALL       3
I__441/I                                          Odrv12                         0              5549   6357  FALL       1
I__441/O                                          Odrv12                      1232              6781   6357  FALL       1
I__443/I                                          LocalMux                       0              6781   6357  FALL       1
I__443/O                                          LocalMux                     768              7549   6357  FALL       1
I__445/I                                          CEMux                          0              7549   6357  FALL       1
I__445/O                                          CEMux                        490              8039   6357  FALL       1
drv_cnt_i0_i1_LC_2_5_7/ce                         LogicCell40_SEQ_MODE_1000      0              8039   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_2_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i7_LC_2_4_4/lcout
Path End         : drv_cnt_i0_i0_LC_1_8_0/ce
Capture Clock    : drv_cnt_i0_i0_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4966
------------------------------------------   ---- 
End-of-path arrival time (ps)                8039
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i7_LC_2_4_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073   5563  FALL       5
I__544/I                                          LocalMux                       0              3073   6357  FALL       1
I__544/O                                          LocalMux                     768              3841   6357  FALL       1
I__548/I                                          InMux                          0              3841   6357  FALL       1
I__548/O                                          InMux                        503              4344   6357  FALL       1
I__552/I                                          CascadeMux                     0              4344   6357  FALL       1
I__552/O                                          CascadeMux                     0              4344   6357  FALL       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/in2    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   6357  FALL       3
I__442/I                                          Odrv12                         0              5549   6357  FALL       1
I__442/O                                          Odrv12                      1232              6781   6357  FALL       1
I__444/I                                          LocalMux                       0              6781   6357  FALL       1
I__444/O                                          LocalMux                     768              7549   6357  FALL       1
I__446/I                                          CEMux                          0              7549   6357  FALL       1
I__446/O                                          CEMux                        490              8039   6357  FALL       1
drv_cnt_i0_i0_LC_1_8_0/ce                         LogicCell40_SEQ_MODE_1000      0              8039   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1138/I                     ClkMux                         0               795  RISE       1
I__1138/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_8_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i7_LC_2_4_4/lcout
Path End         : drv_cnt_i0_i2_LC_2_5_1/ce
Capture Clock    : drv_cnt_i0_i2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4966
------------------------------------------   ---- 
End-of-path arrival time (ps)                8039
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i7_LC_2_4_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073   5563  FALL       5
I__544/I                                          LocalMux                       0              3073   6357  FALL       1
I__544/O                                          LocalMux                     768              3841   6357  FALL       1
I__548/I                                          InMux                          0              3841   6357  FALL       1
I__548/O                                          InMux                        503              4344   6357  FALL       1
I__552/I                                          CascadeMux                     0              4344   6357  FALL       1
I__552/O                                          CascadeMux                     0              4344   6357  FALL       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/in2    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_2_lut_rep_38_2_lut_4_lut_4_lut_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   6357  FALL       3
I__441/I                                          Odrv12                         0              5549   6357  FALL       1
I__441/O                                          Odrv12                      1232              6781   6357  FALL       1
I__443/I                                          LocalMux                       0              6781   6357  FALL       1
I__443/O                                          LocalMux                     768              7549   6357  FALL       1
I__445/I                                          CEMux                          0              7549   6357  FALL       1
I__445/O                                          CEMux                        490              8039   6357  FALL       1
drv_cnt_i0_i2_LC_2_5_1/ce                         LogicCell40_SEQ_MODE_1000      0              8039   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1130/I                     ClkMux                         0               795  RISE       1
I__1130/O                     ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_2_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i7_LC_2_4_4/lcout
Path End         : PWM_B_156_LC_1_7_2/ce
Capture Clock    : PWM_B_156_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 6384p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4993
------------------------------------------   ---- 
End-of-path arrival time (ps)                8066
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i7_LC_2_4_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              3073   5563  FALL       5
I__544/I                                      LocalMux                       0              3073   6357  FALL       1
I__544/O                                      LocalMux                     768              3841   6357  FALL       1
I__549/I                                      InMux                          0              3841   6384  FALL       1
I__549/O                                      InMux                        503              4344   6384  FALL       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/in1    LogicCell40_SEQ_MODE_0000      0              4344   6384  FALL       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6384  FALL       3
I__378/I                                      Odrv12                         0              5576   6384  FALL       1
I__378/O                                      Odrv12                      1232              6808   6384  FALL       1
I__380/I                                      LocalMux                       0              6808   6384  FALL       1
I__380/O                                      LocalMux                     768              7576   6384  FALL       1
I__382/I                                      CEMux                          0              7576   6384  FALL       1
I__382/O                                      CEMux                        490              8066   6384  FALL       1
PWM_B_156_LC_1_7_2/ce                         LogicCell40_SEQ_MODE_1000      0              8066   6384  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/ce
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i7_LC_0_5_7/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/ce
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i6_LC_0_5_6/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/ce
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i5_LC_0_5_5/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/ce
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i4_LC_0_5_4/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/ce
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i3_LC_0_5_3/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/ce
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i2_LC_0_5_2/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/ce
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i1_LC_0_5_1/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i0_LC_0_5_0/ce
Capture Clock    : PWM_cnt__i0_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 6397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5006
------------------------------------------   ---- 
End-of-path arrival time (ps)                8079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__734/I                     Odrv4                          0              3073   6397  FALL       1
I__734/O                     Odrv4                        649              3722   6397  FALL       1
I__738/I                     Span4Mux_h                     0              3722   6397  FALL       1
I__738/O                     Span4Mux_h                   543              4265   6397  FALL       1
I__742/I                     LocalMux                       0              4265   6397  FALL       1
I__742/O                     LocalMux                     768              5033   6397  FALL       1
I__746/I                     InMux                          0              5033   6397  FALL       1
I__746/O                     InMux                        503              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/in0     LogicCell40_SEQ_MODE_0000      0              5536   6397  FALL       1
i2369_2_lut_LC_1_5_2/lcout   LogicCell40_SEQ_MODE_0000   1285              6821   6397  FALL       8
I__313/I                     LocalMux                       0              6821   6397  FALL       1
I__313/O                     LocalMux                     768              7589   6397  FALL       1
I__314/I                     CEMux                          0              7589   6397  FALL       1
I__314/O                     CEMux                        490              8079   6397  FALL       1
PWM_cnt__i0_LC_0_5_0/ce      LogicCell40_SEQ_MODE_1000      0              8079   6397  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i7_LC_2_4_4/lcout
Path End         : PWM_G_157_LC_0_7_3/ce
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5059
------------------------------------------   ---- 
End-of-path arrival time (ps)                8132
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i7_LC_2_4_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              3073   5563  FALL       5
I__544/I                                      LocalMux                       0              3073   6357  FALL       1
I__544/O                                      LocalMux                     768              3841   6357  FALL       1
I__549/I                                      InMux                          0              3841   6384  FALL       1
I__549/O                                      InMux                        503              4344   6384  FALL       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/in1    LogicCell40_SEQ_MODE_0000      0              4344   6384  FALL       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6384  FALL       3
I__379/I                                      Odrv4                          0              5576   6450  FALL       1
I__379/O                                      Odrv4                        649              6225   6450  FALL       1
I__381/I                                      Span4Mux_v                     0              6225   6450  FALL       1
I__381/O                                      Span4Mux_v                   649              6874   6450  FALL       1
I__383/I                                      LocalMux                       0              6874   6450  FALL       1
I__383/O                                      LocalMux                     768              7642   6450  FALL       1
I__384/I                                      CEMux                          0              7642   6450  FALL       1
I__384/O                                      CEMux                        490              8132   6450  FALL       1
PWM_G_157_LC_0_7_3/ce                         LogicCell40_SEQ_MODE_1000      0              8132   6450  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i0_i7_LC_2_4_4/lcout
Path End         : PWM_R_158_LC_0_7_0/ce
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5059
------------------------------------------   ---- 
End-of-path arrival time (ps)                8132
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1129/I                     ClkMux                         0               795  RISE       1
I__1129/O                     ClkMux                       887              1682  RISE       1
PWM_duty_i0_i7_LC_2_4_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i0_i7_LC_2_4_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              3073   5563  FALL       5
I__544/I                                      LocalMux                       0              3073   6357  FALL       1
I__544/O                                      LocalMux                     768              3841   6357  FALL       1
I__549/I                                      InMux                          0              3841   6384  FALL       1
I__549/O                                      InMux                        503              4344   6384  FALL       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/in1    LogicCell40_SEQ_MODE_0000      0              4344   6384  FALL       1
i2371_2_lut_2_lut_4_lut_4_lut_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6384  FALL       3
I__379/I                                      Odrv4                          0              5576   6450  FALL       1
I__379/O                                      Odrv4                        649              6225   6450  FALL       1
I__381/I                                      Span4Mux_v                     0              6225   6450  FALL       1
I__381/O                                      Span4Mux_v                   649              6874   6450  FALL       1
I__383/I                                      LocalMux                       0              6874   6450  FALL       1
I__383/O                                      LocalMux                     768              7642   6450  FALL       1
I__384/I                                      CEMux                          0              7642   6450  FALL       1
I__384/O                                      CEMux                        490              8132   6450  FALL       1
PWM_R_158_LC_0_7_0/ce                         LogicCell40_SEQ_MODE_1000      0              8132   6450  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i10_LC_2_7_2/sr
Capture Clock    : drv_clk_counter_602__i10_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4741
------------------------------------------   ---- 
End-of-path arrival time (ps)                7814
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__647/I                                Odrv4                          0              5867   6649  FALL       1
I__647/O                                Odrv4                        649              6516   6649  FALL       1
I__649/I                                LocalMux                       0              6516   6649  FALL       1
I__649/O                                LocalMux                     768              7284   6649  FALL       1
I__651/I                                SRMux                          0              7284   6649  FALL       1
I__651/O                                SRMux                        530              7814   6649  FALL       1
drv_clk_counter_602__i10_LC_2_7_2/sr    LogicCell40_SEQ_MODE_1000      0              7814   6649  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      72
I__1111/I                              gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                              gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                              GlobalMux                      0                 0  RISE       1
I__1112/O                              GlobalMux                    795               795  RISE       1
I__1134/I                              ClkMux                         0               795  RISE       1
I__1134/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i10_LC_2_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i9_LC_2_7_1/sr
Capture Clock    : drv_clk_counter_602__i9_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4741
------------------------------------------   ---- 
End-of-path arrival time (ps)                7814
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__647/I                                Odrv4                          0              5867   6649  FALL       1
I__647/O                                Odrv4                        649              6516   6649  FALL       1
I__649/I                                LocalMux                       0              6516   6649  FALL       1
I__649/O                                LocalMux                     768              7284   6649  FALL       1
I__651/I                                SRMux                          0              7284   6649  FALL       1
I__651/O                                SRMux                        530              7814   6649  FALL       1
drv_clk_counter_602__i9_LC_2_7_1/sr     LogicCell40_SEQ_MODE_1000      0              7814   6649  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i8_LC_2_7_0/sr
Capture Clock    : drv_clk_counter_602__i8_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4741
------------------------------------------   ---- 
End-of-path arrival time (ps)                7814
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__647/I                                Odrv4                          0              5867   6649  FALL       1
I__647/O                                Odrv4                        649              6516   6649  FALL       1
I__649/I                                LocalMux                       0              6516   6649  FALL       1
I__649/O                                LocalMux                     768              7284   6649  FALL       1
I__651/I                                SRMux                          0              7284   6649  FALL       1
I__651/O                                SRMux                        530              7814   6649  FALL       1
drv_clk_counter_602__i8_LC_2_7_0/sr     LogicCell40_SEQ_MODE_1000      0              7814   6649  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i8_LC_2_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i9_LC_2_3_7/ce
Capture Clock    : i2c_cmd_0___i9_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i9_LC_2_3_7/ce          LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_2_3_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i16_LC_2_3_6/ce
Capture Clock    : i2c_cmd_0___i16_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i16_LC_2_3_6/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_2_3_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i15_LC_2_3_5/ce
Capture Clock    : i2c_cmd_0___i15_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i15_LC_2_3_5/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_2_3_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i14_LC_2_3_4/ce
Capture Clock    : i2c_cmd_0___i14_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i14_LC_2_3_4/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_2_3_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i13_LC_2_3_3/ce
Capture Clock    : i2c_cmd_0___i13_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i13_LC_2_3_3/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_2_3_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i12_LC_2_3_2/ce
Capture Clock    : i2c_cmd_0___i12_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i12_LC_2_3_2/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i11_LC_2_3_1/ce
Capture Clock    : i2c_cmd_0___i11_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i11_LC_2_3_1/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_2_3_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_601__i0_LC_6_5_3/lcout
Path End         : i2c_cmd_0___i10_LC_2_3_0/ce
Capture Clock    : i2c_cmd_0___i10_LC_2_3_0/clk
Hold Constraint  : 0p
Path slack       : 6742p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5351
------------------------------------------   ---- 
End-of-path arrival time (ps)                8424
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_601__i0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__975/I                            LocalMux                       0              3073   5218  FALL       1
I__975/O                            LocalMux                     768              3841   5218  FALL       1
I__979/I                            InMux                          0              3841   6741  FALL       1
I__979/O                            InMux                        503              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/in1         LogicCell40_SEQ_MODE_0000      0              4344   6741  FALL       1
i2_3_lut_4_lut_LC_6_4_5/lcout       LogicCell40_SEQ_MODE_0000   1232              5576   6741  FALL       8
I__920/I                            Odrv4                          0              5576   6741  FALL       1
I__920/O                            Odrv4                        649              6225   6741  FALL       1
I__921/I                            Span4Mux_h                     0              6225   6741  FALL       1
I__921/O                            Span4Mux_h                   543              6768   6741  FALL       1
I__922/I                            Span4Mux_s3_h                  0              6768   6741  FALL       1
I__922/O                            Span4Mux_s3_h                397              7165   6741  FALL       1
I__923/I                            LocalMux                       0              7165   6741  FALL       1
I__923/O                            LocalMux                     768              7933   6741  FALL       1
I__924/I                            CEMux                          0              7933   6741  FALL       1
I__924/O                            CEMux                        490              8424   6741  FALL       1
i2c_cmd_0___i10_LC_2_3_0/ce         LogicCell40_SEQ_MODE_1000      0              8424   6741  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1127/I                     ClkMux                         0               795  RISE       1
I__1127/O                     ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_2_3_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/ce
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 7006p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5615
------------------------------------------   ---- 
End-of-path arrival time (ps)                8688
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1190/I                             Odrv4                          0              3073   5867  FALL       1
I__1190/O                             Odrv4                        649              3722   5867  FALL       1
I__1201/I                             LocalMux                       0              3722   5867  FALL       1
I__1201/O                             LocalMux                     768              4490   5867  FALL       1
I__1226/I                             InMux                          0              4490   7006  FALL       1
I__1226/O                             InMux                        503              4993   7006  FALL       1
I__1234/I                             CascadeMux                     0              4993   7006  FALL       1
I__1234/O                             CascadeMux                     0              4993   7006  FALL       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/in2    LogicCell40_SEQ_MODE_0000      0              4993   7006  FALL       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/lcout  LogicCell40_SEQ_MODE_0000   1205              6198   7006  FALL       3
I__959/I                              Odrv12                         0              6198   7006  FALL       1
I__959/O                              Odrv12                      1232              7430   7006  FALL       1
I__960/I                              LocalMux                       0              7430   7006  FALL       1
I__960/O                              LocalMux                     768              8198   7006  FALL       1
I__961/I                              CEMux                          0              8198   7006  FALL       1
I__961/O                              CEMux                        490              8688   7006  FALL       1
i2c_cmd_cnt_601__i2_LC_6_5_4/ce       LogicCell40_SEQ_MODE_1000      0              8688   7006  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_cnt_601__i0_LC_6_5_3/ce
Capture Clock    : i2c_cmd_cnt_601__i0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 7006p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5615
------------------------------------------   ---- 
End-of-path arrival time (ps)                8688
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1190/I                             Odrv4                          0              3073   5867  FALL       1
I__1190/O                             Odrv4                        649              3722   5867  FALL       1
I__1201/I                             LocalMux                       0              3722   5867  FALL       1
I__1201/O                             LocalMux                     768              4490   5867  FALL       1
I__1226/I                             InMux                          0              4490   7006  FALL       1
I__1226/O                             InMux                        503              4993   7006  FALL       1
I__1234/I                             CascadeMux                     0              4993   7006  FALL       1
I__1234/O                             CascadeMux                     0              4993   7006  FALL       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/in2    LogicCell40_SEQ_MODE_0000      0              4993   7006  FALL       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/lcout  LogicCell40_SEQ_MODE_0000   1205              6198   7006  FALL       3
I__959/I                              Odrv12                         0              6198   7006  FALL       1
I__959/O                              Odrv12                      1232              7430   7006  FALL       1
I__960/I                              LocalMux                       0              7430   7006  FALL       1
I__960/O                              LocalMux                     768              8198   7006  FALL       1
I__961/I                              CEMux                          0              8198   7006  FALL       1
I__961/O                              CEMux                        490              8688   7006  FALL       1
i2c_cmd_cnt_601__i0_LC_6_5_3/ce       LogicCell40_SEQ_MODE_1000      0              8688   7006  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_5_2_4/lcout
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/ce
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 7006p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5615
------------------------------------------   ---- 
End-of-path arrival time (ps)                8688
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1117/I                     ClkMux                         0               795  RISE       1
I__1117/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_5_2_4/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_5_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      28
I__1190/I                             Odrv4                          0              3073   5867  FALL       1
I__1190/O                             Odrv4                        649              3722   5867  FALL       1
I__1201/I                             LocalMux                       0              3722   5867  FALL       1
I__1201/O                             LocalMux                     768              4490   5867  FALL       1
I__1226/I                             InMux                          0              4490   7006  FALL       1
I__1226/O                             InMux                        503              4993   7006  FALL       1
I__1234/I                             CascadeMux                     0              4993   7006  FALL       1
I__1234/O                             CascadeMux                     0              4993   7006  FALL       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/in2    LogicCell40_SEQ_MODE_0000      0              4993   7006  FALL       1
i1_2_lut_rep_43_3_lut_LC_6_4_6/lcout  LogicCell40_SEQ_MODE_0000   1205              6198   7006  FALL       3
I__959/I                              Odrv12                         0              6198   7006  FALL       1
I__959/O                              Odrv12                      1232              7430   7006  FALL       1
I__960/I                              LocalMux                       0              7430   7006  FALL       1
I__960/O                              LocalMux                     768              8198   7006  FALL       1
I__961/I                              CEMux                          0              8198   7006  FALL       1
I__961/O                              CEMux                        490              8688   7006  FALL       1
i2c_cmd_cnt_601__i1_LC_6_5_2/ce       LogicCell40_SEQ_MODE_1000      0              8688   7006  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i7_LC_2_6_7/sr
Capture Clock    : drv_clk_counter_602__i7_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i7_LC_2_6_7/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i7_LC_2_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i6_LC_2_6_6/sr
Capture Clock    : drv_clk_counter_602__i6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i6_LC_2_6_6/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i6_LC_2_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i5_LC_2_6_5/sr
Capture Clock    : drv_clk_counter_602__i5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i5_LC_2_6_5/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i5_LC_2_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i4_LC_2_6_4/sr
Capture Clock    : drv_clk_counter_602__i4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i4_LC_2_6_4/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i4_LC_2_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i3_LC_2_6_3/sr
Capture Clock    : drv_clk_counter_602__i3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i3_LC_2_6_3/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i3_LC_2_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i2_LC_2_6_2/sr
Capture Clock    : drv_clk_counter_602__i2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i2_LC_2_6_2/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i2_LC_2_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i1_LC_2_6_1/sr
Capture Clock    : drv_clk_counter_602__i1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i1_LC_2_6_1/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i1_LC_2_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : drv_clk_counter_602__i0_LC_2_6_0/sr
Capture Clock    : drv_clk_counter_602__i0_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 7191p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5284
------------------------------------------   ---- 
End-of-path arrival time (ps)                8357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                Odrv4                          0              3073   6649  FALL       1
I__560/O                                Odrv4                        649              3722   6649  FALL       1
I__563/I                                LocalMux                       0              3722   6649  FALL       1
I__563/O                                LocalMux                     768              4490   6649  FALL       1
I__565/I                                InMux                          0              4490   6649  FALL       1
I__565/O                                InMux                        503              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/in3            LogicCell40_SEQ_MODE_0000      0              4993   6649  FALL       1
i1_4_lut_adj_20_LC_1_5_6/lcout          LogicCell40_SEQ_MODE_0000    874              5867   6649  FALL      11
I__646/I                                Odrv4                          0              5867   7192  FALL       1
I__646/O                                Odrv4                        649              6516   7192  FALL       1
I__648/I                                Span4Mux_h                     0              6516   7192  FALL       1
I__648/O                                Span4Mux_h                   543              7059   7192  FALL       1
I__650/I                                LocalMux                       0              7059   7192  FALL       1
I__650/O                                LocalMux                     768              7828   7192  FALL       1
I__652/I                                SRMux                          0              7828   7192  FALL       1
I__652/O                                SRMux                        530              8357   7192  FALL       1
drv_clk_counter_602__i0_LC_2_6_0/sr     LogicCell40_SEQ_MODE_1000      0              8357   7192  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1132/I                             ClkMux                         0               795  RISE       1
I__1132/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i0_LC_2_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : hard_SBDATi_i7_LC_1_2_6/in3
Capture Clock    : hard_SBDATi_i7_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 7271p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5880
------------------------------------------   ---- 
End-of-path arrival time (ps)                8953
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__989/I                     Odrv12                         0              3073   4636  FALL       1
I__989/O                     Odrv12                      1232              4304   4636  FALL       1
I__1000/I                    LocalMux                       0              4304   4636  FALL       1
I__1000/O                    LocalMux                     768              5073   4636  FALL       1
I__1014/I                    InMux                          0              5073   7271  FALL       1
I__1014/O                    InMux                        503              5576   7271  FALL       1
i2320_2_lut_LC_4_2_0/in3     LogicCell40_SEQ_MODE_0000      0              5576   7271  FALL       1
i2320_2_lut_LC_4_2_0/lcout   LogicCell40_SEQ_MODE_0000    874              6450   7271  FALL       1
I__707/I                     Odrv12                         0              6450   7271  FALL       1
I__707/O                     Odrv12                      1232              7682   7271  FALL       1
I__708/I                     LocalMux                       0              7682   7271  FALL       1
I__708/O                     LocalMux                     768              8450   7271  FALL       1
I__709/I                     InMux                          0              8450   7271  FALL       1
I__709/O                     InMux                        503              8953   7271  FALL       1
hard_SBDATi_i7_LC_1_2_6/in3  LogicCell40_SEQ_MODE_1000      0              8953   7271  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1126/I                     ClkMux                         0               795  RISE       1
I__1126/O                     ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_cmd_cnt_601__i2_LC_6_5_4/sr
Capture Clock    : i2c_cmd_cnt_601__i2_LC_6_5_4/clk
Hold Constraint  : 0p
Path slack       : 7297p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5390
------------------------------------------   ---- 
End-of-path arrival time (ps)                8463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout             LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__990/I                                Odrv4                          0              3073   4013  FALL       1
I__990/O                                Odrv4                        649              3722   4013  FALL       1
I__1001/I                               LocalMux                       0              3722   7033  FALL       1
I__1001/O                               LocalMux                     768              4490   7033  FALL       1
I__1016/I                               InMux                          0              4490   7298  FALL       1
I__1016/O                               InMux                        503              4993   7298  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/in3    LogicCell40_SEQ_MODE_0000      0              4993   7298  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/lcout  LogicCell40_SEQ_MODE_0000    874              5867   7298  FALL       3
I__955/I                                Odrv4                          0              5867   7298  FALL       1
I__955/O                                Odrv4                        649              6516   7298  FALL       1
I__956/I                                Span4Mux_v                     0              6516   7298  FALL       1
I__956/O                                Span4Mux_v                   649              7165   7298  FALL       1
I__957/I                                LocalMux                       0              7165   7298  FALL       1
I__957/O                                LocalMux                     768              7933   7298  FALL       1
I__958/I                                SRMux                          0              7933   7298  FALL       1
I__958/O                                SRMux                        530              8463   7298  FALL       1
i2c_cmd_cnt_601__i2_LC_6_5_4/sr         LogicCell40_SEQ_MODE_1000      0              8463   7298  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i2_LC_6_5_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_cmd_cnt_601__i0_LC_6_5_3/sr
Capture Clock    : i2c_cmd_cnt_601__i0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 7297p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5390
------------------------------------------   ---- 
End-of-path arrival time (ps)                8463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout             LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__990/I                                Odrv4                          0              3073   4013  FALL       1
I__990/O                                Odrv4                        649              3722   4013  FALL       1
I__1001/I                               LocalMux                       0              3722   7033  FALL       1
I__1001/O                               LocalMux                     768              4490   7033  FALL       1
I__1016/I                               InMux                          0              4490   7298  FALL       1
I__1016/O                               InMux                        503              4993   7298  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/in3    LogicCell40_SEQ_MODE_0000      0              4993   7298  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/lcout  LogicCell40_SEQ_MODE_0000    874              5867   7298  FALL       3
I__955/I                                Odrv4                          0              5867   7298  FALL       1
I__955/O                                Odrv4                        649              6516   7298  FALL       1
I__956/I                                Span4Mux_v                     0              6516   7298  FALL       1
I__956/O                                Span4Mux_v                   649              7165   7298  FALL       1
I__957/I                                LocalMux                       0              7165   7298  FALL       1
I__957/O                                LocalMux                     768              7933   7298  FALL       1
I__958/I                                SRMux                          0              7933   7298  FALL       1
I__958/O                                SRMux                        530              8463   7298  FALL       1
i2c_cmd_cnt_601__i0_LC_6_5_3/sr         LogicCell40_SEQ_MODE_1000      0              8463   7298  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i0_LC_6_5_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_7_2_0/lcout
Path End         : i2c_cmd_cnt_601__i1_LC_6_5_2/sr
Capture Clock    : i2c_cmd_cnt_601__i1_LC_6_5_2/clk
Hold Constraint  : 0p
Path slack       : 7297p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5390
------------------------------------------   ---- 
End-of-path arrival time (ps)                8463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1118/I                     ClkMux                         0               795  RISE       1
I__1118/O                     ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_7_2_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_7_2_0/lcout             LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__990/I                                Odrv4                          0              3073   4013  FALL       1
I__990/O                                Odrv4                        649              3722   4013  FALL       1
I__1001/I                               LocalMux                       0              3722   7033  FALL       1
I__1001/O                               LocalMux                     768              4490   7033  FALL       1
I__1016/I                               InMux                          0              4490   7298  FALL       1
I__1016/O                               InMux                        503              4993   7298  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/in3    LogicCell40_SEQ_MODE_0000      0              4993   7298  FALL       1
i1116_2_lut_3_lut_4_lut_LC_6_4_1/lcout  LogicCell40_SEQ_MODE_0000    874              5867   7298  FALL       3
I__955/I                                Odrv4                          0              5867   7298  FALL       1
I__955/O                                Odrv4                        649              6516   7298  FALL       1
I__956/I                                Span4Mux_v                     0              6516   7298  FALL       1
I__956/O                                Span4Mux_v                   649              7165   7298  FALL       1
I__957/I                                LocalMux                       0              7165   7298  FALL       1
I__957/O                                LocalMux                     768              7933   7298  FALL       1
I__958/I                                SRMux                          0              7933   7298  FALL       1
I__958/O                                SRMux                        530              8463   7298  FALL       1
i2c_cmd_cnt_601__i1_LC_6_5_2/sr         LogicCell40_SEQ_MODE_1000      0              8463   7298  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      72
I__1111/I                         gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                         gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                         GlobalMux                      0                 0  RISE       1
I__1112/O                         GlobalMux                    795               795  RISE       1
I__1122/I                         ClkMux                         0               795  RISE       1
I__1122/O                         ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_601__i1_LC_6_5_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i7_LC_0_5_7/sr
Capture Clock    : PWM_cnt__i7_LC_0_5_7/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i7_LC_0_5_7/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_0_5_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i6_LC_0_5_6/sr
Capture Clock    : PWM_cnt__i6_LC_0_5_6/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i6_LC_0_5_6/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_0_5_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i5_LC_0_5_5/sr
Capture Clock    : PWM_cnt__i5_LC_0_5_5/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i5_LC_0_5_5/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_0_5_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i4_LC_0_5_4/sr
Capture Clock    : PWM_cnt__i4_LC_0_5_4/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i4_LC_0_5_4/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_0_5_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i3_LC_0_5_3/sr
Capture Clock    : PWM_cnt__i3_LC_0_5_3/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i3_LC_0_5_3/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_0_5_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i2_LC_0_5_2/sr
Capture Clock    : PWM_cnt__i2_LC_0_5_2/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i2_LC_0_5_2/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_0_5_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i1_LC_0_5_1/sr
Capture Clock    : PWM_cnt__i1_LC_0_5_1/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i1_LC_0_5_1/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_0_5_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_172_LC_4_4_1/lcout
Path End         : PWM_cnt__i0_LC_0_5_0/sr
Capture Clock    : PWM_cnt__i0_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 8171p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6264
------------------------------------------   ---- 
End-of-path arrival time (ps)                9337
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1125/I                     ClkMux                         0               795  RISE       1
I__1125/O                     ClkMux                       887              1682  RISE       1
motor_on_172_LC_4_4_1/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_172_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__735/I                     Odrv12                         0              3073   8172  FALL       1
I__735/O                     Odrv12                      1232              4304   8172  FALL       1
I__739/I                     LocalMux                       0              4304   8172  FALL       1
I__739/O                     LocalMux                     768              5073   8172  FALL       1
I__743/I                     InMux                          0              5073   8172  FALL       1
I__743/O                     InMux                        503              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/in1        LogicCell40_SEQ_MODE_0000      0              5576   8172  FALL       1
i1_3_lut_LC_0_4_7/lcout      LogicCell40_SEQ_MODE_0000   1232              6808   8172  FALL       8
I__231/I                     Odrv12                         0              6808   8172  FALL       1
I__231/O                     Odrv12                      1232              8039   8172  FALL       1
I__232/I                     LocalMux                       0              8039   8172  FALL       1
I__232/O                     LocalMux                     768              8808   8172  FALL       1
I__233/I                     SRMux                          0              8808   8172  FALL       1
I__233/O                     SRMux                        530              9337   8172  FALL       1
PWM_cnt__i0_LC_0_5_0/sr      LogicCell40_SEQ_MODE_1000      0              9337   8172  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1133/I                     ClkMux                         0               795  RISE       1
I__1133/O                     ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_0_5_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : PWM_G_157_LC_0_7_3/sr
Capture Clock    : PWM_G_157_LC_0_7_3/clk
Hold Constraint  : 0p
Path slack       : 8344p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__559/I                                LocalMux                       0              3073   5722  FALL       1
I__559/O                                LocalMux                     768              3841   5722  FALL       1
I__562/I                                InMux                          0              3841   5722  FALL       1
I__562/O                                InMux                        503              4344   5722  FALL       1
i1591_4_lut_LC_1_6_2/in3                LogicCell40_SEQ_MODE_0000      0              4344   5722  FALL       1
i1591_4_lut_LC_1_6_2/ltout              LogicCell40_SEQ_MODE_0000    583              4927   5722  RISE       1
I__361/I                                CascadeMux                     0              4927   5722  RISE       1
I__361/O                                CascadeMux                     0              4927   5722  RISE       1
i2366_2_lut_rep_40_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              4927   5722  RISE       1
i2366_2_lut_rep_40_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000   1205              6132   5722  FALL       8
I__487/I                                Odrv12                         0              6132   8344  FALL       1
I__487/O                                Odrv12                      1232              7364   8344  FALL       1
I__494/I                                Sp12to4                        0              7364   8344  FALL       1
I__494/O                                Sp12to4                      848              8212   8344  FALL       1
I__497/I                                LocalMux                       0              8212   8344  FALL       1
I__497/O                                LocalMux                     768              8980   8344  FALL       1
I__498/I                                SRMux                          0              8980   8344  FALL       1
I__498/O                                SRMux                        530              9510   8344  FALL       1
PWM_G_157_LC_0_7_3/sr                   LogicCell40_SEQ_MODE_1000      0              9510   8344  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_602__i9_LC_2_7_1/lcout
Path End         : PWM_R_158_LC_0_7_0/sr
Capture Clock    : PWM_R_158_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 8344p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      72
I__1111/I                             gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                             gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                             GlobalMux                      0                 0  RISE       1
I__1112/O                             GlobalMux                    795               795  RISE       1
I__1134/I                             ClkMux                         0               795  RISE       1
I__1134/O                             ClkMux                       887              1682  RISE       1
drv_clk_counter_602__i9_LC_2_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_602__i9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__559/I                                LocalMux                       0              3073   5722  FALL       1
I__559/O                                LocalMux                     768              3841   5722  FALL       1
I__562/I                                InMux                          0              3841   5722  FALL       1
I__562/O                                InMux                        503              4344   5722  FALL       1
i1591_4_lut_LC_1_6_2/in3                LogicCell40_SEQ_MODE_0000      0              4344   5722  FALL       1
i1591_4_lut_LC_1_6_2/ltout              LogicCell40_SEQ_MODE_0000    583              4927   5722  RISE       1
I__361/I                                CascadeMux                     0              4927   5722  RISE       1
I__361/O                                CascadeMux                     0              4927   5722  RISE       1
i2366_2_lut_rep_40_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              4927   5722  RISE       1
i2366_2_lut_rep_40_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000   1205              6132   5722  FALL       8
I__487/I                                Odrv12                         0              6132   8344  FALL       1
I__487/O                                Odrv12                      1232              7364   8344  FALL       1
I__494/I                                Sp12to4                        0              7364   8344  FALL       1
I__494/O                                Sp12to4                      848              8212   8344  FALL       1
I__497/I                                LocalMux                       0              8212   8344  FALL       1
I__497/O                                LocalMux                     768              8980   8344  FALL       1
I__498/I                                SRMux                          0              8980   8344  FALL       1
I__498/O                                SRMux                        530              9510   8344  FALL       1
PWM_R_158_LC_0_7_0/sr                   LogicCell40_SEQ_MODE_1000      0              9510   8344  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_B_156_LC_1_7_2/lcout
Path End         : LED_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            142498
------------------------------------------   ------ 
End-of-path arrival time (ps)                145571
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1136/I                     ClkMux                         0               795  RISE       1
I__1136/O                     ClkMux                       887              1682  RISE       1
PWM_B_156_LC_1_7_2/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_B_156_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__385/I                  Odrv12                          0              3073   +INF  RISE       1
I__385/O                  Odrv12                       1073              4146   +INF  RISE       1
I__386/I                  Sp12to4                         0              4146   +INF  RISE       1
I__386/O                  Sp12to4                       596              4742   +INF  RISE       1
I__387/I                  LocalMux                        0              4742   +INF  RISE       1
I__387/O                  LocalMux                     1099              5841   +INF  RISE       1
I__388/I                  InMux                           0              5841   +INF  RISE       1
I__388/O                  InMux                         662              6503   +INF  RISE       1
I__389/I                  DummyBuf                        0              6503   +INF  RISE       1
I__389/O                  DummyBuf                        0              6503   +INF  RISE       1
RGB_DRV/RGB2PWM           SB_RGBA_DRV                     0              6503   +INF  RISE       1
RGB_DRV/RGB2              SB_RGBA_DRV                139068            145571   +INF  FALL       0
LED_B                     top                             0            145571   +INF  FALL       1


++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_G_157_LC_0_7_3/lcout
Path End         : LED_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_G_157_LC_0_7_3/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_G_157_LC_0_7_3/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__217/I                  Odrv12                          0              3073   +INF  RISE       1
I__217/O                  Odrv12                       1073              4146   +INF  RISE       1
I__218/I                  LocalMux                        0              4146   +INF  RISE       1
I__218/O                  LocalMux                     1099              5245   +INF  RISE       1
I__219/I                  InMux                           0              5245   +INF  RISE       1
I__219/O                  InMux                         662              5907   +INF  RISE       1
I__220/I                  DummyBuf                        0              5907   +INF  RISE       1
I__220/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB1PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB1              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_G                     top                             0            144975   +INF  FALL       1


++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_R_158_LC_0_7_0/lcout
Path End         : LED_R
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      72
I__1111/I                     gio2CtrlBuf                    0                 0  RISE       1
I__1111/O                     gio2CtrlBuf                    0                 0  RISE       1
I__1112/I                     GlobalMux                      0                 0  RISE       1
I__1112/O                     GlobalMux                    795               795  RISE       1
I__1137/I                     ClkMux                         0               795  RISE       1
I__1137/O                     ClkMux                       887              1682  RISE       1
PWM_R_158_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_R_158_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__221/I                  Odrv12                          0              3073   +INF  RISE       1
I__221/O                  Odrv12                       1073              4146   +INF  RISE       1
I__222/I                  LocalMux                        0              4146   +INF  RISE       1
I__222/O                  LocalMux                     1099              5245   +INF  RISE       1
I__223/I                  InMux                           0              5245   +INF  RISE       1
I__223/O                  InMux                         662              5907   +INF  RISE       1
I__224/I                  DummyBuf                        0              5907   +INF  RISE       1
I__224/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB0PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB0              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_R                     top                             0            144975   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

