read_verilog ../top_fsm.v
proc
 sat -dump_vcd vcd.vcd -ignore_unknown_cells fsm
