ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Encoder_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Encoder_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 92 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 40
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 92 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 8BB0     		sub	sp, sp, #44
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 48
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 93 3 is_stmt 1 view .LVU22
 119              		.loc 1 93 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0693     		str	r3, [sp, #24]
 122 0008 0793     		str	r3, [sp, #28]
 123 000a 0893     		str	r3, [sp, #32]
 124 000c 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 125              		.loc 1 94 3 is_stmt 1 view .LVU24
 126              		.loc 1 94 18 is_stmt 0 view .LVU25
 127 000e 0368     		ldr	r3, [r0]
 128              		.loc 1 94 5 view .LVU26
 129 0010 2D4A     		ldr	r2, .L13
 130 0012 9342     		cmp	r3, r2
 131 0014 08D0     		beq	.L10
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 5


 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM2)
 132              		.loc 1 116 8 is_stmt 1 view .LVU27
 133              		.loc 1 116 10 is_stmt 0 view .LVU28
 134 0016 B3F1804F 		cmp	r3, #1073741824
 135 001a 20D0     		beq	.L11
 117:Core/Src/stm32f1xx_hal_msp.c ****   {
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 121:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 122:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 126:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 127:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 128:Core/Src/stm32f1xx_hal_msp.c ****     */
 129:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 131:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 137:Core/Src/stm32f1xx_hal_msp.c ****   }
 138:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 136              		.loc 1 138 8 is_stmt 1 view .LVU29
 137              		.loc 1 138 10 is_stmt 0 view .LVU30
 138 001c 2B4A     		ldr	r2, .L13+4
 139 001e 9342     		cmp	r3, r2
 140 0020 38D0     		beq	.L12
 141              	.LVL4:
 142              	.L5:
 139:Core/Src/stm32f1xx_hal_msp.c ****   {
 140:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 143:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 144:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 6


 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 148:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 149:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 150:Core/Src/stm32f1xx_hal_msp.c ****     */
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 153:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 154:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 158:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 159:Core/Src/stm32f1xx_hal_msp.c ****   }
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c **** }
 143              		.loc 1 161 1 view .LVU31
 144 0022 0BB0     		add	sp, sp, #44
 145              	.LCFI4:
 146              		.cfi_remember_state
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0024 5DF804FB 		ldr	pc, [sp], #4
 150              	.LVL5:
 151              	.L10:
 152              	.LCFI5:
 153              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 100 5 is_stmt 1 view .LVU32
 155              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 156              		.loc 1 100 5 view .LVU33
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 100 5 view .LVU34
 158 0028 294B     		ldr	r3, .L13+8
 159 002a 9A69     		ldr	r2, [r3, #24]
 160 002c 42F40062 		orr	r2, r2, #2048
 161 0030 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 162              		.loc 1 100 5 view .LVU35
 163 0032 9A69     		ldr	r2, [r3, #24]
 164 0034 02F40062 		and	r2, r2, #2048
 165 0038 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 166              		.loc 1 100 5 view .LVU36
 167 003a 009A     		ldr	r2, [sp]
 168              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 169              		.loc 1 100 5 view .LVU37
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 170              		.loc 1 102 5 view .LVU38
 171              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 172              		.loc 1 102 5 view .LVU39
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 173              		.loc 1 102 5 view .LVU40
 174 003c 9A69     		ldr	r2, [r3, #24]
 175 003e 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 7


 176 0042 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 177              		.loc 1 102 5 view .LVU41
 178 0044 9B69     		ldr	r3, [r3, #24]
 179 0046 03F00403 		and	r3, r3, #4
 180 004a 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 181              		.loc 1 102 5 view .LVU42
 182 004c 019B     		ldr	r3, [sp, #4]
 183              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 184              		.loc 1 102 5 view .LVU43
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 107 5 view .LVU44
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 186              		.loc 1 107 25 is_stmt 0 view .LVU45
 187 004e 4FF44073 		mov	r3, #768
 188 0052 0693     		str	r3, [sp, #24]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 108 5 is_stmt 1 view .LVU46
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 109 5 view .LVU47
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 191              		.loc 1 110 5 view .LVU48
 192 0054 06A9     		add	r1, sp, #24
 193 0056 1F48     		ldr	r0, .L13+12
 194              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 110 5 is_stmt 0 view .LVU49
 196 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL7:
 198 005c E1E7     		b	.L5
 199              	.LVL8:
 200              	.L11:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 201              		.loc 1 122 5 is_stmt 1 view .LVU50
 202              	.LBB7:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 203              		.loc 1 122 5 view .LVU51
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 204              		.loc 1 122 5 view .LVU52
 205 005e 03F50433 		add	r3, r3, #135168
 206 0062 DA69     		ldr	r2, [r3, #28]
 207 0064 42F00102 		orr	r2, r2, #1
 208 0068 DA61     		str	r2, [r3, #28]
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 209              		.loc 1 122 5 view .LVU53
 210 006a DA69     		ldr	r2, [r3, #28]
 211 006c 02F00102 		and	r2, r2, #1
 212 0070 0292     		str	r2, [sp, #8]
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 213              		.loc 1 122 5 view .LVU54
 214 0072 029A     		ldr	r2, [sp, #8]
 215              	.LBE7:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 216              		.loc 1 122 5 view .LVU55
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 8


 217              		.loc 1 124 5 view .LVU56
 218              	.LBB8:
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 219              		.loc 1 124 5 view .LVU57
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 220              		.loc 1 124 5 view .LVU58
 221 0074 9A69     		ldr	r2, [r3, #24]
 222 0076 42F00402 		orr	r2, r2, #4
 223 007a 9A61     		str	r2, [r3, #24]
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 224              		.loc 1 124 5 view .LVU59
 225 007c 9B69     		ldr	r3, [r3, #24]
 226 007e 03F00403 		and	r3, r3, #4
 227 0082 0393     		str	r3, [sp, #12]
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 228              		.loc 1 124 5 view .LVU60
 229 0084 039B     		ldr	r3, [sp, #12]
 230              	.LBE8:
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 231              		.loc 1 124 5 view .LVU61
 129:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 232              		.loc 1 129 5 view .LVU62
 129:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 233              		.loc 1 129 25 is_stmt 0 view .LVU63
 234 0086 0323     		movs	r3, #3
 235 0088 0693     		str	r3, [sp, #24]
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 130 5 is_stmt 1 view .LVU64
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 131 5 view .LVU65
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 238              		.loc 1 132 5 view .LVU66
 239 008a 06A9     		add	r1, sp, #24
 240 008c 1148     		ldr	r0, .L13+12
 241              	.LVL9:
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 242              		.loc 1 132 5 is_stmt 0 view .LVU67
 243 008e FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL10:
 245 0092 C6E7     		b	.L5
 246              	.LVL11:
 247              	.L12:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 248              		.loc 1 144 5 is_stmt 1 view .LVU68
 249              	.LBB9:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 250              		.loc 1 144 5 view .LVU69
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 251              		.loc 1 144 5 view .LVU70
 252 0094 0E4B     		ldr	r3, .L13+8
 253 0096 DA69     		ldr	r2, [r3, #28]
 254 0098 42F00402 		orr	r2, r2, #4
 255 009c DA61     		str	r2, [r3, #28]
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 256              		.loc 1 144 5 view .LVU71
 257 009e DA69     		ldr	r2, [r3, #28]
 258 00a0 02F00402 		and	r2, r2, #4
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 9


 259 00a4 0492     		str	r2, [sp, #16]
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 260              		.loc 1 144 5 view .LVU72
 261 00a6 049A     		ldr	r2, [sp, #16]
 262              	.LBE9:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 263              		.loc 1 144 5 view .LVU73
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 264              		.loc 1 146 5 view .LVU74
 265              	.LBB10:
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 266              		.loc 1 146 5 view .LVU75
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 267              		.loc 1 146 5 view .LVU76
 268 00a8 9A69     		ldr	r2, [r3, #24]
 269 00aa 42F00802 		orr	r2, r2, #8
 270 00ae 9A61     		str	r2, [r3, #24]
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 271              		.loc 1 146 5 view .LVU77
 272 00b0 9B69     		ldr	r3, [r3, #24]
 273 00b2 03F00803 		and	r3, r3, #8
 274 00b6 0593     		str	r3, [sp, #20]
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 275              		.loc 1 146 5 view .LVU78
 276 00b8 059B     		ldr	r3, [sp, #20]
 277              	.LBE10:
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 278              		.loc 1 146 5 view .LVU79
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 279              		.loc 1 151 5 view .LVU80
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 280              		.loc 1 151 25 is_stmt 0 view .LVU81
 281 00ba C023     		movs	r3, #192
 282 00bc 0693     		str	r3, [sp, #24]
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 152 5 is_stmt 1 view .LVU82
 153:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 284              		.loc 1 153 5 view .LVU83
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 285              		.loc 1 154 5 view .LVU84
 286 00be 06A9     		add	r1, sp, #24
 287 00c0 0548     		ldr	r0, .L13+16
 288              	.LVL12:
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 289              		.loc 1 154 5 is_stmt 0 view .LVU85
 290 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 291              	.LVL13:
 292              		.loc 1 161 1 view .LVU86
 293 00c6 ACE7     		b	.L5
 294              	.L14:
 295              		.align	2
 296              	.L13:
 297 00c8 002C0140 		.word	1073818624
 298 00cc 00080040 		.word	1073743872
 299 00d0 00100240 		.word	1073876992
 300 00d4 00080140 		.word	1073809408
 301 00d8 000C0140 		.word	1073810432
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 10


 302              		.cfi_endproc
 303              	.LFE66:
 305              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 306              		.align	1
 307              		.global	HAL_TIM_Base_MspInit
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	HAL_TIM_Base_MspInit:
 313              	.LVL14:
 314              	.LFB67:
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c **** /**
 164:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 165:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 166:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 167:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 168:Core/Src/stm32f1xx_hal_msp.c **** */
 169:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 170:Core/Src/stm32f1xx_hal_msp.c **** {
 315              		.loc 1 170 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 8
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
 171:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 320              		.loc 1 171 3 view .LVU88
 321              		.loc 1 171 15 is_stmt 0 view .LVU89
 322 0000 0268     		ldr	r2, [r0]
 323              		.loc 1 171 5 view .LVU90
 324 0002 094B     		ldr	r3, .L22
 325 0004 9A42     		cmp	r2, r3
 326 0006 00D0     		beq	.L21
 327 0008 7047     		bx	lr
 328              	.L21:
 170:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 329              		.loc 1 170 1 view .LVU91
 330 000a 82B0     		sub	sp, sp, #8
 331              	.LCFI6:
 332              		.cfi_def_cfa_offset 8
 172:Core/Src/stm32f1xx_hal_msp.c ****   {
 173:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 176:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 177:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 333              		.loc 1 177 5 is_stmt 1 view .LVU92
 334              	.LBB11:
 335              		.loc 1 177 5 view .LVU93
 336              		.loc 1 177 5 view .LVU94
 337 000c 03F50333 		add	r3, r3, #134144
 338 0010 DA69     		ldr	r2, [r3, #28]
 339 0012 42F00202 		orr	r2, r2, #2
 340 0016 DA61     		str	r2, [r3, #28]
 341              		.loc 1 177 5 view .LVU95
 342 0018 DB69     		ldr	r3, [r3, #28]
 343 001a 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 11


 344 001e 0193     		str	r3, [sp, #4]
 345              		.loc 1 177 5 view .LVU96
 346 0020 019B     		ldr	r3, [sp, #4]
 347              	.LBE11:
 348              		.loc 1 177 5 view .LVU97
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c ****   }
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** }
 349              		.loc 1 183 1 is_stmt 0 view .LVU98
 350 0022 02B0     		add	sp, sp, #8
 351              	.LCFI7:
 352              		.cfi_def_cfa_offset 0
 353              		@ sp needed
 354 0024 7047     		bx	lr
 355              	.L23:
 356 0026 00BF     		.align	2
 357              	.L22:
 358 0028 00040040 		.word	1073742848
 359              		.cfi_endproc
 360              	.LFE67:
 362              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 363              		.align	1
 364              		.global	HAL_TIM_MspPostInit
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	HAL_TIM_MspPostInit:
 370              	.LVL15:
 371              	.LFB68:
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 186:Core/Src/stm32f1xx_hal_msp.c **** {
 372              		.loc 1 186 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 24
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		.loc 1 186 1 is_stmt 0 view .LVU100
 377 0000 10B5     		push	{r4, lr}
 378              	.LCFI8:
 379              		.cfi_def_cfa_offset 8
 380              		.cfi_offset 4, -8
 381              		.cfi_offset 14, -4
 382 0002 86B0     		sub	sp, sp, #24
 383              	.LCFI9:
 384              		.cfi_def_cfa_offset 32
 187:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 385              		.loc 1 187 3 is_stmt 1 view .LVU101
 386              		.loc 1 187 20 is_stmt 0 view .LVU102
 387 0004 0023     		movs	r3, #0
 388 0006 0293     		str	r3, [sp, #8]
 389 0008 0393     		str	r3, [sp, #12]
 390 000a 0493     		str	r3, [sp, #16]
 391 000c 0593     		str	r3, [sp, #20]
 188:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 12


 392              		.loc 1 188 3 is_stmt 1 view .LVU103
 393              		.loc 1 188 10 is_stmt 0 view .LVU104
 394 000e 0268     		ldr	r2, [r0]
 395              		.loc 1 188 5 view .LVU105
 396 0010 154B     		ldr	r3, .L28
 397 0012 9A42     		cmp	r2, r3
 398 0014 01D0     		beq	.L27
 399              	.LVL16:
 400              	.L24:
 189:Core/Src/stm32f1xx_hal_msp.c ****   {
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 195:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 197:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 198:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 199:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 200:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 201:Core/Src/stm32f1xx_hal_msp.c ****     */
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 203:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 205:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 208:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 215:Core/Src/stm32f1xx_hal_msp.c ****   }
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c **** }
 401              		.loc 1 217 1 view .LVU106
 402 0016 06B0     		add	sp, sp, #24
 403              	.LCFI10:
 404              		.cfi_remember_state
 405              		.cfi_def_cfa_offset 8
 406              		@ sp needed
 407 0018 10BD     		pop	{r4, pc}
 408              	.LVL17:
 409              	.L27:
 410              	.LCFI11:
 411              		.cfi_restore_state
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 412              		.loc 1 194 5 is_stmt 1 view .LVU107
 413              	.LBB12:
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 414              		.loc 1 194 5 view .LVU108
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 415              		.loc 1 194 5 view .LVU109
 416 001a 03F50333 		add	r3, r3, #134144
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 13


 417 001e 9A69     		ldr	r2, [r3, #24]
 418 0020 42F00402 		orr	r2, r2, #4
 419 0024 9A61     		str	r2, [r3, #24]
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 420              		.loc 1 194 5 view .LVU110
 421 0026 9A69     		ldr	r2, [r3, #24]
 422 0028 02F00402 		and	r2, r2, #4
 423 002c 0092     		str	r2, [sp]
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 424              		.loc 1 194 5 view .LVU111
 425 002e 009A     		ldr	r2, [sp]
 426              	.LBE12:
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 427              		.loc 1 194 5 view .LVU112
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 428              		.loc 1 195 5 view .LVU113
 429              	.LBB13:
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 430              		.loc 1 195 5 view .LVU114
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 431              		.loc 1 195 5 view .LVU115
 432 0030 9A69     		ldr	r2, [r3, #24]
 433 0032 42F00802 		orr	r2, r2, #8
 434 0036 9A61     		str	r2, [r3, #24]
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 435              		.loc 1 195 5 view .LVU116
 436 0038 9B69     		ldr	r3, [r3, #24]
 437 003a 03F00803 		and	r3, r3, #8
 438 003e 0193     		str	r3, [sp, #4]
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 439              		.loc 1 195 5 view .LVU117
 440 0040 019B     		ldr	r3, [sp, #4]
 441              	.LBE13:
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 442              		.loc 1 195 5 view .LVU118
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 443              		.loc 1 202 5 view .LVU119
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 202 25 is_stmt 0 view .LVU120
 445 0042 C023     		movs	r3, #192
 446 0044 0293     		str	r3, [sp, #8]
 203:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 447              		.loc 1 203 5 is_stmt 1 view .LVU121
 203:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 448              		.loc 1 203 26 is_stmt 0 view .LVU122
 449 0046 0224     		movs	r4, #2
 450 0048 0394     		str	r4, [sp, #12]
 204:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 451              		.loc 1 204 5 is_stmt 1 view .LVU123
 204:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 452              		.loc 1 204 27 is_stmt 0 view .LVU124
 453 004a 0594     		str	r4, [sp, #20]
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 454              		.loc 1 205 5 is_stmt 1 view .LVU125
 455 004c 02A9     		add	r1, sp, #8
 456 004e 0748     		ldr	r0, .L28+4
 457              	.LVL18:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 14


 205:Core/Src/stm32f1xx_hal_msp.c **** 
 458              		.loc 1 205 5 is_stmt 0 view .LVU126
 459 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL19:
 207:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 461              		.loc 1 207 5 is_stmt 1 view .LVU127
 207:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 462              		.loc 1 207 25 is_stmt 0 view .LVU128
 463 0054 0323     		movs	r3, #3
 464 0056 0293     		str	r3, [sp, #8]
 208:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 465              		.loc 1 208 5 is_stmt 1 view .LVU129
 208:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 466              		.loc 1 208 26 is_stmt 0 view .LVU130
 467 0058 0394     		str	r4, [sp, #12]
 209:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 468              		.loc 1 209 5 is_stmt 1 view .LVU131
 209:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 469              		.loc 1 209 27 is_stmt 0 view .LVU132
 470 005a 0594     		str	r4, [sp, #20]
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 471              		.loc 1 210 5 is_stmt 1 view .LVU133
 472 005c 02A9     		add	r1, sp, #8
 473 005e 0448     		ldr	r0, .L28+8
 474 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 475              	.LVL20:
 476              		.loc 1 217 1 is_stmt 0 view .LVU134
 477 0064 D7E7     		b	.L24
 478              	.L29:
 479 0066 00BF     		.align	2
 480              	.L28:
 481 0068 00040040 		.word	1073742848
 482 006c 00080140 		.word	1073809408
 483 0070 000C0140 		.word	1073810432
 484              		.cfi_endproc
 485              	.LFE68:
 487              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 488              		.align	1
 489              		.global	HAL_TIM_Encoder_MspDeInit
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	HAL_TIM_Encoder_MspDeInit:
 495              	.LVL21:
 496              	.LFB69:
 218:Core/Src/stm32f1xx_hal_msp.c **** /**
 219:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 220:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 221:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 222:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 223:Core/Src/stm32f1xx_hal_msp.c **** */
 224:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 225:Core/Src/stm32f1xx_hal_msp.c **** {
 497              		.loc 1 225 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 15


 501              		.loc 1 225 1 is_stmt 0 view .LVU136
 502 0000 08B5     		push	{r3, lr}
 503              	.LCFI12:
 504              		.cfi_def_cfa_offset 8
 505              		.cfi_offset 3, -8
 506              		.cfi_offset 14, -4
 226:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 507              		.loc 1 226 3 is_stmt 1 view .LVU137
 508              		.loc 1 226 18 is_stmt 0 view .LVU138
 509 0002 0368     		ldr	r3, [r0]
 510              		.loc 1 226 5 view .LVU139
 511 0004 154A     		ldr	r2, .L38
 512 0006 9342     		cmp	r3, r2
 513 0008 06D0     		beq	.L35
 227:Core/Src/stm32f1xx_hal_msp.c ****   {
 228:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 232:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 235:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 236:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 237:Core/Src/stm32f1xx_hal_msp.c ****     */
 238:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9);
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 243:Core/Src/stm32f1xx_hal_msp.c ****   }
 244:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM2)
 514              		.loc 1 244 8 is_stmt 1 view .LVU140
 515              		.loc 1 244 10 is_stmt 0 view .LVU141
 516 000a B3F1804F 		cmp	r3, #1073741824
 517 000e 0FD0     		beq	.L36
 245:Core/Src/stm32f1xx_hal_msp.c ****   {
 246:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 249:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 250:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 251:Core/Src/stm32f1xx_hal_msp.c **** 
 252:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 253:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 254:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 255:Core/Src/stm32f1xx_hal_msp.c ****     */
 256:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 261:Core/Src/stm32f1xx_hal_msp.c ****   }
 262:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 518              		.loc 1 262 8 is_stmt 1 view .LVU142
 519              		.loc 1 262 10 is_stmt 0 view .LVU143
 520 0010 134A     		ldr	r2, .L38+4
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 16


 521 0012 9342     		cmp	r3, r2
 522 0014 16D0     		beq	.L37
 523              	.LVL22:
 524              	.L30:
 263:Core/Src/stm32f1xx_hal_msp.c ****   {
 264:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 267:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 268:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 270:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 271:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 272:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 273:Core/Src/stm32f1xx_hal_msp.c ****     */
 274:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 279:Core/Src/stm32f1xx_hal_msp.c ****   }
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 281:Core/Src/stm32f1xx_hal_msp.c **** }
 525              		.loc 1 281 1 view .LVU144
 526 0016 08BD     		pop	{r3, pc}
 527              	.LVL23:
 528              	.L35:
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 529              		.loc 1 232 5 is_stmt 1 view .LVU145
 530 0018 02F56442 		add	r2, r2, #58368
 531 001c 9369     		ldr	r3, [r2, #24]
 532 001e 23F40063 		bic	r3, r3, #2048
 533 0022 9361     		str	r3, [r2, #24]
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 534              		.loc 1 238 5 view .LVU146
 535 0024 4FF44071 		mov	r1, #768
 536 0028 0E48     		ldr	r0, .L38+8
 537              	.LVL24:
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 538              		.loc 1 238 5 is_stmt 0 view .LVU147
 539 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 540              	.LVL25:
 541 002e F2E7     		b	.L30
 542              	.LVL26:
 543              	.L36:
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 544              		.loc 1 250 5 is_stmt 1 view .LVU148
 545 0030 0D4A     		ldr	r2, .L38+12
 546 0032 D369     		ldr	r3, [r2, #28]
 547 0034 23F00103 		bic	r3, r3, #1
 548 0038 D361     		str	r3, [r2, #28]
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 549              		.loc 1 256 5 view .LVU149
 550 003a 0321     		movs	r1, #3
 551 003c 0948     		ldr	r0, .L38+8
 552              	.LVL27:
 256:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 17


 553              		.loc 1 256 5 is_stmt 0 view .LVU150
 554 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 555              	.LVL28:
 556 0042 E8E7     		b	.L30
 557              	.LVL29:
 558              	.L37:
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 559              		.loc 1 268 5 is_stmt 1 view .LVU151
 560 0044 02F50232 		add	r2, r2, #133120
 561 0048 D369     		ldr	r3, [r2, #28]
 562 004a 23F00403 		bic	r3, r3, #4
 563 004e D361     		str	r3, [r2, #28]
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 564              		.loc 1 274 5 view .LVU152
 565 0050 C021     		movs	r1, #192
 566 0052 0648     		ldr	r0, .L38+16
 567              	.LVL30:
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 568              		.loc 1 274 5 is_stmt 0 view .LVU153
 569 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 570              	.LVL31:
 571              		.loc 1 281 1 view .LVU154
 572 0058 DDE7     		b	.L30
 573              	.L39:
 574 005a 00BF     		.align	2
 575              	.L38:
 576 005c 002C0140 		.word	1073818624
 577 0060 00080040 		.word	1073743872
 578 0064 00080140 		.word	1073809408
 579 0068 00100240 		.word	1073876992
 580 006c 000C0140 		.word	1073810432
 581              		.cfi_endproc
 582              	.LFE69:
 584              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 585              		.align	1
 586              		.global	HAL_TIM_Base_MspDeInit
 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 591              	HAL_TIM_Base_MspDeInit:
 592              	.LVL32:
 593              	.LFB70:
 282:Core/Src/stm32f1xx_hal_msp.c **** 
 283:Core/Src/stm32f1xx_hal_msp.c **** /**
 284:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 285:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 286:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 287:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 288:Core/Src/stm32f1xx_hal_msp.c **** */
 289:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 290:Core/Src/stm32f1xx_hal_msp.c **** {
 594              		.loc 1 290 1 is_stmt 1 view -0
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 0
 597              		@ frame_needed = 0, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 291:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 18


 599              		.loc 1 291 3 view .LVU156
 600              		.loc 1 291 15 is_stmt 0 view .LVU157
 601 0000 0268     		ldr	r2, [r0]
 602              		.loc 1 291 5 view .LVU158
 603 0002 054B     		ldr	r3, .L43
 604 0004 9A42     		cmp	r2, r3
 605 0006 00D0     		beq	.L42
 606              	.L40:
 292:Core/Src/stm32f1xx_hal_msp.c ****   {
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 297:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 301:Core/Src/stm32f1xx_hal_msp.c ****   }
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 303:Core/Src/stm32f1xx_hal_msp.c **** }
 607              		.loc 1 303 1 view .LVU159
 608 0008 7047     		bx	lr
 609              	.L42:
 297:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 610              		.loc 1 297 5 is_stmt 1 view .LVU160
 611 000a 044A     		ldr	r2, .L43+4
 612 000c D369     		ldr	r3, [r2, #28]
 613 000e 23F00203 		bic	r3, r3, #2
 614 0012 D361     		str	r3, [r2, #28]
 615              		.loc 1 303 1 is_stmt 0 view .LVU161
 616 0014 F8E7     		b	.L40
 617              	.L44:
 618 0016 00BF     		.align	2
 619              	.L43:
 620 0018 00040040 		.word	1073742848
 621 001c 00100240 		.word	1073876992
 622              		.cfi_endproc
 623              	.LFE70:
 625              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 626              		.align	1
 627              		.global	HAL_UART_MspInit
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	HAL_UART_MspInit:
 633              	.LVL33:
 634              	.LFB71:
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 305:Core/Src/stm32f1xx_hal_msp.c **** /**
 306:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 307:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 308:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 309:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 310:Core/Src/stm32f1xx_hal_msp.c **** */
 311:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 312:Core/Src/stm32f1xx_hal_msp.c **** {
 635              		.loc 1 312 1 is_stmt 1 view -0
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 19


 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 24
 638              		@ frame_needed = 0, uses_anonymous_args = 0
 639              		.loc 1 312 1 is_stmt 0 view .LVU163
 640 0000 30B5     		push	{r4, r5, lr}
 641              	.LCFI13:
 642              		.cfi_def_cfa_offset 12
 643              		.cfi_offset 4, -12
 644              		.cfi_offset 5, -8
 645              		.cfi_offset 14, -4
 646 0002 87B0     		sub	sp, sp, #28
 647              	.LCFI14:
 648              		.cfi_def_cfa_offset 40
 313:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 649              		.loc 1 313 3 is_stmt 1 view .LVU164
 650              		.loc 1 313 20 is_stmt 0 view .LVU165
 651 0004 0023     		movs	r3, #0
 652 0006 0293     		str	r3, [sp, #8]
 653 0008 0393     		str	r3, [sp, #12]
 654 000a 0493     		str	r3, [sp, #16]
 655 000c 0593     		str	r3, [sp, #20]
 314:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 656              		.loc 1 314 3 is_stmt 1 view .LVU166
 657              		.loc 1 314 11 is_stmt 0 view .LVU167
 658 000e 0268     		ldr	r2, [r0]
 659              		.loc 1 314 5 view .LVU168
 660 0010 1B4B     		ldr	r3, .L49
 661 0012 9A42     		cmp	r2, r3
 662 0014 01D0     		beq	.L48
 663              	.LVL34:
 664              	.L45:
 315:Core/Src/stm32f1xx_hal_msp.c ****   {
 316:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 317:Core/Src/stm32f1xx_hal_msp.c **** 
 318:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 319:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 320:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 324:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 325:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 326:Core/Src/stm32f1xx_hal_msp.c ****     */
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 330:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 332:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 336:Core/Src/stm32f1xx_hal_msp.c **** 
 337:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 338:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 339:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 340:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 20


 341:Core/Src/stm32f1xx_hal_msp.c **** 
 342:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 343:Core/Src/stm32f1xx_hal_msp.c ****   }
 344:Core/Src/stm32f1xx_hal_msp.c **** 
 345:Core/Src/stm32f1xx_hal_msp.c **** }
 665              		.loc 1 345 1 view .LVU169
 666 0016 07B0     		add	sp, sp, #28
 667              	.LCFI15:
 668              		.cfi_remember_state
 669              		.cfi_def_cfa_offset 12
 670              		@ sp needed
 671 0018 30BD     		pop	{r4, r5, pc}
 672              	.LVL35:
 673              	.L48:
 674              	.LCFI16:
 675              		.cfi_restore_state
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 676              		.loc 1 320 5 is_stmt 1 view .LVU170
 677              	.LBB14:
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 678              		.loc 1 320 5 view .LVU171
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 679              		.loc 1 320 5 view .LVU172
 680 001a 03F5E633 		add	r3, r3, #117760
 681 001e DA69     		ldr	r2, [r3, #28]
 682 0020 42F40032 		orr	r2, r2, #131072
 683 0024 DA61     		str	r2, [r3, #28]
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 684              		.loc 1 320 5 view .LVU173
 685 0026 DA69     		ldr	r2, [r3, #28]
 686 0028 02F40032 		and	r2, r2, #131072
 687 002c 0092     		str	r2, [sp]
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 688              		.loc 1 320 5 view .LVU174
 689 002e 009A     		ldr	r2, [sp]
 690              	.LBE14:
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 691              		.loc 1 320 5 view .LVU175
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 692              		.loc 1 322 5 view .LVU176
 693              	.LBB15:
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 694              		.loc 1 322 5 view .LVU177
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 695              		.loc 1 322 5 view .LVU178
 696 0030 9A69     		ldr	r2, [r3, #24]
 697 0032 42F00402 		orr	r2, r2, #4
 698 0036 9A61     		str	r2, [r3, #24]
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 699              		.loc 1 322 5 view .LVU179
 700 0038 9B69     		ldr	r3, [r3, #24]
 701 003a 03F00403 		and	r3, r3, #4
 702 003e 0193     		str	r3, [sp, #4]
 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 703              		.loc 1 322 5 view .LVU180
 704 0040 019B     		ldr	r3, [sp, #4]
 705              	.LBE15:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 21


 322:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 706              		.loc 1 322 5 view .LVU181
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 707              		.loc 1 327 5 view .LVU182
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 708              		.loc 1 327 25 is_stmt 0 view .LVU183
 709 0042 0423     		movs	r3, #4
 710 0044 0293     		str	r3, [sp, #8]
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 711              		.loc 1 328 5 is_stmt 1 view .LVU184
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 712              		.loc 1 328 26 is_stmt 0 view .LVU185
 713 0046 0223     		movs	r3, #2
 714 0048 0393     		str	r3, [sp, #12]
 329:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 715              		.loc 1 329 5 is_stmt 1 view .LVU186
 329:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 716              		.loc 1 329 27 is_stmt 0 view .LVU187
 717 004a 0323     		movs	r3, #3
 718 004c 0593     		str	r3, [sp, #20]
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 719              		.loc 1 330 5 is_stmt 1 view .LVU188
 720 004e 0D4D     		ldr	r5, .L49+4
 721 0050 02A9     		add	r1, sp, #8
 722 0052 2846     		mov	r0, r5
 723              	.LVL36:
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 724              		.loc 1 330 5 is_stmt 0 view .LVU189
 725 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 726              	.LVL37:
 332:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 727              		.loc 1 332 5 is_stmt 1 view .LVU190
 332:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 728              		.loc 1 332 25 is_stmt 0 view .LVU191
 729 0058 0823     		movs	r3, #8
 730 005a 0293     		str	r3, [sp, #8]
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 731              		.loc 1 333 5 is_stmt 1 view .LVU192
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 732              		.loc 1 333 26 is_stmt 0 view .LVU193
 733 005c 0024     		movs	r4, #0
 734 005e 0394     		str	r4, [sp, #12]
 334:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 735              		.loc 1 334 5 is_stmt 1 view .LVU194
 334:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 736              		.loc 1 334 26 is_stmt 0 view .LVU195
 737 0060 0494     		str	r4, [sp, #16]
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 738              		.loc 1 335 5 is_stmt 1 view .LVU196
 739 0062 0DEB0301 		add	r1, sp, r3
 740 0066 2846     		mov	r0, r5
 741 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 742              	.LVL38:
 338:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 743              		.loc 1 338 5 view .LVU197
 744 006c 2246     		mov	r2, r4
 745 006e 2146     		mov	r1, r4
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 22


 746 0070 2620     		movs	r0, #38
 747 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 748              	.LVL39:
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 749              		.loc 1 339 5 view .LVU198
 750 0076 2620     		movs	r0, #38
 751 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 752              	.LVL40:
 753              		.loc 1 345 1 is_stmt 0 view .LVU199
 754 007c CBE7     		b	.L45
 755              	.L50:
 756 007e 00BF     		.align	2
 757              	.L49:
 758 0080 00440040 		.word	1073759232
 759 0084 00080140 		.word	1073809408
 760              		.cfi_endproc
 761              	.LFE71:
 763              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 764              		.align	1
 765              		.global	HAL_UART_MspDeInit
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 770              	HAL_UART_MspDeInit:
 771              	.LVL41:
 772              	.LFB72:
 346:Core/Src/stm32f1xx_hal_msp.c **** 
 347:Core/Src/stm32f1xx_hal_msp.c **** /**
 348:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 349:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 350:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 351:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 352:Core/Src/stm32f1xx_hal_msp.c **** */
 353:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 354:Core/Src/stm32f1xx_hal_msp.c **** {
 773              		.loc 1 354 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		.loc 1 354 1 is_stmt 0 view .LVU201
 778 0000 08B5     		push	{r3, lr}
 779              	.LCFI17:
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 3, -8
 782              		.cfi_offset 14, -4
 355:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 783              		.loc 1 355 3 is_stmt 1 view .LVU202
 784              		.loc 1 355 11 is_stmt 0 view .LVU203
 785 0002 0268     		ldr	r2, [r0]
 786              		.loc 1 355 5 view .LVU204
 787 0004 084B     		ldr	r3, .L55
 788 0006 9A42     		cmp	r2, r3
 789 0008 00D0     		beq	.L54
 790              	.LVL42:
 791              	.L51:
 356:Core/Src/stm32f1xx_hal_msp.c ****   {
 357:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 23


 358:Core/Src/stm32f1xx_hal_msp.c **** 
 359:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 360:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 361:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 362:Core/Src/stm32f1xx_hal_msp.c **** 
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 364:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 365:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 366:Core/Src/stm32f1xx_hal_msp.c ****     */
 367:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 368:Core/Src/stm32f1xx_hal_msp.c **** 
 369:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 370:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 371:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 373:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 374:Core/Src/stm32f1xx_hal_msp.c ****   }
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 376:Core/Src/stm32f1xx_hal_msp.c **** }
 792              		.loc 1 376 1 view .LVU205
 793 000a 08BD     		pop	{r3, pc}
 794              	.LVL43:
 795              	.L54:
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 796              		.loc 1 361 5 is_stmt 1 view .LVU206
 797 000c 074A     		ldr	r2, .L55+4
 798 000e D369     		ldr	r3, [r2, #28]
 799 0010 23F40033 		bic	r3, r3, #131072
 800 0014 D361     		str	r3, [r2, #28]
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 801              		.loc 1 367 5 view .LVU207
 802 0016 0C21     		movs	r1, #12
 803 0018 0548     		ldr	r0, .L55+8
 804              	.LVL44:
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 805              		.loc 1 367 5 is_stmt 0 view .LVU208
 806 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 807              	.LVL45:
 370:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 808              		.loc 1 370 5 is_stmt 1 view .LVU209
 809 001e 2620     		movs	r0, #38
 810 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 811              	.LVL46:
 812              		.loc 1 376 1 is_stmt 0 view .LVU210
 813 0024 F1E7     		b	.L51
 814              	.L56:
 815 0026 00BF     		.align	2
 816              	.L55:
 817 0028 00440040 		.word	1073759232
 818 002c 00100240 		.word	1073876992
 819 0030 00080140 		.word	1073809408
 820              		.cfi_endproc
 821              	.LFE72:
 823              		.text
 824              	.Letext0:
 825              		.file 2 "e:\\project\\program\\vscode\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
 826              		.file 3 "e:\\project\\program\\vscode\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 24


 827              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 828              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 829              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 830              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 831              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 832              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 833              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:97     .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:103    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:297    .text.HAL_TIM_Encoder_MspInit:000000c8 $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:306    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:312    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:358    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:363    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:369    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:481    .text.HAL_TIM_MspPostInit:00000068 $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:488    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:494    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:576    .text.HAL_TIM_Encoder_MspDeInit:0000005c $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:585    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:591    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:620    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:626    .text.HAL_UART_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:632    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:758    .text.HAL_UART_MspInit:00000080 $d
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:764    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:770    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\Chicken\AppData\Local\Temp\ccUdRLAB.s:817    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
