<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Barcelona RISC-V Workshop: Day One &middot; lowRISC</title>
        <link rel="stylesheet" href="http://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="http://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="http://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="http://www.lowrisc.org"><img src="http://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/"> Home </a></li>
          
          <li><a href="/about/"> About </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/faq/"> FAQ </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Barcelona RISC-V Workshop: Day One</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                        <time class="li-article-date">Tuesday, May 8, 2018</time>
                        
                    </header>
                    <section>
                        

<p>The <a href="https://riscv.org/2018/04/risc-v-workshop-in-barcelona-agenda/">eighth RISC-V
workshop</a> is
going
on today Barcleona. As usual, I&rsquo;ll be keeping a semi-live blog of talks and
announcements throughout the day.</p>

<h2 id="introduction-rick-o-connor:7e63e62b65afd74857129fe53555ff5b">Introduction: Rick O&rsquo;Connor</h2>

<ul>
<li>This workshop has 325 attendees representing 101 companies and 25
universties. Largest outside of Silicon Valley.</li>
<li>Rick gives the usual overview of the RISC-V Foundation structure.</li>
<li>The RISC-V Foundation currently has over 150 members, including invidual
members. These members are distributed across 25 countries around the world.</li>
</ul>

<h2 id="risc-v-state-of-the-union-krste-asanovic:7e63e62b65afd74857129fe53555ff5b">RISC-V state of the union: Krste Asanovic</h2>

<ul>
<li>Krste gives an overview of the RISC-V ISA for newcomers.</li>
<li>RISC-V encoding terminology.

<ul>
<li>Standard: defined by the Foundation</li>
<li>Reserved: Foundation might eventually use this space for future standard
extensions.</li>
<li>Custom: Space for implemnter-specific extensions, never claimed by
Foundation.</li>
</ul></li>
<li>The RISC-V big tent philosophy: enable all types of RISC-V implementation,
from 32-bit microcontrollers with 1KiB SRAM up to 64-bit Unix servers with
virtualisation or 128-bit 100k-core supercomputer with PiBs DRAM, open or
proprietary business models, non-conforming extensions, software
implementations (e.g. QEMU), &hellip;

<ul>
<li>Minimize wasted work through maximum reuse. Factor out platform-level
requirements from reusable ISA and software modules</li>
<li>Use standard platform profiles to reduce ecosystem effort.</li>
</ul></li>
<li>A system is minimally RISC-V-ISA-compliant if it runs claimed RISC-V
unprivileged code correctly. e.g. gcc-compiled RV32IMAC functions work
correctly. Platform must support loading program, returning result etc.</li>
<li>One set of unprivileged ISA compliance tests should be able to run on any
platform. There is a challenge here in handling tiny platforms, e.g. 1KiB
SRAM.</li>
<li>A platform specification provides tight constraints on system configuration
and options to support a software ecosystem.

<ul>
<li>It provides an interface between platform hardware and software, including
privileged levels.</li>
<li>Avoid unnecessary duplication. Where it&rsquo;s possible to define a common
standard, do so.</li>
<li>Platform compliance tests will be built in collaboration with the relevant
ecosystem. e.g. server platform compliance, ZephyrOS platform compliance.</li>
</ul></li>
<li>Software is king in the RISC-V land

<ul>
<li>ISA extensions need compiler/linker/library support</li>
<li>There&rsquo;s no point adding instructions if no software wants to use it.</li>
<li>ISA proposals should be sensible to implement.</li>
<li>Finished now is better than perfect sometime. But at the same time,
shouldn&rsquo;t rush to freeze a spec before it&rsquo;s ready.</li>
</ul></li>
<li>Open-source hardware vs software

<ul>
<li>Some lessons from the free/open source software community apply, but many
things are different. e.g. very large investments in hardware that cannot be
changed once manufactured, threat of patent lawsuits</li>
</ul></li>
<li>Major milestones in 2017

<ul>
<li>Fixed holes in user ISA, no changed now in IMAFDQC</li>
<li>Froze priv-1.10 spec. Updates must be backwards compatible</li>
<li>Memory model work</li>
<li>Linux ABI frozen</li>
<li>Debug spec completed</li>
</ul></li>
<li>2018 initiatives

<ul>
<li>Working to prepare the base ISA for ratifications</li>
<li>Formal spec in progress</li>
<li>Hypervisor spec done, need implementations</li>
<li>Crypto in progress</li>
<li>J (dynamic translation / runtimes) in progress</li>
<li>Packed SIMD in progress</li>
<li>Security task group ongoing</li>
<li>Fast interrupts started</li>
<li>Trace started</li>
<li>Krste comments it may take longer to finish these things vs comparable
industry projects.  Have many more stakeholders giving input.</li>
</ul></li>
<li>2018 embedded platform

<ul>
<li>New ABI for embedded (e.g. long double = 64bit)</li>
<li>Build on RV32E</li>
<li>compiler/library work for improved code compression</li>
</ul></li>
<li>RISC-V and security

<ul>
<li>Set up security standing committee. Chaired by Helena Handschuh (Rambus),
vice-chair Joe Kiniry (Galois Research).</li>
</ul></li>
</ul>

<h2 id="the-state-of-risc-v-software-palmer-dabbelt:7e63e62b65afd74857129fe53555ff5b">The state of RISC-V software: Palmer Dabbelt</h2>

<ul>
<li>Palmer shows a picture of Xorg with web browser, terminal, webcam, and a 3d
video game all running on a RISC-V core (SiFive Unleashed with Microsemi
add-on board).</li>
<li>GNU-based toolchains

<ul>
<li>binutils, gcc, glibc, newlib all upstreamed.</li>
</ul></li>
<li>The RISC-V Linux kernel port was upstreamed in January 2018. It only
supports RV64I systems for now, and is currently missing some platform
drivers. Help would be welcomed in getting these upstream.</li>
<li>RISC-V Fedora and Debian support is in progress</li>
<li>RISC-V LLVM port is making rapid progress. RV32IMFDC upstream. [As a
correction to the talk, compressed support is upstream - thanks to
contributions from Andes Tech and Qualcomm!]</li>
<li>Bootloaders: U-boot is upstream, TianoCore is a work in progress. Coreboot
RISC-V support is upstream but a little out of date. UEFI standard process is
ongoing.</li>
<li>Embedded runtimes: Zephry is upstream, seL4 upstream, FreeRTOS exists but
isn&rsquo;t upstream, Micrium uC/OS is available, as is ThreadX.</li>
<li>Debugging: GDB port upstream, OpenOCD exists but not upstream. Also
commercial debuggers: Segger, Lauterbach, UltraSoC, IAR is upcoming.</li>
<li>The core software stack has been supported by a consortium of developers
from a range of companies.</li>
<li>RISC-V software implementations: Spike, RV8, Renode, QEMU (upstreamed and
included in a upstream release about a week ago)</li>
<li>There are also commercial simulators, such as Imperas OVP and Esperanto&rsquo;s
simulator.</li>
<li>Help wanted: OpenJDK JIT port, Arduino runtime</li>
<li>The RISC-V platform specification working group will define profiles for
types of RISC-V systems. e.g. bare-metal embedded, RTOS, embedded Linux,
portable Linux.</li>
</ul>

<h2 id="the-risc-v-vector-isa-update-roger-espassa:7e63e62b65afd74857129fe53555ff5b">The RISC-V vector ISA update: Roger Espassa</h2>

<ul>
<li>The spec isn&rsquo;t yet read&hellip;but it&rsquo;s getting really close</li>
<li>Updates and discussion points:

<ul>
<li>Register types moved to an extension.</li>
<li>Widening multiplies</li>
<li>Debating whether reductions should be in base or not</li>
<li>Worked on overlaying V-reg and F-reg to save state, decided against it</li>
<li>Fixed point vclip instructions</li>
<li>Mask support for speculative vectorisation</li>
<li>Possibility to fit integer MADD within encoding</li>
</ul></li>
<li>Scalar support: the encoding allows indicating that the destination vreg is
a &ldquo;scalar shape&rdquo;. Introduce VLO/VSO to load/store single scalar elements.</li>
<li>Roger is outlining the newly introduced instructions. I can&rsquo;t usefully
summarise these, so you&rsquo;re best waiting for the slides to be published.</li>
<li>vclip is introduced to help support fixed point.</li>
<li>FP16 operations are introduced and are required for the V extension.</li>
<li>The vector extension introduces interesting instructions such as vector-fpr
merge, vector-fp merge, slide down / slide up</li>
<li>Plan to close the base spec very soon</li>
<li>Want to see compiler output before bringing for ratification</li>
<li>Haven&rsquo;t yet started on formal spec for the vector ISA</li>
</ul>

<h2 id="the-isa-ofrmal-spec-technical-update-rishiyur-nikhil:7e63e62b65afd74857129fe53555ff5b">The ISA ofrmal spec technical update: Rishiyur Nikhil</h2>

<ul>
<li>What what use is an ISA formal spec?

<ul>
<li>Answer questions about compiler correctness. Will executing a certain two
C programs produce the same results? For all inputs? For all C and
corresponding RISC-V programs?</li>
<li>Answer questions on implementation correctness. Will executing this progam
produce correct results? On all RISC-V processors?</li>
</ul></li>
<li>ISA formal spec goals

<ul>
<li>Clear and understandable to the human reader. Precise and complete.<br />
Machine readable. Executable (run RISC-V programs, boot an OS). Usable with
various formal tools.</li>
</ul></li>
<li>Key issues

<ul>
<li>RISC-V&rsquo;s modulatirty. A wide range of options, some of which are
dynmically selectable or can vary between privilege levels. The spec needs
to capture all combinations and still remain readable.</li>
<li>Extensibility. Want to allow people to build upon the formal spec to add
support their own extensions.</li>
<li>Non-detterminism and concurrency.</li>
</ul></li>
<li>Status. Various approaches are being pursued: 3 projects in Haskell, 1
project in SAIL, 1 project in L3, another in a &lsquo;functional subset&rsquo; of Verilog

<ul>
<li>One of the Haskell projects (led by a team at MIT) is furthest along.<br />
Models RV32I, RV64I, M, priv U+S+M, Sv39 VM</li>
</ul></li>
<li>Next steps: within a couple of months publish a formal spec that is complete
for RV32IMAC, RV64IMAC, user+supervisor+machine mode, sv32+sv39, and a simple
sequential memory model. Liaise with the compliance group to use the formal
spec as a golden reference for compliance suites. Then work to integrate with
the weak memory model.</li>
<li>Potential follow-up projects (by community?)

<ul>
<li>Formally show equivalences between different ISA formalisations</li>
<li>Demonstrate extensibility to other standard options (e.g. vector, crypto)</li>
<li>Use it! (to provide correctness of hardware implementations, compilers,
&hellip;)</li>
</ul></li>
</ul>

<h2 id="risc-v-memory-consistency-model-status-update-dan-lustig:7e63e62b65afd74857129fe53555ff5b">RISC-V memory consistency model status update: Dan Lustig</h2>

<ul>
<li>The specification is released for public comment, which will run through to
June 16th.</li>
<li>Fundamentally, the RISC-V memory consistency model specifies the values that
can be returned by loads.</li>
<li>The RISC-V memory model specification defines the RISC-V weak memory
ordering (RVWMO) model and extensions: Zam (misaligned atomics), Ztso (Total
Store Ordering).</li>
<li>Global memory order (GMO): a total order over the memory operations
generated by the instructions in each program</li>
<li>GMO is constrained by the Preserved Program Order (PPO)</li>
<li>Load Value Axiom</li>
<li>Atomicity Axiom: no store from another hart can appear in the global memory
order between a paired LR and successful SC (see spec for full details of
rule)</li>
<li>Progress Axiom: no memory operation may be preceded in the global memory
order by an infinite sequence of other memory operations</li>
<li>Misaligned AMOs are not supported in the base &lsquo;A&rsquo; extension, but can be
supported with the &lsquo;Zam&rsquo; extension.</li>
<li>Ztso strengthens the baseline memory model to TSO, but TSO-only code is not
backwards-compatible with RVWMO.</li>
<li>Authored two appendices which give lengthy explanations in plain English as
well as axiomatic and operational models. More than 7000 litmus tests are
available online.</li>
<li>Ongoing/future work

<ul>
<li>Mixed-size, partially overlappy memory accesses</li>
<li>Instruction fetches and fence.i, TL flushes and sfence.vma etc</li>
<li>Integrations with V, J, N, T extensions</li>
<li>&hellip;</li>
</ul></li>
</ul>

<h2 id="software-drives-hardware-lessons-learned-and-future-directions-robert-oshana:7e63e62b65afd74857129fe53555ff5b">Software drives hardware. Lessons learned and future directions: Robert Oshana</h2>

<ul>
<li>Software engineers can innovate earlier/often and drive more specific core
requirements for hardware design team</li>
<li>Software engineers like to dream of a simple single core running at very
high clock rate, and zero latency unlimited bandwidth access to a single
memory. A hardware engineers dreams of many cores at 1ghz with accelerators,
separate memories etc.</li>
<li>Trying to achieve even faster development cycles.</li>
<li>Start with system modelling, move to system definition, and produce
intrinsic libraries, new instructions, programming model details, and a Chisel
model.</li>
<li>Moving towards &ldquo;software driven hardware&rdquo; to support the software
programming model (2020).</li>
<li>NXP are using PULPino.</li>
<li>Challenge: establishing a robust open community for RISC-V. Want to see
multiple vendors contributing back to the &lsquo;RISC-V ISA mainline&rsquo;.</li>
<li>Using RISC-V mainly as &lsquo;minion cores&rsquo;. Focused on efficient core designs and
ISA enhancement for application-specific functionality. e.g. bit manipulation,
crypto. Other innovation targets include a multi RISC-V core MCU SoC.</li>
</ul>

<p><em>Alex Bradbury</em></p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "blog/2018/05/barcelona-risc-v-workshop-day-one";
                var disqus_title = "Barcelona RISC-V Workshop: Day One";
                var disqus_url = "http://www.lowrisc.org" + "blog/2018/05/barcelona-risc-v-workshop-day-one";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a Creative Commons Attribution ShareAlike 4.0 International License
            </p>

          </section>

        </footer>
    </body>
</html>


    </body>
</html>

