/*
 * Copyright (C) 2023-2025, STMicroelectronics - All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <assert.h>
#include <errno.h>
#include <libfdt.h>
#include <stdint.h>

#include <common/fdt_wrappers.h>
#include <drivers/delay_timer.h>
#include <drivers/st/regulator.h>
#include <drivers/st/regulator_fixed.h>
#include <drivers/st/stm32mp2_ddr_helpers.h>
#include <drivers/st/stm32mp_ddr.h>
#include <drivers/st/stm32mp_pmic.h>

#include <platform_def.h>

#if STM32MP_DDR3_TYPE
struct ddr3_supply {
	struct rdev *vdd;
	struct rdev *vref;
	struct rdev *vtt;
};

static void ddr3_supply_read(void *fdt, int node, struct ddr3_supply *supply)
{
	supply->vdd = regulator_get_by_supply_name(fdt, node, "vdd");
	supply->vref = regulator_get_by_supply_name(fdt, node, "vref");
	supply->vtt = regulator_get_by_supply_name(fdt, node, "vtt");
}

#if defined(IMAGE_BL2)
static int ddr_power_init(void *fdt, int node)
{
	int status;
	struct ddr3_supply supply;

	ddr3_supply_read(fdt, node, &supply);
	if (supply.vdd == NULL) {
		return -ENOENT;
	}

	/*
	 * DDR3 power on sequence is:
	 * enable VREF_DDR, VTT_DDR, VDD_DDR
	 */
	status = regulator_set_min_voltage(supply.vdd);
	if (status != 0) {
		return status;
	}

	if (supply.vref != NULL) {
		status = regulator_enable(supply.vref);
		if (status != 0) {
			return status;
		}
	}

	if (supply.vtt != NULL) {
		status = regulator_enable(supply.vtt);
		if (status != 0) {
			return status;
		}
	}

	return regulator_enable(supply.vdd);
}
#endif /* IMAGE_BL2 */

#if defined(IMAGE_BL31)
static void ddr_power_off(void *fdt, int node)
{
	struct ddr3_supply supply;

	ddr3_supply_read(fdt, node, &supply);

	if (supply.vtt != NULL) {
		regulator_disable(supply.vtt);
	}
	if (supply.vref != NULL) {
		regulator_disable(supply.vref);
	}
	if (supply.vdd != NULL) {
		udelay(1000);
		regulator_disable(supply.vdd);
	}
}
#endif /* IMAGE_BL31 */
#endif /* STM32MP_DDR3_TYPE */

#if STM32MP_DDR4_TYPE
struct ddr4_supply {
	struct rdev *vdd;
	struct rdev *vref;
	struct rdev *vtt;
	struct rdev *vpp;
};

static void ddr4_supply_read(void *fdt, int node, struct ddr4_supply *supply)
{
	supply->vpp = regulator_get_by_supply_name(fdt, node, "vpp");
	supply->vdd = regulator_get_by_supply_name(fdt, node, "vdd");
	supply->vref = regulator_get_by_supply_name(fdt, node, "vref");
	supply->vtt = regulator_get_by_supply_name(fdt, node, "vtt");
}

#if defined(IMAGE_BL2)
static int ddr_power_init(void *fdt, int node)
{
	int status;
	struct ddr4_supply supply;

	ddr4_supply_read(fdt, node, &supply);
	if ((supply.vpp == NULL) || (supply.vdd == NULL)) {
		return -ENOENT;
	}

	/*
	 * DDR4 power on sequence is:
	 * enable VPP_DDR, VREF_DDR, VTT_DDR, VDD_DDR
	 */
	status = regulator_set_min_voltage(supply.vpp);
	if (status != 0) {
		return status;
	}

	status = regulator_set_min_voltage(supply.vdd);
	if (status != 0) {
		return status;
	}

	status = regulator_enable(supply.vpp);
	if (status != 0) {
		return status;
	}

	if (supply.vref != NULL) {
		status = regulator_enable(supply.vref);
		if (status != 0) {
			return status;
		}
	}

	if (supply.vtt != NULL) {
		status = regulator_enable(supply.vtt);
		if (status != 0) {
			return status;
		}
	}

	return regulator_enable(supply.vdd);
}
#endif /* IMAGE_BL2 */

#if defined(IMAGE_BL31)
static void ddr_power_off(void *fdt, int node)
{
	struct ddr4_supply supply;

	ddr4_supply_read(fdt, node, &supply);

	if (supply.vtt != NULL) {
		regulator_disable(supply.vtt);
	}
	if (supply.vref != NULL) {
		regulator_disable(supply.vref);
	}
	if (supply.vdd != NULL) {
		regulator_disable(supply.vdd);
	}
	if (supply.vpp != NULL) {
		udelay(1000);
		regulator_disable(supply.vpp);
	}
}
#endif /* IMAGE_BL31 */
#endif /* STM32MP_DDR4_TYPE */

#if STM32MP_LPDDR4_TYPE
struct lpddr4_supply {
	struct rdev *vdd1;
	struct rdev *vdd2;
	struct rdev *vddq;
};

static void lpddr4_supply_read(void *fdt, int node, struct lpddr4_supply *supply)
{
	supply->vdd1 = regulator_get_by_supply_name(fdt, node, "vdd1");
	supply->vdd2 = regulator_get_by_supply_name(fdt, node, "vdd2");
	supply->vddq = regulator_get_by_supply_name(fdt, node, "vddq");
}

#if defined(IMAGE_BL2)
static int ddr_power_init(void *fdt, int node)
{
	int status;
	struct lpddr4_supply supply;

	lpddr4_supply_read(fdt, node, &supply);
	if ((supply.vdd1 == NULL) || (supply.vdd2 == NULL) || (supply.vddq == NULL)) {
		return -ENOENT;
	}

	/*
	 * LPDDR4 power on sequence is:
	 * enable VDD1_DDR
	 * enable VDD2_DDR
	 * enable VDDQ_DDR
	 */
	status = regulator_set_min_voltage(supply.vdd1);
	if (status != 0) {
		return status;
	}

	status = regulator_set_min_voltage(supply.vdd2);
	if (status != 0) {
		return status;
	}

	status = regulator_set_min_voltage(supply.vddq);
	if (status != 0) {
		return status;
	}

	status = regulator_enable(supply.vdd1);
	if (status != 0) {
		return status;
	}

	status = regulator_enable(supply.vdd2);
	if (status != 0) {
		return status;
	}

	return regulator_enable(supply.vddq);
}
#endif /* IMAGE_BL2 */

#if defined(IMAGE_BL31)
static void ddr_power_off(void *fdt, int node)
{
	struct lpddr4_supply supply;

	lpddr4_supply_read(fdt, node, &supply);

	if (supply.vddq != NULL) {
		regulator_disable(supply.vddq);
	}
	if (supply.vdd2 != NULL) {
		regulator_disable(supply.vdd2);
	}
	if (supply.vdd1 != NULL) {
		udelay(1000);
		regulator_disable(supply.vdd1);
	}
}
#endif /* IMAGE_BL31 */
#endif /* STM32MP_LPDDR4_TYPE */

#if defined(IMAGE_BL2)
int stm32mp_board_ddr_power_init(enum ddr_type ddr_type)
{
	void *fdt = NULL;
	int node;

	VERBOSE("DDR power init, ddr_type = %u\n", ddr_type);

#if STM32MP_DDR3_TYPE
	assert(ddr_type == STM32MP_DDR3);
#elif STM32MP_DDR4_TYPE
	assert(ddr_type == STM32MP_DDR4);
#elif STM32MP_LPDDR4_TYPE
	assert(ddr_type == STM32MP_LPDDR4);
#else
	ERROR("DDR type (%u) not supported\n", ddr_type);
	panic();
#endif

	if (fdt_get_address(&fdt) == 0) {
		return -FDT_ERR_NOTFOUND;
	}

	node = fdt_node_offset_by_compatible(fdt, -1, DT_DDR_COMPAT);
	if (node < 0) {
		ERROR("%s: Cannot read DDR node in DT\n", __func__);
		return -EINVAL;
	}

	return ddr_power_init(fdt, node);
}
#endif /* IMAGE_BL2 */

#if defined(IMAGE_BL31)
int stm32mp_board_ddr_power_off(void)
{
	void *fdt = NULL;
	int node;

	if (fdt_get_address(&fdt) == 0) {
		ddr_sub_system_clk_off();
		return -FDT_ERR_NOTFOUND;
	}

	node = fdt_node_offset_by_compatible(fdt, -1, DT_DDR_COMPAT);
	if (node < 0) {
		ddr_sub_system_clk_off();
		ERROR("%s: Cannot read DDR node in DT\n", __func__);
		return -EINVAL;
	}

	/*
	 * Initialize DDR supply (regulator or STPMIC) in BL31 only when
	 * required to avoid concurrent access with normal world or OP-TEE
	 */
	fixed_regulator_register();
	initialize_pmic();

	/* Force DDR in self refresh */
	ddr_set_sr_mode(DDR_SSR_MODE);
	ddr_sr_entry(true);

	/* DDR and device tree is no more accessible when clk is deactivated */
	ddr_sub_system_clk_off();
	ddr_power_off(fdt, node);

	return 0;
}
#endif /* IMAGE_BL31 */
