$date
	Sat Oct 30 01:57:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sub_2i2_o13 $end
$var wire 2 ! x [1:0] $end
$var wire 2 " y [1:0] $end
$var wire 13 # z [12:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#1000
b1111111111111 #
b1 "
#2000
b1 #
b11 "
#3000
b1 !
b0 "
#4000
b0 #
b1 "
#5000
b10 #
b11 "
#6000
b1111111111111 #
b11 !
b0 "
#7000
b1111111111110 #
b1 "
#8000
b0 #
b11 "
#9001
