--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Raf/Desktop/RobLip6/proj/rob/robLip6/LOW_LEVEL/FPGA/Mojo-Base-VHDL/ise_files/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o
mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7109 paths analyzed, 1516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.049ns.
--------------------------------------------------------------------------------

Paths for end point controle/count_delay_q_0 (SLICE_X20Y40.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/block_q (FF)
  Destination:          controle/count_delay_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (0.682 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/block_q to controle/count_delay_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AQ        Tcko                  0.430   avr_interface/serial_tx/block_q
                                                       avr_interface/serial_tx/block_q
    SLICE_X15Y31.D4      net (fanout=8)        3.579   avr_interface/serial_tx/block_q
    SLICE_X15Y31.DMUX    Tilo                  0.337   controle/Etat_present_FSM_FFd2
                                                       controle/TX_BUSY_new_tx_data_q_AND_343_o1
    SLICE_X14Y46.A2      net (fanout=3)        1.670   controle/TX_BUSY_new_tx_data_q_AND_343_o
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.313   controle/count_delay_q<3>
                                                       controle/count_delay_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.315ns logic, 6.567ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/count_delay_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.289 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/count_delay_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_2_C_2
    SLICE_X13Y34.C3      net (fanout=2)        1.391   controle/byte_counter_q_2_C_2
    SLICE_X13Y34.C       Tilo                  0.259   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_21
    SLICE_X14Y33.A4      net (fanout=1)        0.522   controle/byte_counter_q<2>
    SLICE_X14Y33.COUT    Topcya                0.472   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CMUX    Tcinc                 0.296   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d14_cy
    SLICE_X14Y46.A6      net (fanout=14)       1.259   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.313   controle/count_delay_q<3>
                                                       controle/count_delay_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (2.005ns logic, 4.493ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_P_1 (FF)
  Destination:          controle/count_delay_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.390ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.289 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_P_1 to controle/count_delay_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.525   controle/byte_counter_q_2_P_2
                                                       controle/byte_counter_q_1_P_1
    SLICE_X13Y34.C1      net (fanout=2)        0.714   controle/byte_counter_q_1_P_1
    SLICE_X13Y34.CMUX    Tilo                  0.337   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_11
    SLICE_X14Y33.A1      net (fanout=1)        0.918   controle/byte_counter_q<1>
    SLICE_X14Y33.COUT    Topcya                0.472   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CMUX    Tcinc                 0.296   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d14_cy
    SLICE_X14Y46.A6      net (fanout=14)       1.259   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.313   controle/count_delay_q<3>
                                                       controle/count_delay_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (2.178ns logic, 4.212ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point controle/count_delay_q_2 (SLICE_X20Y40.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/block_q (FF)
  Destination:          controle/count_delay_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (0.682 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/block_q to controle/count_delay_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AQ        Tcko                  0.430   avr_interface/serial_tx/block_q
                                                       avr_interface/serial_tx/block_q
    SLICE_X15Y31.D4      net (fanout=8)        3.579   avr_interface/serial_tx/block_q
    SLICE_X15Y31.DMUX    Tilo                  0.337   controle/Etat_present_FSM_FFd2
                                                       controle/TX_BUSY_new_tx_data_q_AND_343_o1
    SLICE_X14Y46.A2      net (fanout=3)        1.670   controle/TX_BUSY_new_tx_data_q_AND_343_o
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.269   controle/count_delay_q<3>
                                                       controle/count_delay_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (1.271ns logic, 6.567ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/count_delay_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.289 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/count_delay_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_2_C_2
    SLICE_X13Y34.C3      net (fanout=2)        1.391   controle/byte_counter_q_2_C_2
    SLICE_X13Y34.C       Tilo                  0.259   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_21
    SLICE_X14Y33.A4      net (fanout=1)        0.522   controle/byte_counter_q<2>
    SLICE_X14Y33.COUT    Topcya                0.472   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CMUX    Tcinc                 0.296   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d14_cy
    SLICE_X14Y46.A6      net (fanout=14)       1.259   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.269   controle/count_delay_q<3>
                                                       controle/count_delay_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (1.961ns logic, 4.493ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_P_1 (FF)
  Destination:          controle/count_delay_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.289 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_P_1 to controle/count_delay_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.525   controle/byte_counter_q_2_P_2
                                                       controle/byte_counter_q_1_P_1
    SLICE_X13Y34.C1      net (fanout=2)        0.714   controle/byte_counter_q_1_P_1
    SLICE_X13Y34.CMUX    Tilo                  0.337   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_11
    SLICE_X14Y33.A1      net (fanout=1)        0.918   controle/byte_counter_q<1>
    SLICE_X14Y33.COUT    Topcya                0.472   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CMUX    Tcinc                 0.296   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d14_cy
    SLICE_X14Y46.A6      net (fanout=14)       1.259   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.269   controle/count_delay_q<3>
                                                       controle/count_delay_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (2.134ns logic, 4.212ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point controle/count_delay_q_3 (SLICE_X20Y40.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/block_q (FF)
  Destination:          controle/count_delay_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (0.682 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/block_q to controle/count_delay_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AQ        Tcko                  0.430   avr_interface/serial_tx/block_q
                                                       avr_interface/serial_tx/block_q
    SLICE_X15Y31.D4      net (fanout=8)        3.579   avr_interface/serial_tx/block_q
    SLICE_X15Y31.DMUX    Tilo                  0.337   controle/Etat_present_FSM_FFd2
                                                       controle/TX_BUSY_new_tx_data_q_AND_343_o1
    SLICE_X14Y46.A2      net (fanout=3)        1.670   controle/TX_BUSY_new_tx_data_q_AND_343_o
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.266   controle/count_delay_q<3>
                                                       controle/count_delay_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (1.268ns logic, 6.567ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/count_delay_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.289 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/count_delay_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_2_C_2
    SLICE_X13Y34.C3      net (fanout=2)        1.391   controle/byte_counter_q_2_C_2
    SLICE_X13Y34.C       Tilo                  0.259   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_21
    SLICE_X14Y33.A4      net (fanout=1)        0.522   controle/byte_counter_q<2>
    SLICE_X14Y33.COUT    Topcya                0.472   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CMUX    Tcinc                 0.296   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d14_cy
    SLICE_X14Y46.A6      net (fanout=14)       1.259   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.266   controle/count_delay_q<3>
                                                       controle/count_delay_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.958ns logic, 4.493ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_P_1 (FF)
  Destination:          controle/count_delay_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.289 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_P_1 to controle/count_delay_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.525   controle/byte_counter_q_2_P_2
                                                       controle/byte_counter_q_1_P_1
    SLICE_X13Y34.C1      net (fanout=2)        0.714   controle/byte_counter_q_1_P_1
    SLICE_X13Y34.CMUX    Tilo                  0.337   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_11
    SLICE_X14Y33.A1      net (fanout=1)        0.918   controle/byte_counter_q<1>
    SLICE_X14Y33.COUT    Topcya                0.472   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<3>
    SLICE_X14Y34.CMUX    Tcinc                 0.296   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d14_cy
    SLICE_X14Y46.A6      net (fanout=14)       1.259   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_64_o_cy<6>
    SLICE_X14Y46.A       Tilo                  0.235   controle/lidar_i2c/etat_present_FSM_FFd4-In1
                                                       controle/_n0373_inv
    SLICE_X20Y40.CE      net (fanout=4)        1.318   controle/_n0373_inv
    SLICE_X20Y40.CLK     Tceck                 0.266   controle/count_delay_q<3>
                                                       controle/count_delay_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (2.131ns logic, 4.212ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_5 (SLICE_X11Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_4 (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_4 to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y2.CQ       Tcko                  0.198   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_4
    SLICE_X11Y2.C5       net (fanout=2)        0.058   avr_interface/spi_slave/data_q<4>
    SLICE_X11Y2.CLK      Tah         (-Th)    -0.155   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/Mmux_data_q[6]_din[7]_mux_4_OUT61
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.353ns logic, 0.058ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/i2c_interface/rx_q_0 (SLICE_X6Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_0 (FF)
  Destination:          controle/lidar_i2c/i2c_interface/rx_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_0 to controle/lidar_i2c/i2c_interface/rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/rx_q_0
    SLICE_X6Y45.A6       net (fanout=2)        0.024   controle/lidar_i2c/i2c_interface/rx_q<0>
    SLICE_X6Y45.CLK      Tah         (-Th)    -0.190   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/Mmux_rx_q[0]_SDA_MUX_212_o11
                                                       controle/lidar_i2c/i2c_interface/rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/i2c_interface/rx_q_3 (SLICE_X6Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_3 (FF)
  Destination:          controle/lidar_i2c/i2c_interface/rx_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_3 to controle/lidar_i2c/i2c_interface/rx_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/rx_q_3
    SLICE_X6Y45.D6       net (fanout=2)        0.024   controle/lidar_i2c/i2c_interface/rx_q<3>
    SLICE_X6Y45.CLK      Tah         (-Th)    -0.190   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/Mmux_rx_q[3]_SDA_MUX_209_o11
                                                       controle/lidar_i2c/i2c_interface/rx_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: controle/gestion_ordres/gen_pwms_roues[7].pwm_base/pwm_q/CLK0
  Logical resource: controle/gestion_ordres/gen_pwms_roues[7].pwm_base/pwm_q/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: controle/gestion_ordres/gen_pwms_roues[8].pwm_base/pwm_q/CLK0
  Logical resource: controle/gestion_ordres/gen_pwms_roues[8].pwm_base/pwm_q/CK0
  Location pin: OLOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.049|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7109 paths, 0 nets, and 1994 connections

Design statistics:
   Minimum period:   8.049ns{1}   (Maximum frequency: 124.239MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 13 22:43:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



