****** production report begin ******
  Started at: 20241210 085157
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
WARNING: MEAS - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
WARNING: MEAS - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.0997767 	V

vcs_pll             	:	0.0498123 	V
vcs_pm_1            	:	0.0499286 	V
vcs_pm_2            	:	0.0499208 	V
vdd_io_clk          	:	0.0498792 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.049927  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0499632  	V
vddio_pll           	:	0.050041  	V
vddio_rx            	:	0.0500662  	V
vddio_tx            	:	0.0499707  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	-0.000118808 	V
vcsio_ef_1          	:	-9.4403e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.668413 	A
Current - vddio_tx 	:	 0.0736026 	mA
Current - vddio_rx 	:	 0.20706 	mA
Current - vdd_mux 	:	 0.0782454 	mA
Current - vss_mux 	:	 0.155542 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.00860096  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0177437  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0189723  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.00484303  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.0125257  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : 0.00638185  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : -0.00179623  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.012462  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0120565  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.00854062  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : -0.00452724  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0618013  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.113091  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 427.391	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.762159  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.762176  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.762107  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.762107  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.76233  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.762188  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.28399  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.76227  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.762384  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.285607  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.287021  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.762176  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.76248  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.762203  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.284458  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.761965  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.762196  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.286177  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.762074  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.283858  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.28436  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.285186  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.761953  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.762136  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.285173  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.284639  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.284554  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.286449  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.762  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.762017  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.285319  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.762228  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.762358  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.762353  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.762255  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.762279  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.762454  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.762358  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.762189  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.284719  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.286065  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.76204  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.762489  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.762255  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.762292  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.761953  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.762301  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.762351  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.762262  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.285124  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.285061  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.284469  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.285373  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.285202  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.762432  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.762359  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.284666  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.28403  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.283651  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.285521  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.284917  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.762139  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.762342  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.762312  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.761911  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.762131  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.285436  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.285208  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.75728  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.762357  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.762253  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.285225  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.762171  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.284718  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.762159  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.762203  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.76209  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.285457  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.284042  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.284199  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.284086  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.284509  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.762362  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.76225  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.76221  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.762017  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.762284  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.761961  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.762171  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.762375  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.762  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.285885  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.762432  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.762262  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.761733  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.285436  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.285743  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.284123  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.762408  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.762272  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.76217  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.286205  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.284804  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.762581  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.762255  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.284734  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.285526  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.762245  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.762285  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.283764  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.761683  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.762216  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.762006  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.762176  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.761854  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.285142  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.762366  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.285715  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.762118  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.762057  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.28617  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.762381  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.762084  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.762188  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.7623  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.762136  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.762302  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.762131  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.286851  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.284867  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.284442  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.762353  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.762198  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.284456  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.762236  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.762284  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.28486  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.762139  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.761911  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.28495  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.284794  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.28555  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.28553  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.762147  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.761976  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.762221  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.285571  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.285078  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.76229  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.762042  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.285037  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.285199  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.762045  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.762039  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.762287  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.762401  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.285664  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.284332  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.762114  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.762082  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.762362  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.284794  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.76227  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.285306  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.76201  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.285601  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.284901  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.762227  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.762222  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.285487  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.28555  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.762359  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.762244  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.762091  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.762205  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.762319  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.762267  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.7623  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.762414  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.76221  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.283836  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.284582  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.28476  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.284753  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.762114  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.762131  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.762384  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.762239  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.762283  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.762228  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.762237  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.762245  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.284433  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.285202  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.762381  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.762312  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.762493  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.761968  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.76197  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.762342  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.284525  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.285657  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.762122  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.762139  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.762198  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.762179  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.283973  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.285999  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.286597  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.699982  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.762436  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.284895  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.762141  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.762236  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.754292  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.754257  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.754114  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.754306  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.754371  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.754375  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.266784  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.754162  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.754219  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.267768  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.26828  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.754314  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.754311  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.754284  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.267418  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.753876  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.754127  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.266849  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.754147  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.267384  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.267305  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.264791  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.753954  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.754197  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.264749  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.267369  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.267399  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.267248  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.754183  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.754055  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.266481  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.753869  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.754109  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.754152  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.754182  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.753981  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.753967  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.753949  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.754086  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.267285  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.264831  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.753791  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.754266  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.754217  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.754055  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.753933  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.753835  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.754103  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.754084  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.267038  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.265274  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.265634  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.267057  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.267789  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.754266  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.754108  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.265036  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.265331  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.26637  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.266849  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.265877  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.75402  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.753823  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.754182  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.75377  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.754006  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.26623  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.266211  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.75048  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.753924  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.75402  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.264586  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.753937  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.267531  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.754122  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.754456  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.754114  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.267125  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.266507  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.26672  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.267954  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.266158  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.754354  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.754197  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.754296  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.754147  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.754296  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.753926  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.754261  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.75413  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.753755  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.266841  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.754323  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.754006  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.753937  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.267057  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.264762  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.266678  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.754274  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.754239  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.753949  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.265835  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.266495  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.754344  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.754103  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.266211  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.265947  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.754063  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.753916  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.266678  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.753899  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.754257  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.754051  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.754257  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.75397  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.266393  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.754105  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.267924  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.754332  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.753814  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.268558  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.754375  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.754011  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.75404  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.753889  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.754161  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.753948  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.753814  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.266852  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.267069  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.267737  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.754266  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.75416  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.269098  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.754034  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.753914  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.267633  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.753906  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.753827  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.266915  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.265638  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.266658  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.265756  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.754228  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.754057  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.754193  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.265077  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.267418  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.754221  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.754105  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.267639  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.26645  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.754165  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.754161  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.754311  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.754411  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.269241  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.267581  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.754069  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.75407  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.754354  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.265425  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.754184  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.266735  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.75416  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.268558  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.266898  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.754204  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.754017  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.268444  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.266458  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.754097  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.753846  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.753924  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.753981  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.754152  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.754218  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.753853  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.754173  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.753871  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.266609  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.268942  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.266617  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.266268  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.753848  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.753962  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.754226  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.754095  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.753924  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.753994  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.754217  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.753959  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.267694  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.265203  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.754132  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.754217  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.75381  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.753735  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.753897  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.753994  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.269568  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.264276  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.754055  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.753998  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.75416  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.753941  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.265835  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.266772  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.267428  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.753753  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.754038  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.267581  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.75436  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.754055  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.760462 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.760576 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.760348 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.760291 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.760519 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.760405 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.760519 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.760291 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.760519 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.760234 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.760633 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.760633 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.760405 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.760405 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.760405 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.760348 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.760576 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.76069 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.760576 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.760519 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.760462 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.760348 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.760405 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.760519 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.76012 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.760405 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.760348 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.760576 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.760348 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.760519 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.760348 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.199923 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.760217 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.760616 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.760616 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.760388 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.760616 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.760445 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.760616 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.760388 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.760445 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.760445 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.760274 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.760445 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.760502 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.760445 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.760331 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.760331 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.760217 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.760616 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.760502 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.760559 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.760502 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.760274 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.760274 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.760274 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.199976 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.760788 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.760788 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.760844 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.760901 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.760788 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.760617 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.760788 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.760674 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.760844 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.760674 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.760844 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.760674 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.760389 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.760389 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.760503 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.760674 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.760674 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.760617 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.76056 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.760731 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.760844 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.760674 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.760731 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200375 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.760691 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.760691 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.760748 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.760691 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.760691 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.760691 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.760691 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.200323 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.760594 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.760594 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.760594 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.760253 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.760594 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.760651 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.760651 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.760594 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.199986 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.760577 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.285645 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.760349 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200095 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.760634 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.760349 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.760463 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.760463 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.760236 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.760577 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.76052 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.760406 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200095 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.760253 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.760594 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.760253 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.760253 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.760481 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.760253 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.760594 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.76031 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.760651 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.76031 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.760538 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.760424 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.760367 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200271 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.283813 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.284496 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.285236 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.285521 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.285236 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.286033 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.285521 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.28535 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.284838 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.28404 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.285464 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.285578 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.285692 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.285179 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.286432 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.285578 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.286546 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.286318 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.284439 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.284553 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.286546 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.287058 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.285008 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.285008 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.285635 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.285976 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.285521 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.285065 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.284553 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.285521 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.285862 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200228 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.284003 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.284572 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.285199 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.283718 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.283889 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.284402 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.286451 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.2848 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.284515 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.284743 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.286394 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.286736 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.287249 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.284572 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.285825 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.286679 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.284686 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.285483 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.28611 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.285597 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.283604 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.284458 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.285711 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.284174 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.286508 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.285256 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.284402 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.284288 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.284686 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.285426 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.284345 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.199957 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.285755 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.284901 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.286438 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.285698 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.28678 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.285698 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.285926 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.285527 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.285869 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.286268 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.285983 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.284673 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.286097 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.286381 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.285413 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.285186 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.283762 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.286951 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.283933 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.287008 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.28678 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.284787 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.284901 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.285243 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.284047 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.287463 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.286324 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.285129 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.285072 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.285869 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.286552 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.200005 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.284285 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.288325 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.284114 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.285138 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.287073 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.285252 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.287187 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.283773 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.285878 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.283204 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.28326 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.285366 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.286732 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.286334 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.285935 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.286049 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.285252 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.286675 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.285366 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.285195 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.28383 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.285309 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.285764 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.285082 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.284683 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.284512 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.284854 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.284 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.286504 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.282805 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.286106 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200401 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.286454 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.2856 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.286112 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.286112 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.285259 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.285373 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.283836 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.286738 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.28543 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.286112 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.286397 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.286169 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.286625 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.28543 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.286283 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.284178 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.285657 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.285771 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.284178 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.286056 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.284234 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.284291 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.284405 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.284519 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.286625 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.28321 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.285145 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.19995 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.2856 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.285088 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.286169 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.285373 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.285942 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.284917 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.284291 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.286226 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.285486 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.284405 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.286112 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.285885 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.285771 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.285316 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.28634 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.285771 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.285373 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.28634 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.284178 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.284633 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.287649 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.286112 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.285543 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.285657 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.200064 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.286056 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.285942 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.285714 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.285088 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.286283 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.286056 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.287137 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.286454 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.285202 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.285771 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.283893 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.285999 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.286852 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.284291 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.285942 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.285942 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.286397 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.284348 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.284462 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.28469 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.284405 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.286056 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.286226 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.28543 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.286397 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.286397 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.286852 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200234 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.286062 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.28646 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.28703 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.286233 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.285379 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.285891 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.285379 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.285607 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.285948 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.284582 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.285664 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.285721 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.2872 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.285778 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.286745 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.285493 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.287542 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.286916 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.286062 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.286631 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.284696 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.285436 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.284013 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.286119 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.284696 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.286802 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.283103 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.286176 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.285095 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.28481 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.285664 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200182 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.284683 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.284228 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.286277 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.285252 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.286163 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.284911 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.28622 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.286618 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.284171 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.286334 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.285651 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.285651 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.28713 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.286618 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.285764 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.285992 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.285366 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.286504 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.285878 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.285309 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.284569 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.284683 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.285195 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.283716 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.287187 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.28639 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.286106 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.286163 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.284797 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.284228 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.200116 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.752737 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.752737 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199903 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.752737 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.75268 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.752567 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.752624 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199561 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.75256 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.19942 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.75256 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.75256 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.199704 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.752503 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199704 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.26943 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199647 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199477 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199875 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.266678 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.267475 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.266678 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.267247 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.268557 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.266165 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.266279 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.266621 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.267931 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.268215 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.268671 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.270094 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.267361 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.270436 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.26924 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.268101 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.268728 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.26571 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.268329 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.266165 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.267817 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.268215 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.2685 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.268329 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.266735 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.267133 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.266564 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.266052 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.265539 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.267133 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.268272 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.199943 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.266913 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.267369 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.267597 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.266344 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.268223 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.268508 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.269134 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.268508 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.268792 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.269191 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.26902 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.269305 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.269419 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.26902 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.268792 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.270159 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.266799 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.266458 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.266287 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.268736 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.267824 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.26697 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.268792 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.267141 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.268736 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.267483 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.269191 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.269419 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.268166 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.269533 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.268451 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199607 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.267346 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.268371 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.266435 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.266947 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.267346 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.269225 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.268826 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.269965 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.269282 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.269282 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.268143 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.267802 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.268656 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.267574 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.2682 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.269396 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.268656 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.268257 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.267802 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.268029 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.268257 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.269054 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.269282 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.268542 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.269624 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.269624 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.269851 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.200045 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.268316 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.267007 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.267463 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.265243 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.266666 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.268146 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.267804 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.266837 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.268544 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.268715 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.269056 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.267918 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.268316 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.266324 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.269284 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.267349 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.267918 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.268259 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.267861 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.267349 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.26769 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.265812 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.268259 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.267121 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.269398 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199965 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.266154 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.268544 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.267292 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.267406 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.267633 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.268772 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.267804 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.267804 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.266097 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.268829 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.269568 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.267747 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.266894 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.267463 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.268487 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.268259 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.267804 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.267406 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.267975 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.268601 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.268715 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.267007 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.267178 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.268146 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.266723 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.267463 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.267007 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.266837 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.267747 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.266211 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199681 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.267512 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.268878 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.266886 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.267284 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.269561 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.266715 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.269105 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.269219 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.268138 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.270016 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.268423 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.268479 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.266032 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.267512 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.266544 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.267683 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.267057 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.265805 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.267569 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.267455 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.267057 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.268764 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.267683 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.26774 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.267341 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.265179 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.267341 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.26626 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.265862 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.268024 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.265805 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199561 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.268373 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.268146 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.269056 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.267349 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.268259 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.268715 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.268715 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.268601 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.265471 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.268715 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.268772 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.267633 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.26604 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.26752 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.266268 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.269739 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.268544 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.269511 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.266666 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.26752 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.266381 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.268373 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.266894 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.268829 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.269227 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.270081 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.264902 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.266894 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.265641 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199453 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.266844 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.267641 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.26821 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.268438 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.266844 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.269804 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.2673 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.269292 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.269178 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.268495 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.269007 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.267869 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.267755 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.267812 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.268438 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.268779 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.268039 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.267413 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.266958 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.266673 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.267869 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.267243 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.269121 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.268495 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.269519 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.268438 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.267983 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.267356 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.267243 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.267869 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.268609 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199516 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.267463 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.266723 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.267463 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.266381 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.26695 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.266495 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.266552 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.267121 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.269398 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.267804 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.268999 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.267178 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.266609 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.268487 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.267064 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.265926 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.266438 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.268829 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.268601 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.267576 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.268885 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.268772 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.267349 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.265186 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.267064 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.267463 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.265357 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.269739 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.267804 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.20099 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 1371.37	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.0146169	mA
vcs_pm_1  	: 0.342488	mA
vcs_pm_2  	: 0.357012	mA
vdd_io_clk  	: 0.0343875	mA
vdd_pll  	: 0.0344951	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.518552	mA
vcsio_ts  	: 0.00462194	mA
vcsio_vs_1  	: 0.00242986	mA
vcsio_vs_2  	: 0.00215676	mA
vddio_io_clk  	: 0.0915417	mA
vddio_pll  	: 0.0941906	mA
vddio_rx  	: 5.50912	mA
vddio_tx  	: 16.5006	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  14858.7	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.531168	mA
vcs_pm_1  	:0.0413015	mA
vcs_pm_2  	:0.0434004	mA
vdd_io_clk  	:0.0462244	mA
vdd_pll  	:0.0378606	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.76331	mA
vcsio_ts  	:0.0125257	mA
vcsio_vs_1  	:0.0103338	mA
vcsio_vs_2  	:0.00610976	mA
vddio_io_clk  	:0.138971	mA
vddio_pll  	:0.113934	mA
vddio_rx  	:7.06436	mA
vddio_tx  	:16.4612	mA
WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.032  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.009  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.029  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.019  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.007  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.013  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.025  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.001  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.017  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.02  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	0.026  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	0.009  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.035  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.021  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.02  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.02  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.019  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.028  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.029  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	0  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	0.001  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.023  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	-0.007  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.033  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.013  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.007  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.005  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0.009  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.021  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.017  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.012  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.03  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.007  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.015  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	0.016  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.016  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.001  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	0  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.029  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.006  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.001  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.014  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.01  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.032  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.026  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.022  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.005  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.008  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.015  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.02  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.006  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.01  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	0  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.002  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.014  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	0.006  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	-0.002  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.001  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	0.039  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.004  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.001  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.013  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.048  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.027  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	0.015  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.008  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.015  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.027  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.017  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.013  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.017  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.015  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	-0.002  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.02  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.01  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.002  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.03  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	0.019  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.01  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	0.043  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	0  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.001  uA


WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.031  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.005  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.031  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	-0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.009  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.019  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	-0.004  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.018  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.023  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.026  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.026  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.001  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.001  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.013  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	-0.008  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.039  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0.003  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.009  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.018  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.008  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.013  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.031  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.017  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.019  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.002  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.014  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.029  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.025  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.008  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.016  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.011  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.031  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.038  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.028  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.006  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.004  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.013  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.012  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.015  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.012  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	0.003  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.04  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	-0.005  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.028  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.005  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	0  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.05  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.005  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.025  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.023  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.013  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.016  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	-0.002  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.022  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.019  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.005  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.014  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.019  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.002  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.952 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.96 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.907 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.034 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.039 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.093 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.006 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.98 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 17.977 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 17.982 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.069 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.938 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.946 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 17.992 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.018 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.954 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.981 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.025 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.961 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.993 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.076 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.962 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.954 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.064 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.02 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.035 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.988 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.014 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.026 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.07 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 18 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.031 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 17.992 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.036 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 17.985 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.975 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 17.98 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.978 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 17.954 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.004 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.041 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 17.985 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.944 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 18 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.964 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 17.998 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 18.001 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.013 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: 0.003 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: -0.008 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: -0.008 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: -0.008 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: -0.013 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.004 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: -0.001 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: 0.013 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.006 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0.007 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: -0.001 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: -0.006 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: -0.001 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
efuse_addr (hex): 0x0

*********************read_efuse*********************
Efuse Address : 0
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1

*********************read_efuse*********************
Efuse Address : 1
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2

*********************read_efuse*********************
Efuse Address : 2
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x4

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x5

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x6

*********************read_efuse*********************
Efuse Address : 6
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000110
DR_data Sending : 011000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x7

*********************read_efuse*********************
Efuse Address : 7
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000111
DR_data Sending : 111000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x8

*********************read_efuse*********************
Efuse Address : 8
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x9

*********************read_efuse*********************
Efuse Address : 9
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001001
DR_data Sending : 100100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x10

*********************read_efuse*********************
Efuse Address : 10
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x11

*********************read_efuse*********************
Efuse Address : 11
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010001
DR_data Sending : 100010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x12

*********************read_efuse*********************
Efuse Address : 12
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x13

*********************read_efuse*********************
Efuse Address : 13
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x14

*********************read_efuse*********************
Efuse Address : 14
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x15

*********************read_efuse*********************
Efuse Address : 15
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010101
DR_data Sending : 101010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x16

*********************read_efuse*********************
Efuse Address : 16
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010110
DR_data Sending : 011010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x17

*********************read_efuse*********************
Efuse Address : 17
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010111
DR_data Sending : 111010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x18

*********************read_efuse*********************
Efuse Address : 18
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011000
DR_data Sending : 000110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x19

*********************read_efuse*********************
Efuse Address : 19
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011001
DR_data Sending : 100110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x20

*********************read_efuse*********************
Efuse Address : 20
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x21

*********************read_efuse*********************
Efuse Address : 21
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100001
DR_data Sending : 100001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x22

*********************read_efuse*********************
Efuse Address : 22
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100010
DR_data Sending : 010001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x23

*********************read_efuse*********************
Efuse Address : 23
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100011
DR_data Sending : 110001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x24

*********************read_efuse*********************
Efuse Address : 24
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100100
DR_data Sending : 001001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x25

*********************read_efuse*********************
Efuse Address : 25
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100101
DR_data Sending : 101001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x26

*********************read_efuse*********************
Efuse Address : 26
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100110
DR_data Sending : 011001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x27

*********************read_efuse*********************
Efuse Address : 27
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100111
DR_data Sending : 111001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x28

*********************read_efuse*********************
Efuse Address : 28
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101000
DR_data Sending : 000101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x29

*********************read_efuse*********************
Efuse Address : 29
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101001
DR_data Sending : 100101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x30

*********************read_efuse*********************
Efuse Address : 30
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110000
DR_data Sending : 000011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x31

*********************read_efuse*********************
Efuse Address : 31
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110001
DR_data Sending : 100011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x32

*********************read_efuse*********************
Efuse Address : 32
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110010
DR_data Sending : 010011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x33

*********************read_efuse*********************
Efuse Address : 33
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110011
DR_data Sending : 110011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x34

*********************read_efuse*********************
Efuse Address : 34
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110100
DR_data Sending : 001011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x35

*********************read_efuse*********************
Efuse Address : 35
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110101
DR_data Sending : 101011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x36

*********************read_efuse*********************
Efuse Address : 36
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110110
DR_data Sending : 011011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x37

*********************read_efuse*********************
Efuse Address : 37
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110111
DR_data Sending : 111011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x38

*********************read_efuse*********************
Efuse Address : 38
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111000
DR_data Sending : 000111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x39

*********************read_efuse*********************
Efuse Address : 39
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111001
DR_data Sending : 100111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x40

*********************read_efuse*********************
Efuse Address : 40
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x41

*********************read_efuse*********************
Efuse Address : 41
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000001
DR_data Sending : 100000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x42

*********************read_efuse*********************
Efuse Address : 42
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000010
DR_data Sending : 010000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x43

*********************read_efuse*********************
Efuse Address : 43
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000011
DR_data Sending : 110000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x44

*********************read_efuse*********************
Efuse Address : 44
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000100
DR_data Sending : 001000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x45

*********************read_efuse*********************
Efuse Address : 45
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000101
DR_data Sending : 101000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x46

*********************read_efuse*********************
Efuse Address : 46
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000110
DR_data Sending : 011000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x47

*********************read_efuse*********************
Efuse Address : 47
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000111
DR_data Sending : 111000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x48

*********************read_efuse*********************
Efuse Address : 48
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001001000
DR_data Sending : 000100100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x49

*********************read_efuse*********************
Efuse Address : 49
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001001001
DR_data Sending : 100100100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x50

*********************read_efuse*********************
Efuse Address : 50
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010000
DR_data Sending : 000010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x51

*********************read_efuse*********************
Efuse Address : 51
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010001
DR_data Sending : 100010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x52

*********************read_efuse*********************
Efuse Address : 52
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010010
DR_data Sending : 010010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x53

*********************read_efuse*********************
Efuse Address : 53
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010011
DR_data Sending : 110010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x54

*********************read_efuse*********************
Efuse Address : 54
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010100
DR_data Sending : 001010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x55

*********************read_efuse*********************
Efuse Address : 55
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010101
DR_data Sending : 101010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x56

*********************read_efuse*********************
Efuse Address : 56
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010110
DR_data Sending : 011010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x57

*********************read_efuse*********************
Efuse Address : 57
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010111
DR_data Sending : 111010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x58

*********************read_efuse*********************
Efuse Address : 58
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001011000
DR_data Sending : 000110100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x59

*********************read_efuse*********************
Efuse Address : 59
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001011001
DR_data Sending : 100110100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x60

*********************read_efuse*********************
Efuse Address : 60
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100000
DR_data Sending : 000001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x61

*********************read_efuse*********************
Efuse Address : 61
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100001
DR_data Sending : 100001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x62

*********************read_efuse*********************
Efuse Address : 62
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100010
DR_data Sending : 010001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x63

*********************read_efuse*********************
Efuse Address : 63
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100011
DR_data Sending : 110001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Dec_10_08h51m59s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20241210 085213
******** end testflow report data  *******
