* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 14 2022 17:33:03

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : COUNTER.un4_counter_0_and
T_5_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g2_0
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

End 

Net : COUNTER.counterZ0Z_3
T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_4_10_0_
T_4_10_wire_logic_cluster/carry_in_mux/cout
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : COUNTER_un4_counter_7_THRU_CO
T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_0_12_span4_horz_1
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_5/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_0_12_span4_horz_1
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_4_11_sp4_v_t_40
T_0_15_span4_horz_10
T_1_15_lc_trk_g0_7
T_1_15_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_0_10_span12_horz_0
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_5/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_4_11_sp4_v_t_40
T_4_13_lc_trk_g2_5
T_4_13_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_4/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_2/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_6/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g0_0
T_5_10_wire_logic_cluster/lc_7/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_1/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_6/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_4/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.G_0_0
T_1_10_wire_logic_cluster/lc_6/out
T_1_7_sp4_v_t_36
T_2_11_sp4_h_l_7
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_2/cen

End 

Net : G_0
T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_1_10_lc_trk_g0_1
T_1_10_wire_logic_cluster/lc_6/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_1_15_lc_trk_g1_7
T_1_15_wire_logic_cluster/lc_5/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_7_sp4_v_t_38
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_7_sp4_v_t_38
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_7_sp4_v_t_38
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_7_sp4_v_t_38
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_7/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_3_12_sp4_h_l_10
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_7/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_3_12_sp4_h_l_10
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_4/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_2/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_7/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g0_7
T_2_15_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g0_7
T_2_15_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g0_7
T_2_15_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_42
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_5/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_7/in_3

End 

Net : COUNTER.counterZ0Z_0
T_5_10_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_7/in_3

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : COUNTER.counterZ0Z_2
T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_4
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.G_0_3
T_1_15_wire_logic_cluster/lc_5/out
T_0_15_span4_horz_31
T_2_15_sp4_v_t_42
T_2_16_lc_trk_g2_2
T_2_16_wire_logic_cluster/lc_1/cen

End 

Net : COUNTER.un4_counter_1_and
T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counterZ0Z_5
T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_1
T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_5_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g0_6
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.un4_counter_2_and
T_5_10_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_11
T_6_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g2_2
T_5_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_6
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_5/in_3

T_5_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_9
T_6_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_6/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_10
T_6_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.un4_counter_3_and
T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g2_3
T_4_9_input_2_3
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_14
T_6_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_7
T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_13
T_6_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.curr_state_RNII9BF7Z0Z_1
T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_0_12_span4_horz_37
T_1_12_sp4_v_t_37
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_6
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g1_1
T_2_13_wire_logic_cluster/lc_3/in_3

End 

Net : RSMRST_PWRGD.G_0_1_cascade_
T_2_12_wire_logic_cluster/lc_0/ltout
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counterZ0Z_12
T_6_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g2_3
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counterZ0Z_24
T_6_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.un4_counter_6_and
T_5_11_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_43
T_4_9_lc_trk_g0_6
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.un4_counter_4_and
T_5_10_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g2_2
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.counterZ0Z_16
T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_15
T_6_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_3/in_3

T_6_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_19
T_6_11_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_17
T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.un4_counter_5_and
T_5_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g3_4
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_22
T_6_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_18
T_6_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_8
T_6_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g3_7
T_6_9_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_23
T_6_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_25
T_6_12_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_3/in_0

T_6_12_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g3_0
T_6_12_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_20
T_6_11_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counterZ0Z_21
T_6_11_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g3_4
T_6_11_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_26
T_6_12_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g2_1
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

T_6_12_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g3_1
T_6_12_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_30
T_6_12_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_6/in_0

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.un4_counter_7_and
T_5_11_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_27
T_6_12_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g2_2
T_5_11_wire_logic_cluster/lc_3/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_29
T_6_12_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g3_4
T_5_11_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_31
T_6_12_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g2_6
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_28
T_6_12_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_6/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_3/in_1

End 

Net : un4_counter_7_c_RNIL1SQ7_cascade_
T_1_15_wire_logic_cluster/lc_4/ltout
T_1_15_wire_logic_cluster/lc_5/in_2

End 

Net : RSMRST_PWRGD.G_0_2
T_2_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_6/cen

End 

Net : un4_counter_7_c_RNIKGAO8_cascade_
T_1_10_wire_logic_cluster/lc_5/ltout
T_1_10_wire_logic_cluster/lc_6/in_2

End 

Net : un4_counter_7_c_RNIKGAO8
T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_10_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g3_5
T_2_11_wire_logic_cluster/lc_5/s_r

End 

Net : un4_counter_7_c_RNIL1SQ7
T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/s_r

End 

Net : RSMRST_PWRGD.N_1_i
T_2_13_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_4/in_0

End 

Net : RSMRST_PWRGD.un4_count_11
T_1_10_wire_logic_cluster/lc_1/out
T_0_10_span4_horz_23
T_3_10_sp4_v_t_47
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_2/in_0

End 

Net : RSMRST_PWRGD.countZ0Z_3
T_1_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counter_1_cry_30
T_6_12_wire_logic_cluster/lc_5/cout
T_6_12_wire_logic_cluster/lc_6/in_3

End 

Net : RSMRST_PWRGD.countZ0Z_6
T_1_11_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_6/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_7
T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_7/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_5
T_1_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counter_1_cry_29
T_6_12_wire_logic_cluster/lc_4/cout
T_6_12_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_28
T_6_12_wire_logic_cluster/lc_3/cout
T_6_12_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_27
T_6_12_wire_logic_cluster/lc_2/cout
T_6_12_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ_un1_curr_state13_0
T_5_12_wire_logic_cluster/lc_4/out
T_3_12_sp4_h_l_5
T_2_8_sp4_v_t_40
T_2_9_lc_trk_g2_0
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_5_12_wire_logic_cluster/lc_4/out
T_4_12_sp4_h_l_0
T_3_8_sp4_v_t_37
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ_curr_state_1
T_2_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_8
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_4/in_3

T_2_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_8
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_8
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_8
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_7/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_8
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_2/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_8
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_2_11_0_
T_2_11_wire_logic_cluster/carry_in_mux/cout
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : COUNTER.counter_1_cry_26
T_6_12_wire_logic_cluster/lc_1/cout
T_6_12_wire_logic_cluster/lc_2/in_3

Net : G_0_cascade_
T_2_12_wire_logic_cluster/lc_5/ltout
T_2_12_wire_logic_cluster/lc_6/in_2

End 

Net : RSMRSTn_rep1
T_4_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_4/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_0_14_span4_horz_2
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_1/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_0_14_span4_horz_2
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_5/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_input_2_6
T_4_11_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ_curr_state_0
T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_13
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_25
T_6_12_wire_logic_cluster/lc_0/cout
T_6_12_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_curr_state10_0
T_4_11_wire_logic_cluster/lc_1/out
T_3_11_sp4_h_l_10
T_0_11_span4_horz_25
T_1_11_lc_trk_g2_4
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

T_4_11_wire_logic_cluster/lc_1/out
T_3_11_sp4_h_l_10
T_0_11_span4_horz_30
T_1_11_lc_trk_g2_3
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.curr_stateZ1Z_0
T_2_12_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_44
T_3_11_sp4_h_l_2
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g2_6
T_2_12_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_sp4_h_l_1
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_sp4_h_l_1
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_5/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_sp4_h_l_1
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_1_13_0_
T_1_13_wire_logic_cluster/carry_in_mux/cout
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.un1_count_1_cry_13
T_1_12_wire_logic_cluster/lc_5/cout
T_1_12_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD.un1_curr_state10_0
T_1_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g1_1
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_1_14_wire_logic_cluster/lc_1/out
T_2_14_sp4_h_l_2
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_2_16_0_
T_2_16_wire_logic_cluster/carry_in_mux/cout
T_2_16_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.countZ0Z_15
T_1_13_wire_logic_cluster/lc_0/out
T_2_13_sp4_h_l_0
T_2_13_lc_trk_g0_5
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : RSMRST_PWRGD.un4_count_9_cascade_
T_2_13_wire_logic_cluster/lc_1/ltout
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : RSMRST_PWRGD.curr_stateZ0Z_1
T_2_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_40
T_3_11_sp4_h_l_5
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g2_4
T_2_12_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_3_12_sp4_h_l_8
T_4_12_lc_trk_g2_0
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

T_2_12_wire_logic_cluster/lc_4/out
T_3_12_sp4_h_l_8
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_3_12_sp4_h_l_8
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g2_4
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.un1_count_1_cry_12
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : bfn_6_12_0_
T_6_12_wire_logic_cluster/carry_in_mux/cout
T_6_12_wire_logic_cluster/lc_0/in_3

Net : RSMRST_PWRGD.un4_count_8
T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_2/in_3

End 

Net : RSMRST_PWRGD.un4_count_10
T_2_12_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_4
T_1_11_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g3_4
T_2_12_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_10
T_1_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_7/in_0

T_1_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_12
T_1_12_wire_logic_cluster/lc_4/cout
T_1_12_wire_logic_cluster/lc_5/in_3

Net : RSMRST_PWRGD.countZ0Z_8
T_1_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g0_0
T_2_12_wire_logic_cluster/lc_7/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_0/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_2
T_1_11_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_12
T_1_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g1_4
T_2_12_input_2_7
T_2_12_wire_logic_cluster/lc_7/in_2

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_11
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.countZ0Z_1
T_1_11_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_11
T_1_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_7/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_9
T_1_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g0_1
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_11
T_1_12_wire_logic_cluster/lc_3/cout
T_1_12_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_1_cry_10
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : RSMRSTn_fast
T_4_11_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g1_7
T_4_12_wire_logic_cluster/lc_3/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g2_7
T_5_12_wire_logic_cluster/lc_6/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.un1_vddq_pwrgdZ0_cascade_
T_4_12_wire_logic_cluster/lc_3/ltout
T_4_12_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_0
T_1_11_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_44
T_2_13_lc_trk_g0_1
T_2_13_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g3_0
T_1_11_wire_logic_cluster/lc_0/in_1

End 

Net : G_1
T_4_12_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_37
T_0_10_span4_horz_0
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_5/in_0

End 

Net : VPP_VDDQ_delayed_vddq_pwrgd_1_sqmuxa
T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_2_10_sp4_h_l_10
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_5/in_1

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_7/in_3

T_5_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_1
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_2/in_1

T_5_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g2_1
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : RSMRST_PWRGD.un1_count_1_cry_10
T_1_12_wire_logic_cluster/lc_2/cout
T_1_12_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un1_count_1_cry_9
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD_delayed_vccin_ok_0_sqmuxa_1_cascade_
T_1_14_wire_logic_cluster/lc_5/ltout
T_1_14_wire_logic_cluster/lc_6/in_2

End 

Net : G_1_0
T_1_14_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g1_6
T_1_15_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_9
T_1_12_wire_logic_cluster/lc_1/cout
T_1_12_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_1_cry_8
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.curr_stateZ0Z_0
T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_7/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_4/in_3

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.un1_count_1_cry_8
T_1_12_wire_logic_cluster/lc_0/cout
T_1_12_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_23
T_6_11_wire_logic_cluster/lc_6/cout
T_6_11_wire_logic_cluster/lc_7/in_3

Net : PCH_PWRGD.curr_stateZ0Z_1
T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g1_5
T_1_14_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g1_5
T_1_14_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g1_5
T_1_14_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_3_13_sp4_h_l_10
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_2_10_0_
T_2_10_wire_logic_cluster/carry_in_mux/cout
T_2_10_wire_logic_cluster/lc_0/in_3

Net : COUNTER_tmp_i
T_4_11_wire_logic_cluster/lc_4/out
T_3_11_sp4_h_l_0
T_2_11_sp4_v_t_43
T_2_12_lc_trk_g3_3
T_2_12_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g1_4
T_4_12_wire_logic_cluster/lc_4/in_3

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_0_14_span4_horz_5
T_1_14_lc_trk_g1_0
T_1_14_wire_logic_cluster/lc_6/in_1

T_4_11_wire_logic_cluster/lc_4/out
T_3_11_sp4_h_l_0
T_2_11_sp4_v_t_43
T_2_12_lc_trk_g3_3
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_2/in_1

T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_7/in_0

T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_6/in_3

T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD_curr_state_7_1_0__N_1_i_cascade_
T_1_15_wire_logic_cluster/lc_3/ltout
T_1_15_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.un4_count_10
T_1_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.countZ0Z_9
T_2_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g2_1
T_1_15_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_13
T_2_15_wire_logic_cluster/lc_5/cout
T_2_15_wire_logic_cluster/lc_6/in_3

Net : bfn_1_12_0_
T_1_12_wire_logic_cluster/carry_in_mux/cout
T_1_12_wire_logic_cluster/lc_0/in_3

Net : PCH_PWRGD.countZ0Z_11
T_2_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g2_3
T_1_15_input_2_1
T_1_15_wire_logic_cluster/lc_1/in_2

T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_14
T_1_12_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counter_1_cry_22
T_6_11_wire_logic_cluster/lc_5/cout
T_6_11_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD_delayed_vccin_ok_0_sqmuxa_1
T_1_14_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g1_5
T_1_15_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_6
T_2_9_wire_logic_cluster/lc_6/cout
T_2_9_wire_logic_cluster/lc_7/in_3

Net : PCH_PWRGD.countZ0Z_8
T_2_15_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g2_0
T_1_15_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g3_0
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_12
T_2_15_wire_logic_cluster/lc_4/cout
T_2_15_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.countZ0Z_10
T_2_15_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g2_2
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_1

End 

Net : PCH_PWRGD.un4_count_9
T_1_14_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g0_2
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : RSMRST_PWRGD.countZ0Z_13
T_1_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g3_5
T_2_13_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counter_1_cry_21
T_6_11_wire_logic_cluster/lc_4/cout
T_6_11_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_1_cry_5
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD.un4_count_11
T_1_14_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.countZ0Z_5
T_2_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_3/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_11
T_2_15_wire_logic_cluster/lc_3/cout
T_2_15_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.countZ0Z_4
T_2_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_3/in_1

T_2_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_20
T_6_11_wire_logic_cluster/lc_3/cout
T_6_11_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.countZ0Z_0
T_2_14_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g0_0
T_1_15_wire_logic_cluster/lc_1/in_1

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.countZ0Z_7
T_2_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g2_7
T_1_14_input_2_3
T_1_14_wire_logic_cluster/lc_3/in_2

T_2_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_4
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.countZ0Z_6
T_2_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_2/in_0

T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g1_6
T_2_14_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.countZ0Z_3
T_2_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_3/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_10
T_2_15_wire_logic_cluster/lc_2/cout
T_2_15_wire_logic_cluster/lc_3/in_3

Net : PCH_PWRGD.countZ0Z_2
T_2_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g3_2
T_1_14_wire_logic_cluster/lc_2/in_1

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counter_1_cry_19
T_6_11_wire_logic_cluster/lc_2/cout
T_6_11_wire_logic_cluster/lc_3/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_6
T_1_11_wire_logic_cluster/lc_6/cout
T_1_11_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_count_1_cry_3
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.countZ0Z_9
T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_2/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.countZ0Z_1
T_2_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g3_1
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un6_count_10
T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g3_2
T_1_10_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ_un6_count_cascade_
T_1_10_wire_logic_cluster/lc_4/ltout
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.countZ0Z_11
T_2_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_9
T_2_15_wire_logic_cluster/lc_1/cout
T_2_15_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_18
T_6_11_wire_logic_cluster/lc_1/cout
T_6_11_wire_logic_cluster/lc_2/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_5
T_1_11_wire_logic_cluster/lc_5/cout
T_1_11_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.countZ0Z_8
T_2_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_2/in_3

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_2
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.countZ0Z_10
T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un6_count_11
T_1_9_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.un6_count_9
T_1_9_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g1_0
T_1_10_wire_logic_cluster/lc_4/in_3

End 

Net : VPP_VDDQ.countZ0Z_5
T_2_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.countZ0Z_0
T_2_9_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g0_0
T_1_10_wire_logic_cluster/lc_2/in_0

T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_8
T_2_15_wire_logic_cluster/lc_0/cout
T_2_15_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.countZ0Z_14
T_2_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_2/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un4_count_8_cascade_
T_1_15_wire_logic_cluster/lc_2/ltout
T_1_15_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.countZ0Z_13
T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g2_5
T_1_15_wire_logic_cluster/lc_2/in_1

T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.countZ0Z_4
T_2_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_4/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_17
T_6_11_wire_logic_cluster/lc_0/cout
T_6_11_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_4
T_1_11_wire_logic_cluster/lc_4/cout
T_1_11_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.countZ0Z_7
T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.countZ0Z_12
T_2_15_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g2_4
T_1_15_input_2_2
T_1_15_wire_logic_cluster/lc_2/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_1
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.countZ0Z_6
T_2_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_0/in_0

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD_curr_state_7_1_0__N_1_i
T_1_15_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_47
T_2_13_lc_trk_g2_7
T_2_13_wire_logic_cluster/lc_5/in_0

T_1_15_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_47
T_2_13_lc_trk_g2_7
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_3
T_2_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_4/in_3

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_2_15_0_
T_2_15_wire_logic_cluster/carry_in_mux/cout
T_2_15_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.countZ0Z_2
T_2_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_0/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_6_11_0_
T_6_11_wire_logic_cluster/carry_in_mux/cout
T_6_11_wire_logic_cluster/lc_0/in_3

Net : PCH_PWRGD.un1_count_1_cry_6
T_2_14_wire_logic_cluster/lc_6/cout
T_2_14_wire_logic_cluster/lc_7/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_3
T_1_11_wire_logic_cluster/lc_3/cout
T_1_11_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_1_cry_0
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.countZ0Z_1
T_2_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_0/in_3

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_5
T_2_14_wire_logic_cluster/lc_5/cout
T_2_14_wire_logic_cluster/lc_6/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_2
T_1_11_wire_logic_cluster/lc_2/cout
T_1_11_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un6_count_8_cascade_
T_1_10_wire_logic_cluster/lc_3/ltout
T_1_10_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.countZ0Z_15
T_2_11_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.countZ0Z_15
T_2_16_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g3_0
T_1_15_wire_logic_cluster/lc_2/in_3

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_4
T_2_14_wire_logic_cluster/lc_4/cout
T_2_14_wire_logic_cluster/lc_5/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_1
T_1_11_wire_logic_cluster/lc_1/cout
T_1_11_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_15
T_6_10_wire_logic_cluster/lc_6/cout
T_6_10_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.countZ0Z_14
T_2_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.countZ0Z_13
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.countZ0Z_12
T_2_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g3_4
T_1_10_input_2_3
T_1_10_wire_logic_cluster/lc_3/in_2

T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ_un6_count
T_1_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_41
T_2_12_lc_trk_g1_1
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.un1_count_1_cry_3
T_2_14_wire_logic_cluster/lc_3/cout
T_2_14_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_0
T_1_11_wire_logic_cluster/lc_0/cout
T_1_11_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_14
T_6_10_wire_logic_cluster/lc_5/cout
T_6_10_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD.un1_count_1_cry_2
T_2_14_wire_logic_cluster/lc_2/cout
T_2_14_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_13
T_6_10_wire_logic_cluster/lc_4/cout
T_6_10_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.delayed_vddq_pwrgd_RNOZ0Z_0
T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un1_count_1_cry_1
T_2_14_wire_logic_cluster/lc_1/cout
T_2_14_wire_logic_cluster/lc_2/in_3

Net : rsmrstn
T_4_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_45
T_2_14_sp4_h_l_1
T_1_14_lc_trk_g0_1
T_1_14_wire_logic_cluster/lc_7/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_2_13_sp4_h_l_1
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_4/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_2_13_sp4_h_l_1
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_3/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_3_17_lc_trk_g0_3
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : PCH_PWRGD.curr_state_e_1_0
T_1_14_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_42
T_2_13_lc_trk_g2_2
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

End 

Net : COUNTER.counter_1_cry_12
T_6_10_wire_logic_cluster/lc_3/cout
T_6_10_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.curr_state_e_1_0
T_4_12_wire_logic_cluster/lc_0/out
T_4_12_sp4_h_l_5
T_0_12_span4_horz_16
T_2_12_lc_trk_g3_0
T_2_12_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un1_count_1_cry_0
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.curr_state_e_1_1
T_4_12_wire_logic_cluster/lc_5/out
T_0_12_span12_horz_10
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_4_THRU_CO
T_6_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_1/in_0

End 

Net : COUNTER.counter_1_cry_4
T_6_9_wire_logic_cluster/lc_3/cout
T_6_9_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_11
T_6_10_wire_logic_cluster/lc_2/cout
T_6_10_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_5
T_6_9_wire_logic_cluster/lc_4/cout
T_6_9_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_5_THRU_CO
T_6_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : COUNTER.counter_1_cry_10
T_6_10_wire_logic_cluster/lc_1/cout
T_6_10_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_3_THRU_CO
T_6_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g2_3
T_5_9_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_3
T_6_9_wire_logic_cluster/lc_2/cout
T_6_9_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_9
T_6_10_wire_logic_cluster/lc_0/cout
T_6_10_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_2
T_6_9_wire_logic_cluster/lc_1/cout
T_6_9_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_2_THRU_CO
T_6_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g3_2
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_6_10_0_
T_6_10_wire_logic_cluster/carry_in_mux/cout
T_6_10_wire_logic_cluster/lc_0/in_3

Net : COUNTER.counter_1_cry_7
T_6_9_wire_logic_cluster/lc_6/cout
T_6_9_wire_logic_cluster/lc_7/in_3

Net : COUNTER.counter_1_cry_1_THRU_CO
T_6_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g2_1
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

End 

Net : COUNTER.counter_1_cry_1
T_6_9_wire_logic_cluster/lc_0/cout
T_6_9_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_6
T_6_9_wire_logic_cluster/lc_5/cout
T_6_9_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.delayed_vddq_pwrgd_RNOZ0Z_1_cascade_
T_5_12_wire_logic_cluster/lc_6/ltout
T_5_12_wire_logic_cluster/lc_7/in_2

End 

Net : RSMRST_PWRGD.RSMRSTn_0_sqmuxa
T_4_12_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_2/in_0

T_4_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_6/in_1

T_4_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un1_vddq_pwrgdZ0
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g0_3
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.delayed_vccin_ok_s_1_0_cascade_
T_2_13_wire_logic_cluster/lc_6/ltout
T_2_13_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.curr_state_e_1_1_cascade_
T_2_13_wire_logic_cluster/lc_4/ltout
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.delayed_vccin_okZ0
T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_input_2_6
T_2_13_wire_logic_cluster/lc_6/in_2

T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_7/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_0_13_span4_horz_6
T_4_13_sp4_v_t_43
T_4_14_lc_trk_g2_3
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.delayed_vddq_pwrgdZ0
T_4_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_6/in_1

T_4_12_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g0_6
T_4_13_wire_logic_cluster/lc_1/in_3

End 

Net : RSMRST_PWRGD.g1Z0Z_2
T_5_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g2_1
T_4_11_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.g1Z0Z_0_cascade_
T_5_12_wire_logic_cluster/lc_0/ltout
T_5_12_wire_logic_cluster/lc_1/in_2

End 

Net : CONSTANT_ONE_NET
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_3
T_3_14_sp4_v_t_38
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_3_14_sp4_h_l_6
T_2_10_sp4_v_t_43
T_1_12_lc_trk_g0_6
T_1_12_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_3_14_sp4_h_l_6
T_2_10_sp4_v_t_43
T_3_10_sp4_h_l_6
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_3_14_sp4_h_l_6
T_2_10_sp4_v_t_43
T_3_10_sp4_h_l_6
T_0_10_span4_horz_33
T_0_10_lc_trk_g0_1
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : fpga_osc
T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_41
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_41
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_7_8_sp4_v_t_36
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_0_9_span12_horz_11
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_3_11_sp4_h_l_9
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_3_11_sp4_h_l_9
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_3_11_sp4_h_l_9
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_6_7_sp4_v_t_41
T_3_11_sp4_h_l_9
T_2_11_lc_trk_g1_1
T_2_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_45
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_0_12_span4_horz_21
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_41
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_41
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_41
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_1_11_sp4_v_t_44
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_8
T_3_8_sp4_v_t_45
T_3_12_sp4_v_t_45
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_3/clk

End 

Net : m4_e_0_cascade_
T_5_12_wire_logic_cluster/lc_3/ltout
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : pch_pwrok
T_4_14_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_37
T_6_15_sp4_h_l_0
T_10_15_sp4_h_l_8
T_13_15_lc_trk_g0_5
T_13_15_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_6/out
T_0_14_span12_horz_12
T_6_2_sp12_v_t_23
T_0_2_span12_horz_12
T_0_2_lc_trk_g0_4
T_0_2_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_6/out
T_0_14_span12_horz_12
T_6_2_sp12_v_t_23
T_6_0_span12_vert_3
T_6_0_lc_trk_g0_3
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : slp_s3n
T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_7
T_4_14_lc_trk_g1_2
T_4_14_wire_logic_cluster/lc_6/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp12_v_t_23
T_0_13_span12_horz_3
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_3/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_7
T_0_14_span4_horz_14
T_1_14_lc_trk_g2_3
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_7
T_0_14_span4_horz_14
T_1_14_lc_trk_g2_3
T_1_14_input_2_1
T_1_14_wire_logic_cluster/lc_1/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_7
T_0_14_span4_horz_14
T_1_14_lc_trk_g2_3
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp12_v_t_23
T_0_13_span12_horz_3
T_0_13_span4_horz_3
T_2_13_lc_trk_g3_3
T_2_13_input_2_4
T_2_13_wire_logic_cluster/lc_4/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp12_v_t_23
T_0_13_span12_horz_3
T_0_13_span4_horz_3
T_2_13_lc_trk_g2_3
T_2_13_wire_logic_cluster/lc_6/in_1

End 

Net : slp_s4n
T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_0/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_4_12_lc_trk_g0_7
T_4_12_wire_logic_cluster/lc_3/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_16_sp4_v_t_44
T_4_12_sp4_v_t_37
T_5_12_sp4_h_l_0
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_3/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_16_sp4_v_t_44
T_4_12_sp4_v_t_37
T_5_12_sp4_h_l_0
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_6/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_16_sp4_v_t_44
T_4_12_sp4_v_t_37
T_5_12_sp4_h_l_0
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_0/in_0

End 

Net : slp_susn
T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_40
T_6_12_sp4_h_l_11
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_5/in_3

T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_40
T_6_12_sp4_h_l_11
T_5_8_sp4_v_t_41
T_5_11_lc_trk_g0_1
T_5_11_input_2_1
T_5_11_wire_logic_cluster/lc_1/in_2

T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_40
T_6_12_sp4_h_l_11
T_5_8_sp4_v_t_41
T_5_11_lc_trk_g0_1
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : v1p8a_ok
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_4_12_sp4_h_l_11
T_5_12_lc_trk_g2_3
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_2_12_sp4_h_l_9
T_5_8_sp4_v_t_44
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_1/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_2_12_sp4_h_l_9
T_5_8_sp4_v_t_44
T_6_8_sp4_h_l_9
T_10_8_sp4_h_l_0
T_13_4_span4_vert_t_14
T_13_6_lc_trk_g0_2
T_13_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_enn
T_5_11_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_40
T_2_10_sp4_h_l_11
T_0_10_span4_horz_42
T_0_10_lc_trk_g0_2
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_ok
T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_8
T_6_11_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_5/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_8
T_6_11_sp4_v_t_45
T_6_7_sp4_v_t_45
T_5_11_lc_trk_g2_0
T_5_11_wire_logic_cluster/lc_1/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_12_17_span4_horz_r_0
T_8_17_span4_horz_r_0
T_4_17_span4_horz_r_0
T_0_13_span4_vert_t_12
T_0_14_lc_trk_g0_4
T_0_14_wire_io_cluster/io_0/D_OUT_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_5_15_sp12_h_l_0
T_4_3_sp12_v_t_23
T_4_5_sp4_v_t_43
T_0_5_span4_horz_0
T_0_5_lc_trk_g1_0
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : v5a_ok
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_2_5_sp4_h_l_11
T_5_5_sp4_v_t_46
T_5_9_sp4_v_t_39
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_1/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_2_5_sp4_h_l_11
T_5_5_sp4_v_t_46
T_5_9_sp4_v_t_42
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_5/in_0

End 

Net : v5s_enn
T_4_13_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_38
T_0_12_span4_horz_3
T_0_12_lc_trk_g1_3
T_0_12_wire_io_cluster/io_0/D_OUT_0

T_4_13_wire_logic_cluster/lc_3/out
T_4_12_sp12_v_t_22
T_4_11_sp4_v_t_46
T_0_11_span4_horz_11
T_0_11_lc_trk_g0_3
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : vccin_en
T_5_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_0/in_3

T_5_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_3_12_sp4_h_l_7
T_2_12_lc_trk_g0_7
T_2_12_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_6_11_sp4_v_t_43
T_7_15_sp4_h_l_6
T_10_15_sp4_v_t_46
T_10_17_lc_trk_g0_3
T_10_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vccst_en
T_4_13_wire_logic_cluster/lc_0/out
T_3_13_sp4_h_l_8
T_2_13_sp4_v_t_45
T_1_14_lc_trk_g3_5
T_1_14_wire_logic_cluster/lc_4/in_0

T_4_13_wire_logic_cluster/lc_0/out
T_4_11_sp4_v_t_45
T_0_11_span4_horz_2
T_0_11_lc_trk_g0_2
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : vccst_en_cascade_
T_4_13_wire_logic_cluster/lc_0/ltout
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : vddq_en
T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_17_lc_trk_g0_5
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_ok
T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_12_span4_vert_t_14
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_3/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_12_span4_vert_t_14
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_6/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_12_span4_vert_t_14
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_0/in_3

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_12_span4_vert_t_14
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_2_12_sp4_h_l_0
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_3/in_1

End 

Net : vpp_en
T_4_13_wire_logic_cluster/lc_1/out
T_0_13_span12_horz_2
T_10_13_sp4_h_l_10
T_13_13_lc_trk_g0_7
T_13_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : vpp_ok
T_0_13_wire_io_cluster/io_1/D_IN_0
T_1_14_lc_trk_g3_6
T_1_14_wire_logic_cluster/lc_4/in_3

End 

