Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 10:06:58 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_18_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum14_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.038ns (29.092%)  route 2.530ns (70.908%))
  Logic Levels:           10  (CARRY8=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.712 - 4.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.170ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.155ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12474, routed)       1.162     2.113    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X118Y449       FDCE                                         r  Delay1No13_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y449       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.190 r  Delay1No13_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.652     2.842    Delay1No12_instance/Y_reg[33]_0[8]
    SLICE_X127Y462       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.941 r  Delay1No12_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.007     2.948    Sum14_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y462       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.101 r  Sum14_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.127    Sum14_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y463       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.142 r  Sum14_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.168    Sum14_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.220 r  Sum14_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.435     3.655    Delay1No12_instance/CO[0]
    SLICE_X129Y471       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.163     3.818 r  Delay1No12_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.133     3.951    Delay1No12_instance/Sum14_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X129Y470       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.004 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.253     4.257    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X127Y469       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     4.347 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.414     4.761    Delay1No13_instance/shiftVal__5[0]
    SLICE_X126Y465       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     4.800 r  Delay1No13_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.459     5.259    Delay1No13_instance/Sum14_1_impl_instance/level2[12]
    SLICE_X128Y476       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.407 r  Delay1No13_instance/shiftedFracY_d1[31]_i_3/O
                         net (fo=2, routed)           0.066     5.473    Delay1No13_instance/level4__0[11]
    SLICE_X128Y476       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     5.622 r  Delay1No13_instance/shiftedFracY_d1[31]_i_1/O
                         net (fo=1, routed)           0.059     5.681    Sum14_1_impl_instance/FPAddSubOp_instance/D[20]
    SLICE_X128Y476       FDRE                                         r  Sum14_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12474, routed)       1.052     5.712    Sum14_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y476       FDRE                                         r  Sum14_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.359     6.071    
                         clock uncertainty           -0.035     6.035    
    SLICE_X128Y476       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.060    Sum14_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.380    




