{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 17:41:20 2018 " "Info: Processing started: Sun Dec 09 17:41:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decimal_4bit_full_adder -c decimal_4bit_full_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decimal_4bit_full_adder -c decimal_4bit_full_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "f_4_b\[0\] f_4_co 14.894 ns Longest " "Info: Longest tpd from source pin \"f_4_b\[0\]\" to destination pin \"f_4_co\" is 14.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns f_4_b\[0\] 1 PIN PIN_AC12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 2; PIN Node = 'f_4_b\[0\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_4_b[0] } "NODE_NAME" } } { "decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.195 ns) + CELL(0.150 ns) 7.175 ns f_adder:u0\|f_co~7 2 COMB LCCOMB_X18_Y29_N8 2 " "Info: 2: + IC(6.195 ns) + CELL(0.150 ns) = 7.175 ns; Loc. = LCCOMB_X18_Y29_N8; Fanout = 2; COMB Node = 'f_adder:u0\|f_co~7'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { f_4_b[0] f_adder:u0|f_co~7 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 7.846 ns f_adder:u1\|f_co~7 3 COMB LCCOMB_X18_Y29_N10 2 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 7.846 ns; Loc. = LCCOMB_X18_Y29_N10; Fanout = 2; COMB Node = 'f_adder:u1\|f_co~7'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { f_adder:u0|f_co~7 f_adder:u1|f_co~7 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 8.562 ns f_adder:u3\|f_s 4 COMB LCCOMB_X18_Y29_N6 4 " "Info: 4: + IC(0.278 ns) + CELL(0.438 ns) = 8.562 ns; Loc. = LCCOMB_X18_Y29_N6; Fanout = 4; COMB Node = 'f_adder:u3\|f_s'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { f_adder:u1|f_co~7 f_adder:u3|f_s } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.437 ns) 9.288 ns f_co_signal~4 5 COMB LCCOMB_X18_Y29_N12 1 " "Info: 5: + IC(0.289 ns) + CELL(0.437 ns) = 9.288 ns; Loc. = LCCOMB_X18_Y29_N12; Fanout = 1; COMB Node = 'f_co_signal~4'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { f_adder:u3|f_s f_co_signal~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.808 ns) + CELL(2.798 ns) 14.894 ns f_4_co 6 PIN PIN_W11 0 " "Info: 6: + IC(2.808 ns) + CELL(2.798 ns) = 14.894 ns; Loc. = PIN_W11; Fanout = 0; PIN Node = 'f_4_co'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { f_co_signal~4 f_4_co } "NODE_NAME" } } { "decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.073 ns ( 34.06 % ) " "Info: Total cell delay = 5.073 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.821 ns ( 65.94 % ) " "Info: Total interconnect delay = 9.821 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "14.894 ns" { f_4_b[0] f_adder:u0|f_co~7 f_adder:u1|f_co~7 f_adder:u3|f_s f_co_signal~4 f_4_co } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "14.894 ns" { f_4_b[0] {} f_4_b[0]~combout {} f_adder:u0|f_co~7 {} f_adder:u1|f_co~7 {} f_adder:u3|f_s {} f_co_signal~4 {} f_4_co {} } { 0.000ns 0.000ns 6.195ns 0.251ns 0.278ns 0.289ns 2.808ns } { 0.000ns 0.830ns 0.150ns 0.420ns 0.438ns 0.437ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 17:41:20 2018 " "Info: Processing ended: Sun Dec 09 17:41:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
