#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdc4770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdd08e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe042e0 .functor NOT 1, L_0xe04f50, C4<0>, C4<0>, C4<0>;
L_0xe04d20 .functor XOR 1, L_0xe04b90, L_0xe04c50, C4<0>, C4<0>;
L_0xe04e90 .functor XOR 1, L_0xe04d20, L_0xe04dc0, C4<0>, C4<0>;
v0xe03520_0 .net *"_ivl_10", 0 0, L_0xe04dc0;  1 drivers
v0xe03620_0 .net *"_ivl_12", 0 0, L_0xe04e90;  1 drivers
v0xe03700_0 .net *"_ivl_2", 0 0, L_0xe04ad0;  1 drivers
v0xe037c0_0 .net *"_ivl_4", 0 0, L_0xe04b90;  1 drivers
v0xe038a0_0 .net *"_ivl_6", 0 0, L_0xe04c50;  1 drivers
v0xe039d0_0 .net *"_ivl_8", 0 0, L_0xe04d20;  1 drivers
v0xe03ab0_0 .net "a", 0 0, v0xe01a30_0;  1 drivers
v0xe03b50_0 .net "b", 0 0, v0xe01ad0_0;  1 drivers
v0xe03bf0_0 .var "clk", 0 0;
RS_0x7fd25ce0c438 .resolv tri, L_0xe046a0, L_0xe04a20;
v0xe03d20_0 .net8 "out_dut", 0 0, RS_0x7fd25ce0c438;  2 drivers
v0xe03dc0_0 .net "out_ref", 0 0, L_0xe04450;  1 drivers
v0xe03e60_0 .var/2u "stats1", 159 0;
v0xe03f00_0 .var/2u "strobe", 0 0;
v0xe03fc0_0 .net "tb_match", 0 0, L_0xe04f50;  1 drivers
v0xe04080_0 .net "tb_mismatch", 0 0, L_0xe042e0;  1 drivers
v0xe04140_0 .net "wavedrom_enable", 0 0, v0xe01c40_0;  1 drivers
v0xe04210_0 .net "wavedrom_title", 511 0, v0xe01ce0_0;  1 drivers
L_0xe04ad0 .concat [ 1 0 0 0], L_0xe04450;
L_0xe04b90 .concat [ 1 0 0 0], L_0xe04450;
L_0xe04c50 .concat [ 1 0 0 0], RS_0x7fd25ce0c438;
L_0xe04dc0 .concat [ 1 0 0 0], L_0xe04450;
L_0xe04f50 .cmp/eeq 1, L_0xe04ad0, L_0xe04e90;
S_0xdd0a70 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0xdd08e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0xe043b0 .functor XOR 1, v0xe01a30_0, v0xe01ad0_0, C4<0>, C4<0>;
L_0xe04450 .functor NOT 1, L_0xe043b0, C4<0>, C4<0>, C4<0>;
v0xdcecc0_0 .net *"_ivl_0", 0 0, L_0xe043b0;  1 drivers
v0xdced60_0 .net "a", 0 0, v0xe01a30_0;  alias, 1 drivers
v0xe00dc0_0 .net "b", 0 0, v0xe01ad0_0;  alias, 1 drivers
v0xe00e60_0 .net "out", 0 0, L_0xe04450;  alias, 1 drivers
S_0xe00fa0 .scope module, "stim1" "stimulus_gen" 3 88, 3 15 0, S_0xdd08e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xe01a30_0 .var "a", 0 0;
v0xe01ad0_0 .var "b", 0 0;
v0xe01b70_0 .net "clk", 0 0, v0xe03bf0_0;  1 drivers
v0xe01c40_0 .var "wavedrom_enable", 0 0;
v0xe01ce0_0 .var "wavedrom_title", 511 0;
S_0xe01230 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 36, 3 36 0, S_0xe00fa0;
 .timescale -12 -12;
v0xe01470_0 .var/2s "count", 31 0;
E_0xdd5370/0 .event negedge, v0xe01b70_0;
E_0xdd5370/1 .event posedge, v0xe01b70_0;
E_0xdd5370 .event/or E_0xdd5370/0, E_0xdd5370/1;
E_0xdd55b0 .event posedge, v0xe01b70_0;
S_0xe01570 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0xe00fa0;
 .timescale -12 -12;
v0xe01770_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe01850 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0xe00fa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe01e90 .scope module, "top_module1" "top_module" 3 98, 4 1 0, S_0xdd08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
RS_0x7fd25ce0c378 .resolv tri, L_0xe045c0, L_0xe04970;
L_0xe04a20 .functor BUFZ 1, RS_0x7fd25ce0c378, C4<0>, C4<0>, C4<0>;
v0xe02f80_0 .net "a", 0 0, v0xe01a30_0;  alias, 1 drivers
v0xe03020_0 .net "b", 0 0, v0xe01ad0_0;  alias, 1 drivers
v0xe03170_0 .net8 "out", 0 0, RS_0x7fd25ce0c438;  alias, 2 drivers
v0xe03240_0 .net8 "w1", 0 0, RS_0x7fd25ce0c378;  2 drivers
S_0xe02070 .scope module, "n1" "nand_gate" 4 11, 4 19 0, S_0xe01e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0xe04530 .functor AND 1, v0xe01a30_0, v0xe01ad0_0, C4<1>, C4<1>;
L_0xe045c0 .functor NOT 1, L_0xe04530, C4<0>, C4<0>, C4<0>;
v0xe02290_0 .net *"_ivl_0", 0 0, L_0xe04530;  1 drivers
v0xe02390_0 .net "a", 0 0, v0xe01a30_0;  alias, 1 drivers
v0xe024a0_0 .net "b", 0 0, v0xe01ad0_0;  alias, 1 drivers
v0xe02590_0 .net8 "out", 0 0, RS_0x7fd25ce0c378;  alias, 2 drivers
S_0xe02690 .scope module, "n2" "not_gate" 4 13, 4 33 0, S_0xe01e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0xe04970 .functor NOT 1, RS_0x7fd25ce0c438, C4<0>, C4<0>, C4<0>;
v0xe028c0_0 .net8 "in", 0 0, RS_0x7fd25ce0c438;  alias, 2 drivers
v0xe029a0_0 .net8 "out", 0 0, RS_0x7fd25ce0c378;  alias, 2 drivers
S_0xe02a80 .scope module, "o1" "or_gate" 4 12, 4 26 0, S_0xe01e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0xe046a0 .functor OR 1, v0xe01a30_0, v0xe01ad0_0, C4<0>, C4<0>;
v0xe02d00_0 .net "a", 0 0, v0xe01a30_0;  alias, 1 drivers
v0xe02da0_0 .net "b", 0 0, v0xe01ad0_0;  alias, 1 drivers
v0xe02e60_0 .net8 "out", 0 0, RS_0x7fd25ce0c438;  alias, 2 drivers
S_0xe03320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0xdd08e0;
 .timescale -12 -12;
E_0xdd57d0 .event anyedge, v0xe03f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe03f00_0;
    %nor/r;
    %assign/vec4 v0xe03f00_0, 0;
    %wait E_0xdd57d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe00fa0;
T_3 ;
    %fork t_1, S_0xe01230;
    %jmp t_0;
    .scope S_0xe01230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe01470_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe01ad0_0, 0;
    %assign/vec4 v0xe01a30_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd55b0;
    %load/vec4 v0xe01470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xe01470_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xe01ad0_0, 0;
    %assign/vec4 v0xe01a30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe01850;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd5370;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xe01a30_0, 0;
    %assign/vec4 v0xe01ad0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .scope S_0xe00fa0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xdd08e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe03bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe03f00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xdd08e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe03bf0_0;
    %inv;
    %store/vec4 v0xe03bf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xdd08e0;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe01b70_0, v0xe04080_0, v0xe03ab0_0, v0xe03b50_0, v0xe03dc0_0, v0xe03d20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xdd08e0;
T_7 ;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xdd08e0;
T_8 ;
    %wait E_0xdd5370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe03e60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe03e60_0, 4, 32;
    %load/vec4 v0xe03fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe03e60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe03e60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe03e60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe03dc0_0;
    %load/vec4 v0xe03dc0_0;
    %load/vec4 v0xe03d20_0;
    %xor;
    %load/vec4 v0xe03dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe03e60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe03e60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe03e60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/xnorgate/xnorgate_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/xnorgate/iter0/response38/top_module.sv";
