/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ssgnp0p72v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 44958.500000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001363 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.156847, 1.161815, 1.171967, 1.235363, 1.413347" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.156847, 1.161815, 1.171967, 1.235363, 1.413347" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.041162, 1.045633, 1.054770, 1.111827, 1.272012" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.041162, 1.045633, 1.054770, 1.111827, 1.272012" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.006536" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008388" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001363 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.156847, 1.161815, 1.171967, 1.235363, 1.413347" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.156847, 1.161815, 1.171967, 1.235363, 1.413347" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.041162, 1.045633, 1.054770, 1.111827, 1.272012" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.041162, 1.045633, 1.054770, 1.111827, 1.272012" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.006536" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008388" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006403, 0.006403, 0.006403, 0.006403, 0.006403" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006403, 0.006403, 0.006403, 0.006403, 0.006403" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.617325, 0.629535, 0.641635, 0.665325, 0.712525",\
              "0.629555, 0.641765, 0.653865, 0.677555, 0.724755",\
              "0.644585, 0.656795, 0.668895, 0.692585, 0.739785",\
              "0.672935, 0.685145, 0.697245, 0.720935, 0.768135",\
              "0.720185, 0.732395, 0.744495, 0.768185, 0.815385"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.617325, 0.629535, 0.641635, 0.665325, 0.712525",\
              "0.629555, 0.641765, 0.653865, 0.677555, 0.724755",\
              "0.644585, 0.656795, 0.668895, 0.692585, 0.739785",\
              "0.672935, 0.685145, 0.697245, 0.720935, 0.768135",\
              "0.720185, 0.732395, 0.744495, 0.768185, 0.815385"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634",\
              "0.014080, 0.048698, 0.057080, 0.111431, 0.221634"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.774251, 0.792521, 0.811946, 0.849746, 0.925136",\
              "0.788111, 0.806381, 0.825806, 0.863606, 0.938996",\
              "0.805751, 0.824021, 0.843446, 0.881246, 0.956636",\
              "0.838301, 0.856571, 0.875996, 0.913796, 0.989186",\
              "0.893426, 0.911696, 0.931121, 0.968921, 1.044311"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.774251, 0.792521, 0.811946, 0.849746, 0.925136",\
              "0.788111, 0.806381, 0.825806, 0.863606, 0.938996",\
              "0.805751, 0.824021, 0.843446, 0.881246, 0.956636",\
              "0.838301, 0.856571, 0.875996, 0.913796, 0.989186",\
              "0.893426, 0.911696, 0.931121, 0.968921, 1.044311"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047",\
              "0.011531, 0.051020, 0.095297, 0.185330, 0.365047"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.034195 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.157667, 0.172355, 0.190499, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.476028, 0.501624, 0.522385, 0.550913, 0.631006" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.156847, 1.161815, 1.171967, 1.235363, 1.413347" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.156847, 1.161815, 1.171967, 1.235363, 1.413347" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.278048" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.196914" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.962414" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.197452" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.124766" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.197356" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "6.043586" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.197405" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.031636" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001349 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.135294" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.173407" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497",\
              "0.329337, 0.348367, 0.372567, 0.409527, 0.467497"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.112973, 0.098343, 0.083713, 0.061603, 0.031000",\
              "0.132113, 0.117483, 0.102853, 0.080743, 0.048073",\
              "0.158293, 0.143663, 0.129033, 0.106923, 0.074253",\
              "0.212633, 0.198003, 0.183373, 0.161263, 0.128593",\
              "0.308883, 0.294253, 0.279623, 0.257513, 0.224843"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.112973, 0.098343, 0.083713, 0.061603, 0.031000",\
              "0.132113, 0.117483, 0.102853, 0.080743, 0.048073",\
              "0.158293, 0.143663, 0.129033, 0.106923, 0.074253",\
              "0.212633, 0.198003, 0.183373, 0.161263, 0.128593",\
              "0.308883, 0.294253, 0.279623, 0.257513, 0.224843"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001363 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.006536" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.008388" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.168473, 0.189043, 0.215883, 0.262963, 0.338203",\
              "0.168473, 0.189043, 0.215883, 0.262963, 0.338203",\
              "0.168583, 0.189153, 0.215993, 0.263073, 0.338313",\
              "0.168583, 0.189153, 0.215993, 0.263073, 0.338313",\
              "0.168583, 0.189153, 0.215993, 0.263073, 0.338313"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.168473, 0.189043, 0.215883, 0.262963, 0.338203",\
              "0.168473, 0.189043, 0.215883, 0.262963, 0.338203",\
              "0.168583, 0.189153, 0.215993, 0.263073, 0.338313",\
              "0.168583, 0.189153, 0.215993, 0.263073, 0.338313",\
              "0.168583, 0.189153, 0.215993, 0.263073, 0.338313"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096693, 0.082503, 0.068753, 0.048183, 0.031000",\
              "0.115833, 0.101643, 0.087893, 0.067323, 0.037293",\
              "0.142013, 0.127823, 0.114073, 0.093503, 0.063473",\
              "0.196243, 0.182053, 0.168303, 0.147733, 0.117703",\
              "0.290843, 0.276653, 0.262903, 0.242333, 0.212303"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096693, 0.082503, 0.068753, 0.048183, 0.031000",\
              "0.115833, 0.101643, 0.087893, 0.067323, 0.037293",\
              "0.142013, 0.127823, 0.114073, 0.093503, 0.063473",\
              "0.196243, 0.182053, 0.168303, 0.147733, 0.117703",\
              "0.290843, 0.276653, 0.262903, 0.242333, 0.212303"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001383 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.030110" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.025636" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953",\
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953",\
              "0.393823, 0.412523, 0.435403, 0.482373, 0.557063",\
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953",\
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953",\
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953",\
              "0.393823, 0.412523, 0.435403, 0.482373, 0.557063",\
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953",\
              "0.393713, 0.412413, 0.435293, 0.482263, 0.556953"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114073, 0.100433, 0.086573, 0.065343, 0.039053",\
              "0.133213, 0.119573, 0.105713, 0.084483, 0.058193",\
              "0.159393, 0.145753, 0.131893, 0.110663, 0.084373",\
              "0.213623, 0.199983, 0.186123, 0.164893, 0.138603",\
              "0.309983, 0.296343, 0.282483, 0.261253, 0.234963"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114073, 0.100433, 0.086573, 0.065343, 0.039053",\
              "0.133213, 0.119573, 0.105713, 0.084483, 0.058193",\
              "0.159393, 0.145753, 0.131893, 0.110663, 0.084373",\
              "0.213623, 0.199983, 0.186123, 0.164893, 0.138603",\
              "0.309983, 0.296343, 0.282483, 0.261253, 0.234963"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000762 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006544" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008072" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.244086, 0.264150, 0.291624, 0.342924, 0.429450",\
              "0.235650, 0.255714, 0.283188, 0.334488, 0.421014",\
              "0.219462, 0.239526, 0.267000, 0.318300, 0.404826",\
              "0.201222, 0.221286, 0.248760, 0.300060, 0.386586",\
              "0.185832, 0.205896, 0.233370, 0.284670, 0.371196"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.244086, 0.264150, 0.291624, 0.342924, 0.429450",\
              "0.235650, 0.255714, 0.283188, 0.334488, 0.421014",\
              "0.219462, 0.239526, 0.267000, 0.318300, 0.404826",\
              "0.201222, 0.221286, 0.248760, 0.300060, 0.386586",\
              "0.185832, 0.205896, 0.233370, 0.284670, 0.371196"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.043087, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.063327, 0.046937, 0.031000, 0.031000, 0.031000",\
              "0.080047, 0.063657, 0.041217, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.043087, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.063327, 0.046937, 0.031000, 0.031000, 0.031000",\
              "0.080047, 0.063657, 0.041217, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000753 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007111" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007530" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.261096, 0.280818, 0.308064, 0.355602, 0.439506",\
              "0.252660, 0.272382, 0.299628, 0.347166, 0.431070",\
              "0.236244, 0.255966, 0.283212, 0.330750, 0.414654",\
              "0.218004, 0.237726, 0.264972, 0.312510, 0.396414",\
              "0.202956, 0.222678, 0.249924, 0.297462, 0.381366"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.261096, 0.280818, 0.308064, 0.355602, 0.439506",\
              "0.252660, 0.272382, 0.299628, 0.347166, 0.431070",\
              "0.236244, 0.255966, 0.283212, 0.330750, 0.414654",\
              "0.218004, 0.237726, 0.264972, 0.312510, 0.396414",\
              "0.202956, 0.222678, 0.249924, 0.297462, 0.381366"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.038423, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.058663, 0.042163, 0.031000, 0.031000, 0.031000",\
              "0.075493, 0.058993, 0.036553, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.038423, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.058663, 0.042163, 0.031000, 0.031000, 0.031000",\
              "0.075493, 0.058993, 0.036553, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 2.266474 ;
    }
}
}
