```verilog
module mod_a (
    output out1, 
    output out2, 
    input a, 
    input b, 
    input c, 
    input d
);

    // Module implementation
    // Assuming some behavior, e.g., out1 = a & b, out2 = c | d
    
    assign out1 = a & b;
    assign out2 = c | d;

endmodule

module top_module ( 
    input a, 
    input b, 
    input c,
    input d,
    output out1,
    output out2
);

    mod_a u1 (
        .out1(out1), 
        .out2(out2), 
        .a(a), 
        .b(b), 
        .c(c), 
        .d(d)
    );

endmodule
```