# ğŸŒ UVM_UART

SystemVerilog ê¸°ë°˜ UVMì„ í™œìš©í•´ UART IPì˜ TX ëª¨ë“ˆì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

---

## ğŸ” Overview

ë³¸ í”„ë¡œì íŠ¸ëŠ” UART IPì˜ TX ëª¨ë“ˆì„ ëŒ€ìƒìœ¼ë¡œ UVM Testbenchë¥¼ ì„¤ê³„í•˜ê³  Verificationì„ ìˆ˜í–‰í•˜ì—¬ ì•ˆì •ì  ë™ì‘ì„ ê²€ì¦í•©ë‹ˆë‹¤.

---

## ğŸ“Œ DUT Spec Analysis

### **1. Key Parameters**
    - Data Bits : 8bit
    - NO Parity Bits : ë©€í‹°ë¹„íŠ¸ì—ì„œ ì •í™•ì„±ì´ í¬ì§€ ì•Šìœ¼ë¯€ë¡œ, ë‹¨ìˆœì„±ê³¼ ë¦¬ì†ŒìŠ¤ ì ˆì•½ì„ ìœ„í•´ parity bitë¥¼ ì‚¬ìš©í•˜ì§€ ì•Šì•˜ìŒ.
    - **Oversampling : baud_tick**  UARTëŠ” ë¹„ë™ê¸° í†µì‹ ì´ë¼, TXì™€ RXì˜ í´ëŸ­ì´ ì™„ë²½íˆ ë§ì§€ ì•Šì•„ë„ ë™ì‘í•´ì•¼ í•¨. ë”°ë¼ì„œ íƒ€ì´ë° ë™ê¸°í™” & ì •í™•í•œ data ìƒ˜í”Œë§ì„ ìœ„í•´ 16ë°°ë¡œ oversamplingì„ ì§„í–‰.

### **2. System Block Diagram**
![System Block](https://github.com/user-attachments/assets/f35191cc-3701-4830-ada3-a31a89ce559e)

### **3. Protocol**
![Protocol](https://github.com/user-attachments/assets/0bf95832-7a3f-4a1a-8e93-271f4bd011b7)
    - **í•„ìˆ˜ Protocol ê·œì¹™**
      1. **START BIT :** ê° ì „ì†¡ frameì€ ë°˜ë“œì‹œ **start bit = 0**ìœ¼ë¡œ ì‹œì‘í•´ì•¼ í•¨.
      2. **STOP BIT :** ì „ì†¡ì´ ëë‚ ë•ŒëŠ”, ë°˜ë“œì‹œ **STOP but = 0**ìœ¼ë¡œ ëë‚˜ì•¼ í•¨.
      3. **BIT SEQUENCE :** ë°ì´í„° bitëŠ” LSBë¶€í„° ì „ì†¡ë˜ì–´ì•¼ í•¨.
      4. **BAUD RATE :** ê° ë¹„íŠ¸ì˜ ì§€ì† ì‹œê°„ì€ baud rateì— ë§ì¶°ì•¼ í•¨. 
    

### **4. Timing Diagram / FSM / ASM**
**ğŸ¯FSM**  
![FSM](https://github.com/user-attachments/assets/b4991daa-326d-4f95-9840-c5816e181085)

**ğŸ¯ASM**  
![ASM](https://github.com/user-attachments/assets/4bb34b18-3029-4c76-a67c-f4e1cb682ad6)

---

## ğŸ” Verification Plan

Verification ëª©í‘œ, test strategy, coverage planì„ ìƒì„¸íˆ ê¸°ìˆ í•©ë‹ˆë‹¤.

---

## ğŸ“š TB Architecture

UVM Testbenchì˜ ê³„ì¸µì  êµ¬ì¡°(DUT, Interface, Driver, Sequencer, Monitor, Agent, Env ë“±)ë¥¼ ì„¤ëª…í•©ë‹ˆë‹¤.

---

## ğŸ“‹ Testcase & Scenario

- ê¸°ë³¸ ì „ì†¡ í…ŒìŠ¤íŠ¸
- ì—£ì§€ ì¼€ì´ìŠ¤ í…ŒìŠ¤íŠ¸
- ëœë¤ ì‹œë‚˜ë¦¬ì˜¤ ê¸°ë°˜ í…ŒìŠ¤íŠ¸
- Coverage Hole ë³´ì™„ í…ŒìŠ¤íŠ¸

---

## âœ¨ Verification Results

ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜•, functional coverage, assertion ê²°ê³¼ ë“±ì„ í¬í•¨í•©ë‹ˆë‹¤.

---

## ğŸ”¥ Insights

Verification ê³¼ì •ì—ì„œ ë„ì¶œëœ ì£¼ìš” ì¸ì‚¬ì´íŠ¸, ê°œì„ ì , ì¶”í›„ ì‘ì—… ë°©í–¥ ë“±ì„ ì •ë¦¬í•©ë‹ˆë‹¤.
