Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: alt_mge_xcvr_reset_ctrl_channel: "Transforming system: alt_mge_xcvr_reset_ctrl_channel"
Info: alt_mge_xcvr_reset_ctrl_channel: "Naming system components in system: alt_mge_xcvr_reset_ctrl_channel"
Info: alt_mge_xcvr_reset_ctrl_channel: "Processing generation queue"
Info: alt_mge_xcvr_reset_ctrl_channel: "Generating: alt_mge_xcvr_reset_ctrl_channel"
Info: alt_mge_xcvr_reset_ctrl_channel: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_reset_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/altera_xcvr_reset_control.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_reset_counter.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/alt_xcvr_reset_counter.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_reset_ctrl_channel: Done "alt_mge_xcvr_reset_ctrl_channel" with 2 modules, 14 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel.ip --output-directory=C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel.ip --synthesis=VERILOG --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: alt_mge_xcvr_reset_ctrl_channel: "Transforming system: alt_mge_xcvr_reset_ctrl_channel"
Info: alt_mge_xcvr_reset_ctrl_channel: "Naming system components in system: alt_mge_xcvr_reset_ctrl_channel"
Info: alt_mge_xcvr_reset_ctrl_channel: "Processing generation queue"
Info: alt_mge_xcvr_reset_ctrl_channel: "Generating: alt_mge_xcvr_reset_ctrl_channel"
Info: alt_mge_xcvr_reset_ctrl_channel: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: alt_mge_xcvr_reset_ctrl_channel: Done "alt_mge_xcvr_reset_ctrl_channel" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel.ip --synthesis=VERILOG --ipxact --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\xcvr_reset_controller\alt_mge_xcvr_reset_ctrl_channel --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: IP-XACT
