# NASSCOM-VSD-SoC-Design-Program
This is an 5 Days Workshop on **Digital VLSI SoC Design and Planning program** Using **Openlane **.

## Table of Contents
1. [DAY1 - Introduction to open-source](#Day1---Introduction-to-open-source)
    1. [How to talk to Computers](#how-to-talk-to-Computers)
    2. [Soc design and OpenLANE](#Soc-design-and-OpenLANE)
    3. [Open-source EDA tools](#Open-source-EDA-tools)
2. [DAY2 - Floorplan and introduction to library cells](#Day2)
    1. [1.Chip Floor planning](#1.Floorplan)
    2. [2.Library Binding and Placement](#2.Placement)
    3. [3.Cell design and characterization flows](#3.Cell_design)
    4. [4.General timing Characterization parameters](#4.Timing)
3. [DAY3 - Design library cell using Magic layout and ngspice characterization](#Day3)
    1. [1.Labs for CMOS inverter](#1.CMOS_Inverter)
    2. [2.Inception of Layout](#2.Layout)
    3. [3.Sky130 Tech File Labs](#3.Sky130_tech_file)
4. [DAY4 - Pre-layout timing analysis](#Day4)
    1. [1.Timing modelling](#1.Modelling)
    2. [2.Timing analysis with ideal clocks](#2.Ideal_clocks)
    3. [3.Clock tree synthesis](#3.Clock_tree)
    4. [4.Timing analysis with real clocks](#4.Real_clocks)
5. [DAY5 - Final steps for RTL2GDS](#Day5)
    1. [1.Routing and Design rule check (DRC)](#1.Routing_&_DRC)
    2. [2.Power Distribution Network and routing](#2.Power)
    3. [3.TritonRoute Features](#3.TritonRoute)

