#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 27 20:27:31 2018
# Process ID: 9380
# Current directory: C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.runs/synth_1
# Command line: vivado.exe -log time_multiplexing_main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source time_multiplexing_main.tcl
# Log file: C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.runs/synth_1/time_multiplexing_main.vds
# Journal file: C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source time_multiplexing_main.tcl -notrace
Command: synth_design -top time_multiplexing_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 333.809 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'time_multiplexing_main' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:4]
INFO: [Synth 8-638] synthesizing module 'hexto7segment' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/hexto7segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'hexto7segment' (1#1) [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/hexto7segment.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (4) of module 'hexto7segment' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:152]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (4) of module 'hexto7segment' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:153]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (4) of module 'hexto7segment' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:154]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (4) of module 'hexto7segment' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:155]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/clkdiv.v:5]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (2#1) [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/clkdiv.v:5]
INFO: [Synth 8-638] synthesizing module 'time_mux_state_machine' [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_mux_state_machine.v:3]
INFO: [Synth 8-256] done synthesizing module 'time_mux_state_machine' (3#1) [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_mux_state_machine.v:3]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:38]
INFO: [Synth 8-256] done synthesizing module 'time_multiplexing_main' (4#1) [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:4]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[13]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[12]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[11]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[10]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[9]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 386.063 ; gain = 153.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 386.063 ; gain = 153.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/constrs_1/imports/EE316/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/constrs_1/imports/EE316/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/constrs_1/imports/EE316/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/time_multiplexing_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/time_multiplexing_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 719.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 719.246 ; gain = 486.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 719.246 ; gain = 486.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 719.246 ; gain = 486.734
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/clkdiv.v:14]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:133]
WARNING: [Synth 8-6014] Unused sequential element FastCounter_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 719.246 ; gain = 486.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     26 Bit        Muxes := 3     
	   4 Input     15 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module time_multiplexing_main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     26 Bit        Muxes := 3     
	   4 Input     15 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module time_mux_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c5/COUNT_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/clkdiv.v:14]
WARNING: [Synth 8-6014] Unused sequential element FastCounter_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:131]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[13]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[12]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[11]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[10]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[9]
WARNING: [Synth 8-3331] design time_multiplexing_main has unconnected port sw[8]
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[15]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[16]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[17]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[18]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[19]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[20]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[21]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[22]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[23]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[24]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (c5/COUNT_reg[25]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[16]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[15]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[14]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[13]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[12]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[11]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[10]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[9]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[8]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[7]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[6]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[5]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (digit1_reg[4]) is unused and will be removed from module time_multiplexing_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 719.246 ; gain = 486.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 737.867 ; gain = 505.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 820.117 ; gain = 587.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (increment_reg[31]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[30]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[29]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[28]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[27]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[26]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[25]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[24]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[23]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[22]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[21]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[20]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[19]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[18]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[17]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[16]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[15]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[14]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[13]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[12]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[11]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[10]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[9]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[8]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[7]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[6]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[5]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[4]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[3]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[2]) is unused and will be removed from module time_multiplexing_main.
WARNING: [Synth 8-3332] Sequential element (increment_reg[1]) is unused and will be removed from module time_multiplexing_main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   184|
|3     |LUT1   |    21|
|4     |LUT2   |   198|
|5     |LUT3   |   279|
|6     |LUT4   |   283|
|7     |LUT5   |   125|
|8     |LUT6   |   258|
|9     |MUXF7  |     5|
|10    |FDCE   |     2|
|11    |FDRE   |    85|
|12    |IBUF   |    13|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |  1466|
|2     |  c5     |clkdiv                 |    20|
|3     |  c6     |time_mux_state_machine |    43|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 821.129 ; gain = 588.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 821.129 ; gain = 255.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 821.129 ; gain = 588.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'time_multiplexing_main' is not ideal for floorplanning, since the cellview 'time_multiplexing_main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 821.129 ; gain = 595.059
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.runs/synth_1/time_multiplexing_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file time_multiplexing_main_utilization_synth.rpt -pb time_multiplexing_main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 821.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 20:28:32 2018...
