
2moto1enco_c6t6a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000710c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08007218  08007218  00017218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007244  08007244  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08007244  08007244  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007244  08007244  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007244  08007244  00017244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800724c  0800724c  0001724c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08007250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b0  20000018  08007268  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08007268  000203c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018837  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000313e  00000000  00000000  000388bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  0003ba00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d03  00000000  00000000  0003caa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b39e  00000000  00000000  0003d7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001277d  00000000  00000000  00058b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fd06  00000000  00000000  0006b2c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000048cc  00000000  00000000  000fafcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000ff898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08007200 	.word	0x08007200

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08007200 	.word	0x08007200

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	3a01      	subs	r2, #1
 8000a42:	bf28      	it	cs
 8000a44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a48:	d2ed      	bcs.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__gesf2>:
 8000e44:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e48:	e006      	b.n	8000e58 <__cmpsf2+0x4>
 8000e4a:	bf00      	nop

08000e4c <__lesf2>:
 8000e4c:	f04f 0c01 	mov.w	ip, #1
 8000e50:	e002      	b.n	8000e58 <__cmpsf2+0x4>
 8000e52:	bf00      	nop

08000e54 <__cmpsf2>:
 8000e54:	f04f 0c01 	mov.w	ip, #1
 8000e58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e68:	bf18      	it	ne
 8000e6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e6e:	d011      	beq.n	8000e94 <__cmpsf2+0x40>
 8000e70:	b001      	add	sp, #4
 8000e72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e76:	bf18      	it	ne
 8000e78:	ea90 0f01 	teqne	r0, r1
 8000e7c:	bf58      	it	pl
 8000e7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e82:	bf88      	it	hi
 8000e84:	17c8      	asrhi	r0, r1, #31
 8000e86:	bf38      	it	cc
 8000e88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e8c:	bf18      	it	ne
 8000e8e:	f040 0001 	orrne.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e98:	d102      	bne.n	8000ea0 <__cmpsf2+0x4c>
 8000e9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e9e:	d105      	bne.n	8000eac <__cmpsf2+0x58>
 8000ea0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea4:	d1e4      	bne.n	8000e70 <__cmpsf2+0x1c>
 8000ea6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eaa:	d0e1      	beq.n	8000e70 <__cmpsf2+0x1c>
 8000eac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_cfrcmple>:
 8000eb4:	4684      	mov	ip, r0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	4661      	mov	r1, ip
 8000eba:	e7ff      	b.n	8000ebc <__aeabi_cfcmpeq>

08000ebc <__aeabi_cfcmpeq>:
 8000ebc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ebe:	f7ff ffc9 	bl	8000e54 <__cmpsf2>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	bf48      	it	mi
 8000ec6:	f110 0f00 	cmnmi.w	r0, #0
 8000eca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ecc <__aeabi_fcmpeq>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff fff4 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2001      	moveq	r0, #1
 8000ed8:	2000      	movne	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmplt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffea 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmple>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffe0 	bl	8000ebc <__aeabi_cfcmpeq>
 8000efc:	bf94      	ite	ls
 8000efe:	2001      	movls	r0, #1
 8000f00:	2000      	movhi	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmpge>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffd2 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpgt>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffc8 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f24:	bf34      	ite	cc
 8000f26:	2001      	movcc	r0, #1
 8000f28:	2000      	movcs	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_f2uiz>:
 8000f30:	0042      	lsls	r2, r0, #1
 8000f32:	d20e      	bcs.n	8000f52 <__aeabi_f2uiz+0x22>
 8000f34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f38:	d30b      	bcc.n	8000f52 <__aeabi_f2uiz+0x22>
 8000f3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f42:	d409      	bmi.n	8000f58 <__aeabi_f2uiz+0x28>
 8000f44:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f4c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f50:	4770      	bx	lr
 8000f52:	f04f 0000 	mov.w	r0, #0
 8000f56:	4770      	bx	lr
 8000f58:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f5c:	d101      	bne.n	8000f62 <__aeabi_f2uiz+0x32>
 8000f5e:	0242      	lsls	r2, r0, #9
 8000f60:	d102      	bne.n	8000f68 <__aeabi_f2uiz+0x38>
 8000f62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f66:	4770      	bx	lr
 8000f68:	f04f 0000 	mov.w	r0, #0
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <setCSLine>:
#include "AMT22.h"


void setCSLine(GPIO_TypeDef *encoderPort, uint16_t encoderPin,
		GPIO_PinState csLine) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	807b      	strh	r3, [r7, #2]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8000f80:	787a      	ldrb	r2, [r7, #1]
 8000f82:	887b      	ldrh	r3, [r7, #2]
 8000f84:	4619      	mov	r1, r3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f003 fab9 	bl	80044fe <HAL_GPIO_WritePin>

}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <spiWriteRead>:


uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte,
		GPIO_TypeDef *encoderPort, uint16_t encoderPin, uint8_t releaseLine) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af02      	add	r7, sp, #8
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	607a      	str	r2, [r7, #4]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	72fb      	strb	r3, [r7, #11]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	813b      	strh	r3, [r7, #8]
	uint8_t data;
	setCSLine(encoderPort, encoderPin, GPIO_PIN_RESET);
 8000fa8:	893b      	ldrh	r3, [r7, #8]
 8000faa:	2200      	movs	r2, #0
 8000fac:	4619      	mov	r1, r3
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffde 	bl	8000f70 <setCSLine>
	delay(docDelay);
 8000fb4:	2004      	movs	r0, #4
 8000fb6:	f000 f923 	bl	8001200 <delay>
	HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8000fba:	f107 0217 	add.w	r2, r7, #23
 8000fbe:	f107 010b 	add.w	r1, r7, #11
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	68f8      	ldr	r0, [r7, #12]
 8000fca:	f003 ff81 	bl	8004ed0 <HAL_SPI_TransmitReceive>
	delay(docDelay);
 8000fce:	2004      	movs	r0, #4
 8000fd0:	f000 f916 	bl	8001200 <delay>
	setCSLine(encoderPort, encoderPin, releaseLine);
 8000fd4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000fd8:	893b      	ldrh	r3, [r7, #8]
 8000fda:	4619      	mov	r1, r3
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ffc7 	bl	8000f70 <setCSLine>
	return data;
 8000fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin, uint8_t resolution) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08c      	sub	sp, #48	; 0x30
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	80fb      	strh	r3, [r7, #6]
 8000ffe:	4613      	mov	r3, r2
 8001000:	717b      	strb	r3, [r7, #5]

	DWT_Delay_Init();
 8001002:	f000 f90f 	bl	8001224 <DWT_Delay_Init>

	uint16_t currentPosition = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t binaryArray[16];
	currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0) << 8;
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	2200      	movs	r2, #0
 800100e:	9200      	str	r2, [sp, #0]
 8001010:	68ba      	ldr	r2, [r7, #8]
 8001012:	2100      	movs	r1, #0
 8001014:	68f8      	ldr	r0, [r7, #12]
 8001016:	f7ff ffbd 	bl	8000f94 <spiWriteRead>
 800101a:	4603      	mov	r3, r0
 800101c:	b29b      	uxth	r3, r3
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	84fb      	strh	r3, [r7, #38]	; 0x26
	delay(docDelay);
 8001022:	2004      	movs	r0, #4
 8001024:	f000 f8ec 	bl	8001200 <delay>
	currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1);
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	2201      	movs	r2, #1
 800102c:	9200      	str	r2, [sp, #0]
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	2100      	movs	r1, #0
 8001032:	68f8      	ldr	r0, [r7, #12]
 8001034:	f7ff ffae 	bl	8000f94 <spiWriteRead>
 8001038:	4603      	mov	r3, r0
 800103a:	b29a      	uxth	r2, r3
 800103c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800103e:	4313      	orrs	r3, r2
 8001040:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (int i = 0; i < 16; i++)
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
 8001046:	e010      	b.n	800106a <getPositionSPI+0x7e>
		binaryArray[i] = (0x01) & (currentPosition >> (i));
 8001048:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800104a:	6a3b      	ldr	r3, [r7, #32]
 800104c:	fa42 f303 	asr.w	r3, r2, r3
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	b2d9      	uxtb	r1, r3
 8001058:	f107 0210 	add.w	r2, r7, #16
 800105c:	6a3b      	ldr	r3, [r7, #32]
 800105e:	4413      	add	r3, r2
 8001060:	460a      	mov	r2, r1
 8001062:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 8001064:	6a3b      	ldr	r3, [r7, #32]
 8001066:	3301      	adds	r3, #1
 8001068:	623b      	str	r3, [r7, #32]
 800106a:	6a3b      	ldr	r3, [r7, #32]
 800106c:	2b0f      	cmp	r3, #15
 800106e:	ddeb      	ble.n	8001048 <getPositionSPI+0x5c>
	if ((binaryArray[15]
 8001070:	7ffb      	ldrb	r3, [r7, #31]
 8001072:	4619      	mov	r1, r3
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001074:	7f7a      	ldrb	r2, [r7, #29]
 8001076:	7efb      	ldrb	r3, [r7, #27]
 8001078:	4053      	eors	r3, r2
 800107a:	b2da      	uxtb	r2, r3
 800107c:	7e7b      	ldrb	r3, [r7, #25]
 800107e:	4053      	eors	r3, r2
 8001080:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 8001082:	7dfb      	ldrb	r3, [r7, #23]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001084:	4053      	eors	r3, r2
 8001086:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 8001088:	7d7b      	ldrb	r3, [r7, #21]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 800108a:	4053      	eors	r3, r2
 800108c:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 800108e:	7cfb      	ldrb	r3, [r7, #19]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001090:	4053      	eors	r3, r2
 8001092:	b2da      	uxtb	r2, r3
					^ binaryArray[1]))
 8001094:	7c7b      	ldrb	r3, [r7, #17]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001096:	429a      	cmp	r2, r3
 8001098:	bf0c      	ite	eq
 800109a:	2301      	moveq	r3, #1
 800109c:	2300      	movne	r3, #0
 800109e:	b2db      	uxtb	r3, r3
	if ((binaryArray[15]
 80010a0:	4299      	cmp	r1, r3
 80010a2:	d11e      	bne.n	80010e2 <getPositionSPI+0xf6>
			&& (binaryArray[14]
 80010a4:	7fbb      	ldrb	r3, [r7, #30]
 80010a6:	4619      	mov	r1, r3
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010a8:	7f3a      	ldrb	r2, [r7, #28]
 80010aa:	7ebb      	ldrb	r3, [r7, #26]
 80010ac:	4053      	eors	r3, r2
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	7e3b      	ldrb	r3, [r7, #24]
 80010b2:	4053      	eors	r3, r2
 80010b4:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010b8:	4053      	eors	r3, r2
 80010ba:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80010bc:	7d3b      	ldrb	r3, [r7, #20]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010be:	4053      	eors	r3, r2
 80010c0:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80010c2:	7cbb      	ldrb	r3, [r7, #18]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010c4:	4053      	eors	r3, r2
 80010c6:	b2da      	uxtb	r2, r3
							^ binaryArray[0]))) {
 80010c8:	7c3b      	ldrb	r3, [r7, #16]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	bf0c      	ite	eq
 80010ce:	2301      	moveq	r3, #1
 80010d0:	2300      	movne	r3, #0
 80010d2:	b2db      	uxtb	r3, r3
			&& (binaryArray[14]
 80010d4:	4299      	cmp	r1, r3
 80010d6:	d104      	bne.n	80010e2 <getPositionSPI+0xf6>
		currentPosition &= 0x3FFF;
 80010d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010da:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010de:	84fb      	strh	r3, [r7, #38]	; 0x26
 80010e0:	e002      	b.n	80010e8 <getPositionSPI+0xfc>
	} else {
		currentPosition = 0xFFFF; //bad position
 80010e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010e6:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
	if ((resolution == RES12) && (currentPosition != 0xFFFF))
 80010e8:	797b      	ldrb	r3, [r7, #5]
 80010ea:	2b0c      	cmp	r3, #12
 80010ec:	d107      	bne.n	80010fe <getPositionSPI+0x112>
 80010ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d002      	beq.n	80010fe <getPositionSPI+0x112>
		currentPosition = currentPosition >> 2;
 80010f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	84fb      	strh	r3, [r7, #38]	; 0x26
	return currentPosition;
 80010fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001100:	4618      	mov	r0, r3
 8001102:	3728      	adds	r7, #40	; 0x28
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <setZeroSPI>:

void setZeroSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af02      	add	r7, sp, #8
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	4613      	mov	r3, r2
 8001114:	80fb      	strh	r3, [r7, #6]

	spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0);
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	2200      	movs	r2, #0
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	2100      	movs	r1, #0
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff ff37 	bl	8000f94 <spiWriteRead>
	delay( docDelay);
 8001126:	2004      	movs	r0, #4
 8001128:	f000 f86a 	bl	8001200 <delay>
	spiWriteRead(hspi, AMT22_ZERO, encoderPort, encoderPin, 1);
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	2201      	movs	r2, #1
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	2170      	movs	r1, #112	; 0x70
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff ff2c 	bl	8000f94 <spiWriteRead>
	delay( docDelayLong + docDelayLong);
 800113c:	2078      	movs	r0, #120	; 0x78
 800113e:	f000 f85f 	bl	8001200 <delay>

}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <calculateAngle>:

float calculateAngle(uint16_t encoderValue, uint8_t bitDepth) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	460a      	mov	r2, r1
 8001156:	80fb      	strh	r3, [r7, #6]
 8001158:	4613      	mov	r3, r2
 800115a:	717b      	strb	r3, [r7, #5]
	float angle = 0.0;
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
	if (bitDepth == 12) {
 8001162:	797b      	ldrb	r3, [r7, #5]
 8001164:	2b0c      	cmp	r3, #12
 8001166:	d11e      	bne.n	80011a6 <calculateAngle+0x5a>
		angle = ((float) encoderValue * 360.00)/ ENCODER_RESOLUTION_12_BIT;
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fcc2 	bl	8000af4 <__aeabi_ui2f>
 8001170:	4603      	mov	r3, r0
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f94e 	bl	8000414 <__aeabi_f2d>
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <calculateAngle+0xa8>)
 800117e:	f7ff f9a1 	bl	80004c4 <__aeabi_dmul>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	4610      	mov	r0, r2
 8001188:	4619      	mov	r1, r3
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <calculateAngle+0xac>)
 8001190:	f7ff fac2 	bl	8000718 <__aeabi_ddiv>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4610      	mov	r0, r2
 800119a:	4619      	mov	r1, r3
 800119c:	f7ff fba4 	bl	80008e8 <__aeabi_d2f>
 80011a0:	4603      	mov	r3, r0
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	e020      	b.n	80011e8 <calculateAngle+0x9c>
	} else if (bitDepth == 14) {
 80011a6:	797b      	ldrb	r3, [r7, #5]
 80011a8:	2b0e      	cmp	r3, #14
 80011aa:	d11d      	bne.n	80011e8 <calculateAngle+0x9c>
		angle = ((float) encoderValue * 360.00)/ ENCODER_RESOLUTION_14_BIT;
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fca0 	bl	8000af4 <__aeabi_ui2f>
 80011b4:	4603      	mov	r3, r0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f92c 	bl	8000414 <__aeabi_f2d>
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <calculateAngle+0xa8>)
 80011c2:	f7ff f97f 	bl	80004c4 <__aeabi_dmul>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <calculateAngle+0xb0>)
 80011d4:	f7ff faa0 	bl	8000718 <__aeabi_ddiv>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4610      	mov	r0, r2
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff fb82 	bl	80008e8 <__aeabi_d2f>
 80011e4:	4603      	mov	r3, r0
 80011e6:	60fb      	str	r3, [r7, #12]
	}

	//  0.2   
	//angle = roundf(angle * 100.0) / 100.0;
	return angle;
 80011e8:	68fb      	ldr	r3, [r7, #12]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40768000 	.word	0x40768000
 80011f8:	40b00000 	.word	0x40b00000
 80011fc:	40d00000 	.word	0x40d00000

08001200 <delay>:
	spiWriteRead((SPI_HandleTypeDef*) &hspi, AMT22_RESET, encoderPort,	encoderPin, 1);
	delay(docDelayLong);
}

//  ,    
void delay(uint32_t delayTime) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

	DWT_Delay_us(delayTime);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f000 f83b 	bl	8001284 <DWT_Delay_us>
//	while ((__HAL_TIM_GET_COUNTER(timer) - start_time) < delayTime) {
//		// wait suka
//	}
//	HAL_TIM_Base_Stop(timer);
//	__HAL_RCC_TIM2_CLK_DISABLE();
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <startDWT>:

int startDWT(){
 8001216:	b580      	push	{r7, lr}
 8001218:	af00      	add	r7, sp, #0

	 DWT_Delay_Init();
 800121a:	f000 f803 	bl	8001224 <DWT_Delay_Init>

}
 800121e:	bf00      	nop
 8001220:	4618      	mov	r0, r3
 8001222:	bd80      	pop	{r7, pc}

08001224 <DWT_Delay_Init>:
 */

#include "DWT_Delay.h"

uint32_t DWT_Delay_Init()
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <DWT_Delay_Init+0x58>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	4a13      	ldr	r2, [pc, #76]	; (800127c <DWT_Delay_Init+0x58>)
 800122e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001232:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <DWT_Delay_Init+0x58>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	4a10      	ldr	r2, [pc, #64]	; (800127c <DWT_Delay_Init+0x58>)
 800123a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800123e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001240:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a0e      	ldr	r2, [pc, #56]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001246:	f023 0301 	bic.w	r3, r3, #1
 800124a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <DWT_Delay_Init+0x5c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0b      	ldr	r2, [pc, #44]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <DWT_Delay_Init+0x5c>)
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800125e:	bf00      	nop
    __ASM volatile ("NOP");
 8001260:	bf00      	nop
    __ASM volatile ("NOP");
 8001262:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8001264:	4b06      	ldr	r3, [pc, #24]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 800126c:	2300      	movs	r3, #0
 800126e:	e000      	b.n	8001272 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8001270:	2301      	movs	r3, #1
    }
}
 8001272:	4618      	mov	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000edf0 	.word	0xe000edf0
 8001280:	e0001000 	.word	0xe0001000

08001284 <DWT_Delay_us>:

// This Function Provides Delay In Microseconds Using DWT
void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <DWT_Delay_us+0x48>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8001292:	f003 fd49 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8001296:	4603      	mov	r3, r0
 8001298:	4a0d      	ldr	r2, [pc, #52]	; (80012d0 <DWT_Delay_us+0x4c>)
 800129a:	fba2 2303 	umull	r2, r3, r2, r3
 800129e:	0c9b      	lsrs	r3, r3, #18
 80012a0:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	fb02 f303 	mul.w	r3, r2, r3
 80012aa:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 80012ac:	bf00      	nop
 80012ae:	4b07      	ldr	r3, [pc, #28]	; (80012cc <DWT_Delay_us+0x48>)
 80012b0:	685a      	ldr	r2, [r3, #4]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	1ad2      	subs	r2, r2, r3
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	1acb      	subs	r3, r1, r3
 80012bc:	429a      	cmp	r2, r3
 80012be:	d3f6      	bcc.n	80012ae <DWT_Delay_us+0x2a>
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	e0001000 	.word	0xe0001000
 80012d0:	431bde83 	.word	0x431bde83

080012d4 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	e9c7 0100 	strd	r0, r1, [r7]
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <_ZSt3absf>:

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001300:	4618      	mov	r0, r3
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f005 ff08 	bl	8007128 <ceilf>
 8001318:	4603      	mov	r3, r0
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <_ZN7RoboArmC1Eff>:
#include "RoboArm.h"
//#include "TMC2209.h"

RoboArm::RoboArm(float defaultAngleT, float defaultDistanseT) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4a37      	ldr	r2, [pc, #220]	; (8001410 <_ZN7RoboArmC1Eff+0xec>)
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f44f 7220 	mov.w	r2, #640	; 0x280
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2200      	movs	r2, #0
 8001342:	671a      	str	r2, [r3, #112]	; 0x70
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2200      	movs	r2, #0
 8001348:	675a      	str	r2, [r3, #116]	; 0x74
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4a31      	ldr	r2, [pc, #196]	; (8001414 <_ZN7RoboArmC1Eff+0xf0>)
 800134e:	679a      	str	r2, [r3, #120]	; 0x78
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	4a31      	ldr	r2, [pc, #196]	; (8001418 <_ZN7RoboArmC1Eff+0xf4>)
 8001354:	67da      	str	r2, [r3, #124]	; 0x7c
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4a30      	ldr	r2, [pc, #192]	; (800141c <_ZN7RoboArmC1Eff+0xf8>)
 800135a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	220e      	movs	r2, #14
 8001362:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	33a4      	adds	r3, #164	; 0xa4
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fe9e 	bl	80020ac <_ZN7TMC2209C1Ev>
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	33cc      	adds	r3, #204	; 0xcc
 8001374:	4618      	mov	r0, r3
 8001376:	f000 fe99 	bl	80020ac <_ZN7TMC2209C1Ev>
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	33f4      	adds	r3, #244	; 0xf4
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fe94 	bl	80020ac <_ZN7TMC2209C1Ev>
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2200      	movs	r2, #0
 8001388:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2200      	movs	r2, #0
 8001390:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2200      	movs	r2, #0
 8001398:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2201      	movs	r2, #1
 80013a0:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f04f 0200 	mov.w	r2, #0
 80013b2:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f04f 0200 	mov.w	r2, #0
 80013c6:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	defaultAngle = defaultAngleT;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	defaultDistanse = defaultDistanseT;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

	startDWT();
 8001400:	f7ff ff09 	bl	8001216 <startDWT>
}
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	44200000 	.word	0x44200000
 8001414:	000105b8 	.word	0x000105b8
 8001418:	43520000 	.word	0x43520000
 800141c:	42400000 	.word	0x42400000

08001420 <_ZN7RoboArm13EmergencyStopEv>:

int RoboArm::CloseGripper() {
	return 0;
}

int RoboArm::EmergencyStop() {
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(En1_GPIO_Port_M1, En1_Pin_M1, GPIO_PIN_SET);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001430:	2201      	movs	r2, #1
 8001432:	4619      	mov	r1, r3
 8001434:	f003 f863 	bl	80044fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(En2_GPIO_Port_M2, En2_Pin_M2, GPIO_PIN_SET);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001440:	2201      	movs	r2, #1
 8001442:	4619      	mov	r1, r3
 8001444:	f003 f85b 	bl	80044fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(En3_GPIO_Port_M3, En3_Pin_M3, GPIO_PIN_SET);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001452:	2201      	movs	r2, #1
 8001454:	4619      	mov	r1, r3
 8001456:	f003 f852 	bl	80044fe <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f004 fa45 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	2104      	movs	r1, #4
 800146c:	4618      	mov	r0, r3
 800146e:	f004 fa3f 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim3M3, TIM_CHANNEL_3);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	2108      	movs	r1, #8
 8001478:	4618      	mov	r0, r3
 800147a:	f004 fa39 	bl	80058f0 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(htim1M1);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	4618      	mov	r0, r3
 8001484:	f004 f91a 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	4618      	mov	r0, r3
 800148e:	f004 f915 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim3M3);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	4618      	mov	r0, r3
 8001498:	f004 f910 	bl	80056bc <HAL_TIM_Base_Stop_IT>

	return 0;
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
	...

080014a8 <_ZN7RoboArm11Move2MotorsEff>:
////    std::cout<<"==    : "<<distPsteps/steps4OneMM<<" mm"<<std::endl; //   
//
//     return distPsteps/steps4OneMM;
// }

int RoboArm::Move2Motors(float angle, float distance) {
 80014a8:	b590      	push	{r4, r7, lr}
 80014aa:	b08f      	sub	sp, #60	; 0x3c
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]

	// TIM1   enc1 -   360  -  8    1  
	// TIM2  Y  enc2 -  -  6,4516129   (     )  1  

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);      // PWM 
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f004 fa18 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	2104      	movs	r1, #4
 80014c6:	4618      	mov	r0, r3
 80014c8:	f004 fa12 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim1M1);			//   
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f004 f8f3 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	4618      	mov	r0, r3
 80014dc:	f004 f8ee 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	// COMMENT 4
//	SetEnable(1, false);
//	SetEnable(2, false);

//	GetLastPosition(); //update -> lastPosAngle lastPosLinear from ENCODER
	lastPosAngle_Enc = GetAng();
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f000 fc99 	bl	8001e18 <_ZN7RoboArm6GetAngEv>
 80014e6:	4602      	mov	r2, r0
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	lastPosLinear_Enc = GetLin();
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f000 fc16 	bl	8001d20 <_ZN7RoboArm6GetLinEv>
 80014f4:	4602      	mov	r2, r0
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

	float lastPosAngle = lastPosAngle_Enc;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001502:	633b      	str	r3, [r7, #48]	; 0x30
	float lastPosLinear = lastPosLinear_Enc;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c

	float pos_ang = abs(lastPosAngle - angle);
 800150c:	68b9      	ldr	r1, [r7, #8]
 800150e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001510:	f7ff fa3e 	bl	8000990 <__aeabi_fsub>
 8001514:	4603      	mov	r3, r0
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff feeb 	bl	80012f2 <_ZSt3absf>
 800151c:	62b8      	str	r0, [r7, #40]	; 0x28
	float inverse_pos_ang = abs(360.0 - pos_ang);
 800151e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001520:	f7fe ff78 	bl	8000414 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	f04f 0000 	mov.w	r0, #0
 800152c:	4976      	ldr	r1, [pc, #472]	; (8001708 <_ZN7RoboArm11Move2MotorsEff+0x260>)
 800152e:	f7fe fe11 	bl	8000154 <__aeabi_dsub>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f7ff fecb 	bl	80012d4 <_ZSt3absd>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4610      	mov	r0, r2
 8001544:	4619      	mov	r1, r3
 8001546:	f7ff f9cf 	bl	80008e8 <__aeabi_d2f>
 800154a:	4603      	mov	r3, r0
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
	float actualPosAngle;

	/*      */
	if (inverse_pos_ang < pos_ang) {
 800154e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001550:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001552:	f7ff fcc5 	bl	8000ee0 <__aeabi_fcmplt>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d01b      	beq.n	8001594 <_ZN7RoboArm11Move2MotorsEff+0xec>
		actualPosAngle = inverse_pos_ang;
 800155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155e:	637b      	str	r3, [r7, #52]	; 0x34
		if (lastPosAngle < angle) {
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001564:	f7ff fcbc 	bl	8000ee0 <__aeabi_fcmplt>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d005      	beq.n	800157a <_ZN7RoboArm11Move2MotorsEff+0xd2>
			//	HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_RESET);
			tmcd_angle.enableInverseMotorDirection();
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	33cc      	adds	r3, #204	; 0xcc
 8001572:	4618      	mov	r0, r3
 8001574:	f000 feb6 	bl	80022e4 <_ZN7TMC220927enableInverseMotorDirectionEv>
 8001578:	e027      	b.n	80015ca <_ZN7RoboArm11Move2MotorsEff+0x122>
		} else if (lastPosAngle > angle) {
 800157a:	68b9      	ldr	r1, [r7, #8]
 800157c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800157e:	f7ff fccd 	bl	8000f1c <__aeabi_fcmpgt>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d020      	beq.n	80015ca <_ZN7RoboArm11Move2MotorsEff+0x122>
			//	HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_SET);

			tmcd_angle.disableInverseMotorDirection();
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	33cc      	adds	r3, #204	; 0xcc
 800158c:	4618      	mov	r0, r3
 800158e:	f000 feb9 	bl	8002304 <_ZN7TMC220928disableInverseMotorDirectionEv>
 8001592:	e01a      	b.n	80015ca <_ZN7RoboArm11Move2MotorsEff+0x122>
		}
	} else {
		actualPosAngle = pos_ang;
 8001594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001596:	637b      	str	r3, [r7, #52]	; 0x34
		if (lastPosAngle < angle) {
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800159c:	f7ff fca0 	bl	8000ee0 <__aeabi_fcmplt>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d005      	beq.n	80015b2 <_ZN7RoboArm11Move2MotorsEff+0x10a>
			//	HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_SET);
			tmcd_angle.disableInverseMotorDirection();
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	33cc      	adds	r3, #204	; 0xcc
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 feaa 	bl	8002304 <_ZN7TMC220928disableInverseMotorDirectionEv>
 80015b0:	e00b      	b.n	80015ca <_ZN7RoboArm11Move2MotorsEff+0x122>
		} else if (lastPosAngle > angle) {
 80015b2:	68b9      	ldr	r1, [r7, #8]
 80015b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80015b6:	f7ff fcb1 	bl	8000f1c <__aeabi_fcmpgt>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d004      	beq.n	80015ca <_ZN7RoboArm11Move2MotorsEff+0x122>
			//	HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_RESET);
			tmcd_angle.enableInverseMotorDirection();
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	33cc      	adds	r3, #204	; 0xcc
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 fe8d 	bl	80022e4 <_ZN7TMC220927enableInverseMotorDirectionEv>
		}
	}

	if (lastPosLinear < distance) {
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015ce:	f7ff fc87 	bl	8000ee0 <__aeabi_fcmplt>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d005      	beq.n	80015e4 <_ZN7RoboArm11Move2MotorsEff+0x13c>
//			HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_SET);
		tmcd_linear.enableInverseMotorDirection();
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	33a4      	adds	r3, #164	; 0xa4
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 fe81 	bl	80022e4 <_ZN7TMC220927enableInverseMotorDirectionEv>
 80015e2:	e00b      	b.n	80015fc <_ZN7RoboArm11Move2MotorsEff+0x154>
	} else if (lastPosLinear > distance) {
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015e8:	f7ff fc98 	bl	8000f1c <__aeabi_fcmpgt>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d004      	beq.n	80015fc <_ZN7RoboArm11Move2MotorsEff+0x154>
//			HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_RESET);
		tmcd_linear.disableInverseMotorDirection();
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	33a4      	adds	r3, #164	; 0xa4
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 fe84 	bl	8002304 <_ZN7TMC220928disableInverseMotorDirectionEv>
	}

	float actualPosDistance = abs(lastPosLinear - distance);
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001600:	f7ff f9c6 	bl	8000990 <__aeabi_fsub>
 8001604:	4603      	mov	r3, r0
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fe73 	bl	80012f2 <_ZSt3absf>
 800160c:	6238      	str	r0, [r7, #32]

	//set microstepping
	anglePsteps = (actualPosAngle * (8 * motorStep * drvMicroSteps)) / 360; //angle to steps
 800160e:	493f      	ldr	r1, [pc, #252]	; (800170c <_ZN7RoboArm11Move2MotorsEff+0x264>)
 8001610:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001612:	f7ff fac7 	bl	8000ba4 <__aeabi_fmul>
 8001616:	4603      	mov	r3, r0
 8001618:	493d      	ldr	r1, [pc, #244]	; (8001710 <_ZN7RoboArm11Move2MotorsEff+0x268>)
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fb76 	bl	8000d0c <__aeabi_fdiv>
 8001620:	4603      	mov	r3, r0
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fc84 	bl	8000f30 <__aeabi_f2uiz>
 8001628:	4602      	mov	r2, r0
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	675a      	str	r2, [r3, #116]	; 0x74

	distPsteps = actualPosDistance * steps4OneMM; //    
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fa62 	bl	8000afc <__aeabi_i2f>
 8001638:	4603      	mov	r3, r0
 800163a:	6a39      	ldr	r1, [r7, #32]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fab1 	bl	8000ba4 <__aeabi_fmul>
 8001642:	4603      	mov	r3, r0
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fc73 	bl	8000f30 <__aeabi_f2uiz>
 800164a:	4602      	mov	r2, r0
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	671a      	str	r2, [r3, #112]	; 0x70

// 1, 2, 3, 4, 6, 8, 9, 12, 18, 24, 36  72 -           .   

//	uint32_t periodM1 = 1200; //reduce to 600-400 mks for 32 microsteps
	uint32_t periodM1 = 30;
 8001650:	231e      	movs	r3, #30
 8001652:	61fb      	str	r3, [r7, #28]
	uint32_t psc = 72 - 1;
 8001654:	2347      	movs	r3, #71	; 0x47
 8001656:	61bb      	str	r3, [r7, #24]

	float delimiter = 1;
 8001658:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800165c:	617b      	str	r3, [r7, #20]
	float mnoj = 1;
 800165e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001662:	613b      	str	r3, [r7, #16]

	if (anglePsteps >= distPsteps) {
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166c:	429a      	cmp	r2, r3
 800166e:	d351      	bcc.n	8001714 <_ZN7RoboArm11Move2MotorsEff+0x26c>

		htim1M1->Instance->PSC = psc;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = periodM1;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	69fa      	ldr	r2, [r7, #28]
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c
		htim1M1->Instance->CCR1 = periodM1 / 2;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	0852      	lsrs	r2, r2, #1
 800168e:	635a      	str	r2, [r3, #52]	; 0x34

		delimiter = float(anglePsteps) / float(distPsteps);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fa2d 	bl	8000af4 <__aeabi_ui2f>
 800169a:	4604      	mov	r4, r0
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fa27 	bl	8000af4 <__aeabi_ui2f>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4619      	mov	r1, r3
 80016aa:	4620      	mov	r0, r4
 80016ac:	f7ff fb2e 	bl	8000d0c <__aeabi_fdiv>
 80016b0:	4603      	mov	r3, r0
 80016b2:	617b      	str	r3, [r7, #20]
		mnoj = ceil(periodM1 * delimiter);
 80016b4:	69f8      	ldr	r0, [r7, #28]
 80016b6:	f7ff fa1d 	bl	8000af4 <__aeabi_ui2f>
 80016ba:	4603      	mov	r3, r0
 80016bc:	6979      	ldr	r1, [r7, #20]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fa70 	bl	8000ba4 <__aeabi_fmul>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fe1f 	bl	800130a <_ZSt4ceilf>
 80016cc:	6138      	str	r0, [r7, #16]

		htim2M2->Instance->PSC = psc;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = mnoj;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	681c      	ldr	r4, [r3, #0]
 80016de:	6938      	ldr	r0, [r7, #16]
 80016e0:	f7ff fc26 	bl	8000f30 <__aeabi_f2uiz>
 80016e4:	4603      	mov	r3, r0
 80016e6:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim2M2->Instance->CCR2 = mnoj / 2;
 80016e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80016ec:	6938      	ldr	r0, [r7, #16]
 80016ee:	f7ff fb0d 	bl	8000d0c <__aeabi_fdiv>
 80016f2:	4603      	mov	r3, r0
 80016f4:	461a      	mov	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	681c      	ldr	r4, [r3, #0]
 80016fc:	4610      	mov	r0, r2
 80016fe:	f7ff fc17 	bl	8000f30 <__aeabi_f2uiz>
 8001702:	4603      	mov	r3, r0
 8001704:	63a3      	str	r3, [r4, #56]	; 0x38
 8001706:	e056      	b.n	80017b6 <_ZN7RoboArm11Move2MotorsEff+0x30e>
 8001708:	40768000 	.word	0x40768000
 800170c:	48480000 	.word	0x48480000
 8001710:	43b40000 	.word	0x43b40000

	} else if (anglePsteps < distPsteps) {
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800171c:	429a      	cmp	r2, r3
 800171e:	d24a      	bcs.n	80017b6 <_ZN7RoboArm11Move2MotorsEff+0x30e>

		htim2M2->Instance->PSC = psc;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = periodM1;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	69fa      	ldr	r2, [r7, #28]
 8001732:	62da      	str	r2, [r3, #44]	; 0x2c
		htim2M2->Instance->CCR2 = periodM1 / 2;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	69fa      	ldr	r2, [r7, #28]
 800173c:	0852      	lsrs	r2, r2, #1
 800173e:	639a      	str	r2, [r3, #56]	; 0x38

		delimiter = float(distPsteps) / float(anglePsteps);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff f9d5 	bl	8000af4 <__aeabi_ui2f>
 800174a:	4604      	mov	r4, r0
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff f9cf 	bl	8000af4 <__aeabi_ui2f>
 8001756:	4603      	mov	r3, r0
 8001758:	4619      	mov	r1, r3
 800175a:	4620      	mov	r0, r4
 800175c:	f7ff fad6 	bl	8000d0c <__aeabi_fdiv>
 8001760:	4603      	mov	r3, r0
 8001762:	617b      	str	r3, [r7, #20]
		mnoj = ceil(periodM1 * delimiter);
 8001764:	69f8      	ldr	r0, [r7, #28]
 8001766:	f7ff f9c5 	bl	8000af4 <__aeabi_ui2f>
 800176a:	4603      	mov	r3, r0
 800176c:	6979      	ldr	r1, [r7, #20]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fa18 	bl	8000ba4 <__aeabi_fmul>
 8001774:	4603      	mov	r3, r0
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fdc7 	bl	800130a <_ZSt4ceilf>
 800177c:	6138      	str	r0, [r7, #16]

		htim1M1->Instance->PSC = psc;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = mnoj;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	681c      	ldr	r4, [r3, #0]
 800178e:	6938      	ldr	r0, [r7, #16]
 8001790:	f7ff fbce 	bl	8000f30 <__aeabi_f2uiz>
 8001794:	4603      	mov	r3, r0
 8001796:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim1M1->Instance->CCR1 = mnoj / 2;
 8001798:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800179c:	6938      	ldr	r0, [r7, #16]
 800179e:	f7ff fab5 	bl	8000d0c <__aeabi_fdiv>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	681c      	ldr	r4, [r3, #0]
 80017ac:	4610      	mov	r0, r2
 80017ae:	f7ff fbbf 	bl	8000f30 <__aeabi_f2uiz>
 80017b2:	4603      	mov	r3, r0
 80017b4:	6363      	str	r3, [r4, #52]	; 0x34
	}

	stateMoveM1 = true;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2201      	movs	r2, #1
 80017ba:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
	stateMoveM2 = true;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2201      	movs	r2, #1
 80017c2:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129

	// COMMENT 5
//	SetEnable(1, true);
//	SetEnable(2, true);

	HAL_TIM_PWM_Start(htim1M1, TIM_CHANNEL_1);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2100      	movs	r1, #0
 80017cc:	4618      	mov	r0, r3
 80017ce:	f003 fff3 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2M2, TIM_CHANNEL_2);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	2104      	movs	r1, #4
 80017d8:	4618      	mov	r0, r3
 80017da:	f003 ffed 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim1M1);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f003 ff1e 	bl	8005624 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(htim2M2);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f003 ff19 	bl	8005624 <HAL_TIM_Base_Start_IT>

	return 0;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	373c      	adds	r7, #60	; 0x3c
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd90      	pop	{r4, r7, pc}

080017fc <_ZN7RoboArm14Set2StepMotorsEfifi>:

int RoboArm::Set2StepMotors(float stepLinT, int periodLinT, float stepAngleT,
		int periodAngleT) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
 8001808:	603b      	str	r3, [r7, #0]
//	if (stepAngleT < 0) {
//		temp_val = -1.0*stepAngleT;
//	}


	anglePsteps=abs(stepAngleT);
 800180a:	6838      	ldr	r0, [r7, #0]
 800180c:	f7ff fd71 	bl	80012f2 <_ZSt3absf>
 8001810:	4603      	mov	r3, r0
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fb8c 	bl	8000f30 <__aeabi_f2uiz>
 8001818:	4602      	mov	r2, r0
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	675a      	str	r2, [r3, #116]	; 0x74
	distPsteps=abs(stepLinT);
 800181e:	68b8      	ldr	r0, [r7, #8]
 8001820:	f7ff fd67 	bl	80012f2 <_ZSt3absf>
 8001824:	4603      	mov	r3, r0
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fb82 	bl	8000f30 <__aeabi_f2uiz>
 800182c:	4602      	mov	r2, r0
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	671a      	str	r2, [r3, #112]	; 0x70

	uint32_t psc = 72 - 1;
 8001832:	2347      	movs	r3, #71	; 0x47
 8001834:	61fb      	str	r3, [r7, #28]

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);      // PWM 
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2100      	movs	r1, #0
 800183c:	4618      	mov	r0, r3
 800183e:	f004 f857 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	2104      	movs	r1, #4
 8001848:	4618      	mov	r0, r3
 800184a:	f004 f851 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT (htim1M1);			//   
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	4618      	mov	r0, r3
 8001854:	f003 ff32 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT (htim2M2);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	4618      	mov	r0, r3
 800185e:	f003 ff2d 	bl	80056bc <HAL_TIM_Base_Stop_IT>

	//COMMENT 6
//	SetEnable(1, false);
//	SetEnable(2, false);

	float tempAngDir = 0, tempLinDir = 0;
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	61bb      	str	r3, [r7, #24]
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
	if (stepAngleT < 0) {
 800186e:	f04f 0100 	mov.w	r1, #0
 8001872:	6838      	ldr	r0, [r7, #0]
 8001874:	f7ff fb34 	bl	8000ee0 <__aeabi_fcmplt>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d005      	beq.n	800188a <_ZN7RoboArm14Set2StepMotorsEfifi+0x8e>
		tmcd_angle.enableInverseMotorDirection();
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	33cc      	adds	r3, #204	; 0xcc
 8001882:	4618      	mov	r0, r3
 8001884:	f000 fd2e 	bl	80022e4 <_ZN7TMC220927enableInverseMotorDirectionEv>
 8001888:	e00c      	b.n	80018a4 <_ZN7RoboArm14Set2StepMotorsEfifi+0xa8>
//		tempAngDir = -1;
	} else if (stepAngleT > 0) {
 800188a:	f04f 0100 	mov.w	r1, #0
 800188e:	6838      	ldr	r0, [r7, #0]
 8001890:	f7ff fb44 	bl	8000f1c <__aeabi_fcmpgt>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d004      	beq.n	80018a4 <_ZN7RoboArm14Set2StepMotorsEfifi+0xa8>
		tmcd_angle.disableInverseMotorDirection();
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	33cc      	adds	r3, #204	; 0xcc
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 fd30 	bl	8002304 <_ZN7TMC220928disableInverseMotorDirectionEv>
//		tempAngDir = 1;
	}

	if (stepLinT < 0) {
 80018a4:	f04f 0100 	mov.w	r1, #0
 80018a8:	68b8      	ldr	r0, [r7, #8]
 80018aa:	f7ff fb19 	bl	8000ee0 <__aeabi_fcmplt>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d005      	beq.n	80018c0 <_ZN7RoboArm14Set2StepMotorsEfifi+0xc4>
		tmcd_linear.enableInverseMotorDirection();
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	33a4      	adds	r3, #164	; 0xa4
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 fd13 	bl	80022e4 <_ZN7TMC220927enableInverseMotorDirectionEv>
 80018be:	e00c      	b.n	80018da <_ZN7RoboArm14Set2StepMotorsEfifi+0xde>
//		tempLinDir = -1;
	} else if (stepLinT > 0) {
 80018c0:	f04f 0100 	mov.w	r1, #0
 80018c4:	68b8      	ldr	r0, [r7, #8]
 80018c6:	f7ff fb29 	bl	8000f1c <__aeabi_fcmpgt>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d004      	beq.n	80018da <_ZN7RoboArm14Set2StepMotorsEfifi+0xde>
		tmcd_linear.disableInverseMotorDirection();
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	33a4      	adds	r3, #164	; 0xa4
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 fd15 	bl	8002304 <_ZN7TMC220928disableInverseMotorDirectionEv>
//		tempLinDir = 1;
	}

	if (periodAngleT % 2 != 0) { periodAngleT += 1;}
 80018da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d002      	beq.n	80018ea <_ZN7RoboArm14Set2StepMotorsEfifi+0xee>
 80018e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018e6:	3301      	adds	r3, #1
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
	if (periodLinT % 2 != 0) { periodLinT += 1;}
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <_ZN7RoboArm14Set2StepMotorsEfifi+0xfe>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3301      	adds	r3, #1
 80018f8:	607b      	str	r3, [r7, #4]

	htim1M1->Instance->PSC = psc;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	69fa      	ldr	r2, [r7, #28]
 8001902:	629a      	str	r2, [r3, #40]	; 0x28
	htim1M1->Instance->ARR = periodAngleT;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800190c:	62da      	str	r2, [r3, #44]	; 0x2c
	htim1M1->Instance->CCR1 = periodAngleT / 2;
 800190e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001910:	0fda      	lsrs	r2, r3, #31
 8001912:	4413      	add	r3, r2
 8001914:	105b      	asrs	r3, r3, #1
 8001916:	461a      	mov	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	635a      	str	r2, [r3, #52]	; 0x34

	htim2M2->Instance->PSC = psc;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	69fa      	ldr	r2, [r7, #28]
 8001928:	629a      	str	r2, [r3, #40]	; 0x28
	htim2M2->Instance->ARR = periodLinT;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	62da      	str	r2, [r3, #44]	; 0x2c
	htim2M2->Instance->CCR2 = periodLinT / 2;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	0fda      	lsrs	r2, r3, #31
 8001938:	4413      	add	r3, r2
 800193a:	105b      	asrs	r3, r3, #1
 800193c:	461a      	mov	r2, r3
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	639a      	str	r2, [r3, #56]	; 0x38

	State=ArmStepWaitMOVE;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2202      	movs	r2, #2
 800194a:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137

	return 0;
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <_ZN7RoboArm15Move2StepMotorsEv>:

int RoboArm::Move2StepMotors(){
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

	stateMoveM1 = true;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
	stateMoveM2 = true;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2201      	movs	r2, #1
 800196c:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129

	// COMMENT 7
//	SetEnable(1, true);
//	SetEnable(2, true);

	HAL_TIM_PWM_Start(htim1M1, TIM_CHANNEL_1);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2100      	movs	r1, #0
 8001976:	4618      	mov	r0, r3
 8001978:	f003 ff1e 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2M2, TIM_CHANNEL_2);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	2104      	movs	r1, #4
 8001982:	4618      	mov	r0, r3
 8001984:	f003 ff18 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim1M1);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4618      	mov	r0, r3
 800198e:	f003 fe49 	bl	8005624 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(htim2M2);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	4618      	mov	r0, r3
 8001998:	f003 fe44 	bl	8005624 <HAL_TIM_Base_Start_IT>

	return 0;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <_ZN7RoboArm13SetBuserStateEi>:

int RoboArm::SetBuserState(int State) {
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b084      	sub	sp, #16
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
 80019ae:	6039      	str	r1, [r7, #0]
	//State 1......9
	if (State > 0 && State < 10) {
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	dd24      	ble.n	8001a00 <_ZN7RoboArm13SetBuserStateEi+0x5a>
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b09      	cmp	r3, #9
 80019ba:	dc21      	bgt.n	8001a00 <_ZN7RoboArm13SetBuserStateEi+0x5a>
		for (int t = 0; t <= State; t++) {
 80019bc:	2300      	movs	r3, #0
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	e01a      	b.n	80019f8 <_ZN7RoboArm13SetBuserStateEi+0x52>
			for (int i = 0; i <= 200; i++) {
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	e00e      	b.n	80019e6 <_ZN7RoboArm13SetBuserStateEi+0x40>
				HAL_GPIO_TogglePin(Buser_GPIO_Port_Ind, Buser_Pin_Ind);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80019d2:	4619      	mov	r1, r3
 80019d4:	4610      	mov	r0, r2
 80019d6:	f002 fdaa 	bl	800452e <HAL_GPIO_TogglePin>
				HAL_Delay(1);
 80019da:	2001      	movs	r0, #1
 80019dc:	f002 fa18 	bl	8003e10 <HAL_Delay>
			for (int i = 0; i <= 200; i++) {
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	3301      	adds	r3, #1
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2bc8      	cmp	r3, #200	; 0xc8
 80019ea:	dded      	ble.n	80019c8 <_ZN7RoboArm13SetBuserStateEi+0x22>
			}
			HAL_Delay(100);
 80019ec:	2064      	movs	r0, #100	; 0x64
 80019ee:	f002 fa0f 	bl	8003e10 <HAL_Delay>
		for (int t = 0; t <= State; t++) {
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	3301      	adds	r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	dde0      	ble.n	80019c2 <_ZN7RoboArm13SetBuserStateEi+0x1c>
		}
	}
	return 0;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <_ZN7RoboArm15GetGripperStateEv>:
	posNowDistance = defaultDistanse;

	return 0;
}

int RoboArm::GetGripperState() {
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b084      	sub	sp, #16
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
	//EndCap1_Pin -   -  
	//EndCap2_Pin -  ,    - 

	GPIO_PinState pin_UP, pin_DOWN;

	pin_UP = HAL_GPIO_ReadPin(EndCap1_GPIO_PortG, EndCap1_PinG);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4610      	mov	r0, r2
 8001a20:	f002 fd56 	bl	80044d0 <HAL_GPIO_ReadPin>
 8001a24:	4603      	mov	r3, r0
 8001a26:	73fb      	strb	r3, [r7, #15]
	pin_DOWN = HAL_GPIO_ReadPin(EndCap2_GPIO_PortG, EndCap2_PinG);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001a32:	4619      	mov	r1, r3
 8001a34:	4610      	mov	r0, r2
 8001a36:	f002 fd4b 	bl	80044d0 <HAL_GPIO_ReadPin>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	73bb      	strb	r3, [r7, #14]

	if (pin_UP == GPIO_PIN_SET && pin_DOWN == GPIO_PIN_RESET) {
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d104      	bne.n	8001a4e <_ZN7RoboArm15GetGripperStateEv+0x44>
 8001a44:	7bbb      	ldrb	r3, [r7, #14]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <_ZN7RoboArm15GetGripperStateEv+0x44>
		return 1;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e008      	b.n	8001a60 <_ZN7RoboArm15GetGripperStateEv+0x56>
	} else if (pin_DOWN == GPIO_PIN_SET && pin_UP == GPIO_PIN_RESET) {
 8001a4e:	7bbb      	ldrb	r3, [r7, #14]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d104      	bne.n	8001a5e <_ZN7RoboArm15GetGripperStateEv+0x54>
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <_ZN7RoboArm15GetGripperStateEv+0x54>
		return 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e000      	b.n	8001a60 <_ZN7RoboArm15GetGripperStateEv+0x56>
	} else {
		return 3; //error
 8001a5e:	2303      	movs	r3, #3
	}

}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_ZN7RoboArm14SetSettGripperEP12GPIO_TypeDeftS1_tS1_tS1_t>:

int RoboArm::SetSettGripper(GPIO_TypeDef *EndCap1_GPIO_PortT,
		uint16_t EndCap1_PinT, GPIO_TypeDef *EndCap2_GPIO_PortT,
		uint16_t EndCap2_PinT, GPIO_TypeDef *EndCap3_GPIO_PortT,
		uint16_t EndCap3_PinT, GPIO_TypeDef *EndCap4_GPIO_PortT,
		uint16_t EndCap4_PinT) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	4613      	mov	r3, r2
 8001a76:	80fb      	strh	r3, [r7, #6]

	EndCap1_GPIO_PortG = EndCap1_GPIO_PortT;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	649a      	str	r2, [r3, #72]	; 0x48
	EndCap1_PinG = EndCap1_PinT;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	88fa      	ldrh	r2, [r7, #6]
 8001a82:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	EndCap2_GPIO_PortG = EndCap2_GPIO_PortT;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	651a      	str	r2, [r3, #80]	; 0x50
	EndCap2_PinG = EndCap2_PinT;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	8b3a      	ldrh	r2, [r7, #24]
 8001a90:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	EndCap3_GPIO_PortG = EndCap3_GPIO_PortT;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	69fa      	ldr	r2, [r7, #28]
 8001a98:	659a      	str	r2, [r3, #88]	; 0x58
	EndCap3_PinG = EndCap3_PinT;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	8c3a      	ldrh	r2, [r7, #32]
 8001a9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	EndCap4_GPIO_PortG = EndCap4_GPIO_PortT;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa6:	661a      	str	r2, [r3, #96]	; 0x60
	EndCap4_PinG = EndCap4_PinT;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001aac:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

	return 0;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <_ZN7RoboArm10SetGripperEi>:

int RoboArm::SetGripper(int opcl) {
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]

	// 
	//TODO      
	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 ff0f 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	2104      	movs	r1, #4
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 ff09 	bl	80058f0 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(htim1M1);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f003 fdea 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f003 fde5 	bl	80056bc <HAL_TIM_Base_Stop_IT>

	HAL_TIM_PWM_Stop(htim3M3, TIM_CHANNEL_2);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	2104      	movs	r1, #4
 8001af8:	4618      	mov	r0, r3
 8001afa:	f003 fef9 	bl	80058f0 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim3M3);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f003 fdda 	bl	80056bc <HAL_TIM_Base_Stop_IT>
	// COMMENT 8
//	SetEnable(3, false);

	// , 1  2  
	// 
	if (opcl == 1) {
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d108      	bne.n	8001b20 <_ZN7RoboArm10SetGripperEi+0x64>
		HAL_GPIO_WritePin(Dir3_GPIO_Port_M3, Dir3_Pin_M3, GPIO_PIN_SET);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001b16:	2201      	movs	r2, #1
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f002 fcf0 	bl	80044fe <HAL_GPIO_WritePin>
 8001b1e:	e00a      	b.n	8001b36 <_ZN7RoboArm10SetGripperEi+0x7a>
	} else if (opcl == 0) {
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d107      	bne.n	8001b36 <_ZN7RoboArm10SetGripperEi+0x7a>
		HAL_GPIO_WritePin(Dir3_GPIO_Port_M3, Dir3_Pin_M3, GPIO_PIN_RESET);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4619      	mov	r1, r3
 8001b32:	f002 fce4 	bl	80044fe <HAL_GPIO_WritePin>
	}

	//   
	float periodM3 = 30.00;
 8001b36:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <_ZN7RoboArm10SetGripperEi+0xdc>)
 8001b38:	60fb      	str	r3, [r7, #12]
	uint32_t psc3 = 72 - 1;
 8001b3a:	2347      	movs	r3, #71	; 0x47
 8001b3c:	60bb      	str	r3, [r7, #8]
	htim3M3->Instance->PSC = psc3;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	629a      	str	r2, [r3, #40]	; 0x28
	htim3M3->Instance->ARR = periodM3;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	681c      	ldr	r4, [r3, #0]
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f7ff f9ee 	bl	8000f30 <__aeabi_f2uiz>
 8001b54:	4603      	mov	r3, r0
 8001b56:	62e3      	str	r3, [r4, #44]	; 0x2c
	htim3M3->Instance->CCR2 = periodM3 / 2;
 8001b58:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001b5c:	68f8      	ldr	r0, [r7, #12]
 8001b5e:	f7ff f8d5 	bl	8000d0c <__aeabi_fdiv>
 8001b62:	4603      	mov	r3, r0
 8001b64:	461a      	mov	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	681c      	ldr	r4, [r3, #0]
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f7ff f9df 	bl	8000f30 <__aeabi_f2uiz>
 8001b72:	4603      	mov	r3, r0
 8001b74:	63a3      	str	r3, [r4, #56]	; 0x38

	// COMMENT 9
//	SetEnable(3, true);
	HAL_TIM_PWM_Start(htim3M3, TIM_CHANNEL_2);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	2104      	movs	r1, #4
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f003 fe1b 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim3M3);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f003 fd4c 	bl	8005624 <HAL_TIM_Base_Start_IT>
	return 0;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd90      	pop	{r4, r7, pc}
 8001b96:	bf00      	nop
 8001b98:	41f00000 	.word	0x41f00000

08001b9c <_ZN7RoboArm13setPrintStateEb>:

int RoboArm::setPrintState(bool state) {
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	70fb      	strb	r3, [r7, #3]
	if (state) {
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d004      	beq.n	8001bb8 <_ZN7RoboArm13setPrintStateEb+0x1c>
		PrintAllState = true;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8001bb6:	e003      	b.n	8001bc0 <_ZN7RoboArm13setPrintStateEb+0x24>
	} else {
		PrintAllState = false;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	}
	return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <_ZN7RoboArm13getPrintStateEv>:

bool RoboArm::getPrintState() {
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	if (PrintAllState) {
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <_ZN7RoboArm13getPrintStateEv+0x16>
		return true;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <_ZN7RoboArm13getPrintStateEv+0x18>
	} else {
		return false;
 8001be2:	2300      	movs	r3, #0
	}
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr

08001bee <_ZN7RoboArm17SetMicrosteps4AllEh>:

int RoboArm::SetMicrosteps4All(uint8_t microsteps_per_step) {
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	70fb      	strb	r3, [r7, #3]

	tmcd_angle.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	33cc      	adds	r3, #204	; 0xcc
 8001bfe:	78fa      	ldrb	r2, [r7, #3]
 8001c00:	4611      	mov	r1, r2
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 fad2 	bl	80021ac <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>
	tmcd_gripper.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	33f4      	adds	r3, #244	; 0xf4
 8001c0c:	78fa      	ldrb	r2, [r7, #3]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 facb 	bl	80021ac <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>
	tmcd_linear.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	33a4      	adds	r3, #164	; 0xa4
 8001c1a:	78fa      	ldrb	r2, [r7, #3]
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 fac4 	bl	80021ac <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>

	return 0;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>:

int RoboArm::SetSettEncoders(SPI_HandleTypeDef &arm_hspi1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc1T, uint16_t CS_Pin_Enc1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc2T, uint16_t CS_Pin_Enc2T,
		uint8_t ResolutionEncodersT) {
 8001c2e:	b480      	push	{r7}
 8001c30:	b085      	sub	sp, #20
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	60f8      	str	r0, [r7, #12]
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
 8001c3a:	807b      	strh	r3, [r7, #2]

	arm_hspi1 = &arm_hspi1T;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	CS_GPIO_Port_Enc1 = CS_GPIO_Port_Enc1T;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	CS_Pin_Enc1 = CS_Pin_Enc1T;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	887a      	ldrh	r2, [r7, #2]
 8001c50:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	CS_Pin_Enc2 = CS_Pin_Enc2T;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	8bba      	ldrh	r2, [r7, #28]
 8001c58:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
	CS_GPIO_Port_Enc2 = CS_GPIO_Port_Enc2T;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ResolutionEncoders = ResolutionEncodersT;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	return 0;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <_ZN7RoboArm16GetAngleEncodersEm>:

float RoboArm::GetAngleEncoders(uint32_t encoderValue) {
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
	//	https://www.cuidevices.com/product/resource/amt22.pdf
	return calculateAngle(encoderValue, ResolutionEncoders);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4610      	mov	r0, r2
 8001c92:	f7ff fa5b 	bl	800114c <calculateAngle>
 8001c96:	4603      	mov	r3, r0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <_ZN7RoboArm14GetPosEncodersEh>:
	}
	pos = ang * distMax / 360.0;
	return pos;
}

uint32_t RoboArm::GetPosEncoders(uint8_t numEnc) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	70fb      	strb	r3, [r7, #3]
	switch (numEnc) {
 8001cac:	78fb      	ldrb	r3, [r7, #3]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d002      	beq.n	8001cb8 <_ZN7RoboArm14GetPosEncodersEh+0x18>
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d017      	beq.n	8001ce6 <_ZN7RoboArm14GetPosEncodersEh+0x46>
 8001cb6:	e02d      	b.n	8001d14 <_ZN7RoboArm14GetPosEncodersEh+0x74>
	case 1:
		posNowEnc1 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f8b3 208c 	ldrh.w	r2, [r3, #140]	; 0x8c
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001cd0:	f7ff f98c 	bl	8000fec <getPositionSPI>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
				ResolutionEncoders);
		return posNowEnc1;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001ce4:	e017      	b.n	8001d16 <_ZN7RoboArm14GetPosEncodersEh+0x76>
		break;
	case 2:
		posNowEnc2 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f8b3 2094 	ldrh.w	r2, [r3, #148]	; 0x94
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001cfe:	f7ff f975 	bl	8000fec <getPositionSPI>
 8001d02:	4603      	mov	r3, r0
 8001d04:	461a      	mov	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				ResolutionEncoders);
		return posNowEnc2;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001d12:	e000      	b.n	8001d16 <_ZN7RoboArm14GetPosEncodersEh+0x76>
		break;
	default:
		return 1;
 8001d14:	2301      	movs	r3, #1
		break;
	}
	return 0;
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <_ZN7RoboArm6GetLinEv>:

float RoboArm::GetLin() {
 8001d20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d24:	b086      	sub	sp, #24
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
	int attempts = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]

	uint32_t posnowT_2 = GetPosEncoders(2);
 8001d2e:	2102      	movs	r1, #2
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff ffb5 	bl	8001ca0 <_ZN7RoboArm14GetPosEncodersEh>
 8001d36:	6138      	str	r0, [r7, #16]
	while (posnowT_2 == 0xFFFF && ++attempts < 6) // +1.2    ,    . ,   ,    
 8001d38:	e004      	b.n	8001d44 <_ZN7RoboArm6GetLinEv+0x24>
		posnowT_2 = GetPosEncoders(2); //try again
 8001d3a:	2102      	movs	r1, #2
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f7ff ffaf 	bl	8001ca0 <_ZN7RoboArm14GetPosEncodersEh>
 8001d42:	6138      	str	r0, [r7, #16]
	while (posnowT_2 == 0xFFFF && ++attempts < 6) // +1.2    ,    . ,   ,    
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d107      	bne.n	8001d5e <_ZN7RoboArm6GetLinEv+0x3e>
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	3301      	adds	r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2b05      	cmp	r3, #5
 8001d58:	dc01      	bgt.n	8001d5e <_ZN7RoboArm6GetLinEv+0x3e>
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e000      	b.n	8001d60 <_ZN7RoboArm6GetLinEv+0x40>
 8001d5e:	2300      	movs	r3, #0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1ea      	bne.n	8001d3a <_ZN7RoboArm6GetLinEv+0x1a>

//	float ang_pos = GetAngleEncoders(posnowT_2);
//	float pos_actual = GetLinEncoders(ang_pos);
//	float pos = pos_actual + defaultDistanse;

	float pos = -1.0;
 8001d64:	4b29      	ldr	r3, [pc, #164]	; (8001e0c <_ZN7RoboArm6GetLinEv+0xec>)
 8001d66:	60fb      	str	r3, [r7, #12]
	float enc2mm = 16384.0 / (2.0 * 20.0 * 33.0 * 33.0 / (13.0 * 13.0)); //    1   
 8001d68:	4b29      	ldr	r3, [pc, #164]	; (8001e10 <_ZN7RoboArm6GetLinEv+0xf0>)
 8001d6a:	60bb      	str	r3, [r7, #8]

	if (posnowT_2 <= 5000) {
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d812      	bhi.n	8001d9c <_ZN7RoboArm6GetLinEv+0x7c>
		//the motor is somewhere between 48mm and 124mm
//		posnowT_2 = posnowT_2 - 16384;
//		float temp = float(posnowT_2) - 16384.0;
		pos = defaultDistanse - float(posnowT_2) / enc2mm;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f8d3 4130 	ldr.w	r4, [r3, #304]	; 0x130
 8001d7c:	6938      	ldr	r0, [r7, #16]
 8001d7e:	f7fe feb9 	bl	8000af4 <__aeabi_ui2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	68b9      	ldr	r1, [r7, #8]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe ffc0 	bl	8000d0c <__aeabi_fdiv>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4620      	mov	r0, r4
 8001d92:	f7fe fdfd 	bl	8000990 <__aeabi_fsub>
 8001d96:	4603      	mov	r3, r0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	e030      	b.n	8001dfe <_ZN7RoboArm6GetLinEv+0xde>
//		float distPsteps = (angleEncoder * 6.4516129 * 200 * 128) / 360;  //  
//
////		pos = defaultDistanse - distPsteps/steps4OneMM;
//		pos = distPsteps/steps4OneMM;
	} else { //if (posnowT_2 <= 9000){ //    +- 8963
		pos = defaultDistanse + (16384.0 - float(posnowT_2)) / enc2mm;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fb36 	bl	8000414 <__aeabi_f2d>
 8001da8:	4604      	mov	r4, r0
 8001daa:	460d      	mov	r5, r1
 8001dac:	6938      	ldr	r0, [r7, #16]
 8001dae:	f7fe fea1 	bl	8000af4 <__aeabi_ui2f>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe fb2d 	bl	8000414 <__aeabi_f2d>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	f04f 0000 	mov.w	r0, #0
 8001dc2:	4914      	ldr	r1, [pc, #80]	; (8001e14 <_ZN7RoboArm6GetLinEv+0xf4>)
 8001dc4:	f7fe f9c6 	bl	8000154 <__aeabi_dsub>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4690      	mov	r8, r2
 8001dce:	4699      	mov	r9, r3
 8001dd0:	68b8      	ldr	r0, [r7, #8]
 8001dd2:	f7fe fb1f 	bl	8000414 <__aeabi_f2d>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4640      	mov	r0, r8
 8001ddc:	4649      	mov	r1, r9
 8001dde:	f7fe fc9b 	bl	8000718 <__aeabi_ddiv>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4620      	mov	r0, r4
 8001de8:	4629      	mov	r1, r5
 8001dea:	f7fe f9b5 	bl	8000158 <__adddf3>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	4610      	mov	r0, r2
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7fe fd77 	bl	80008e8 <__aeabi_d2f>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	60fb      	str	r3, [r7, #12]
//	float pos = distPsteps/steps4OneMM + defaultDistanse;
//
//	if (pos > distMax)
//		pos -= distMax;

	return pos;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e0a:	bf00      	nop
 8001e0c:	bf800000 	.word	0xbf800000
 8001e10:	427e42ab 	.word	0x427e42ab
 8001e14:	40d00000 	.word	0x40d00000

08001e18 <_ZN7RoboArm6GetAngEv>:

float RoboArm::GetAng() {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
	int attempts = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
	uint32_t posnowT_1 = GetPosEncoders(1);
 8001e24:	2101      	movs	r1, #1
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ff3a 	bl	8001ca0 <_ZN7RoboArm14GetPosEncodersEh>
 8001e2c:	6138      	str	r0, [r7, #16]
	while (posnowT_1 == 0xFFFF && ++attempts < 6) // +1.2    
 8001e2e:	e004      	b.n	8001e3a <_ZN7RoboArm6GetAngEv+0x22>
		posnowT_1 = GetPosEncoders(1); //try again
 8001e30:	2101      	movs	r1, #1
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ff34 	bl	8001ca0 <_ZN7RoboArm14GetPosEncodersEh>
 8001e38:	6138      	str	r0, [r7, #16]
	while (posnowT_1 == 0xFFFF && ++attempts < 6) // +1.2    
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d107      	bne.n	8001e54 <_ZN7RoboArm6GetAngEv+0x3c>
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	3301      	adds	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	2b05      	cmp	r3, #5
 8001e4e:	dc01      	bgt.n	8001e54 <_ZN7RoboArm6GetAngEv+0x3c>
 8001e50:	2301      	movs	r3, #1
 8001e52:	e000      	b.n	8001e56 <_ZN7RoboArm6GetAngEv+0x3e>
 8001e54:	2300      	movs	r3, #0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1ea      	bne.n	8001e30 <_ZN7RoboArm6GetAngEv+0x18>

//	if (posnowT_1 == 0xFFFF) {
//			return -1;
//	}

	float ang_actual = GetAngleEncoders(posnowT_1);
 8001e5a:	6939      	ldr	r1, [r7, #16]
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ff0c 	bl	8001c7a <_ZN7RoboArm16GetAngleEncodersEm>
 8001e62:	60b8      	str	r0, [r7, #8]
	float ang = ang_actual + defaultAngle; //arm.ShiftZeroAng(ang_actual);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	68b8      	ldr	r0, [r7, #8]
 8001e6e:	f7fe fd91 	bl	8000994 <__addsf3>
 8001e72:	4603      	mov	r3, r0
 8001e74:	60fb      	str	r3, [r7, #12]
	if (ang > 360.0)
 8001e76:	4909      	ldr	r1, [pc, #36]	; (8001e9c <_ZN7RoboArm6GetAngEv+0x84>)
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f7ff f84f 	bl	8000f1c <__aeabi_fcmpgt>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d005      	beq.n	8001e90 <_ZN7RoboArm6GetAngEv+0x78>
		ang -= 360.0;
 8001e84:	4905      	ldr	r1, [pc, #20]	; (8001e9c <_ZN7RoboArm6GetAngEv+0x84>)
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f7fe fd82 	bl	8000990 <__aeabi_fsub>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	60fb      	str	r3, [r7, #12]
	return ang;
 8001e90:	68fb      	ldr	r3, [r7, #12]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	43b40000 	.word	0x43b40000

08001ea0 <_ZN7RoboArm15SetZeroEncodersEv>:

int RoboArm::SetZeroEncoders() {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	HAL_Delay(300);
 8001ea8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001eac:	f001 ffb0 	bl	8003e10 <HAL_Delay>
	getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f8b3 208c 	ldrh.w	r2, [r3, #140]	; 0x8c
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001ec8:	f7ff f890 	bl	8000fec <getPositionSPI>
			ResolutionEncoders);
	getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f8b3 2094 	ldrh.w	r2, [r3, #148]	; 0x94
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001ee4:	f7ff f882 	bl	8000fec <getPositionSPI>
			ResolutionEncoders);
	//	resetAMT22();
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8001efa:	461a      	mov	r2, r3
 8001efc:	f7ff f904 	bl	8001108 <setZeroSPI>
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001f12:	461a      	mov	r2, r3
 8001f14:	f7ff f8f8 	bl	8001108 <setZeroSPI>
	HAL_Delay(250);
 8001f18:	20fa      	movs	r0, #250	; 0xfa
 8001f1a:	f001 ff79 	bl	8003e10 <HAL_Delay>
	return 0;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <_ZN7RoboArm13SetSettMotorsER20__UART_HandleTypeDefR17TIM_HandleTypeDefS3_S3_P12GPIO_TypeDeftS5_tS5_tS5_tS5_tS5_tS5_t>:
		uint16_t Dir2_Pin_M2T, GPIO_TypeDef *Dir3_GPIO_Port_M3T,
		uint16_t Dir3_Pin_M3T, GPIO_TypeDef *En1_GPIO_Port_M1T,
		uint16_t En1_Pin_M1T, GPIO_TypeDef *En2_GPIO_Port_M2T,
		uint16_t En2_Pin_M2T, GPIO_TypeDef *En3_GPIO_Port_M3T,
		uint16_t En3_Pin_M3T, GPIO_TypeDef *Buser_GPIO_Port_IndT,
		uint16_t Buser_Pin_IndT) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
//		UART_HandleTypeDef &huart_tmcT) {
	htim1M1 = &htim1;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
	htim2M2 = &htim2;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	60da      	str	r2, [r3, #12]
	htim3M3 = &htim3;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	611a      	str	r2, [r3, #16]

	Dir1_GPIO_Port_M1 = Dir1_GPIO_Port_M1T;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	619a      	str	r2, [r3, #24]
	Dir1_Pin_M1 = Dir1_Pin_M1T;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	8c3a      	ldrh	r2, [r7, #32]
 8001f52:	839a      	strh	r2, [r3, #28]
	Dir2_GPIO_Port_M2 = Dir2_GPIO_Port_M2T;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f58:	621a      	str	r2, [r3, #32]
	Dir2_Pin_M2 = Dir2_Pin_M2T;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001f5e:	849a      	strh	r2, [r3, #36]	; 0x24
	Dir3_GPIO_Port_M3 = Dir3_GPIO_Port_M3T;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f64:	629a      	str	r2, [r3, #40]	; 0x28
	Dir3_Pin_M3 = Dir3_Pin_M3T;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001f6a:	859a      	strh	r2, [r3, #44]	; 0x2c

	En1_GPIO_Port_M1 = En1_GPIO_Port_M1T;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f70:	631a      	str	r2, [r3, #48]	; 0x30
	En1_Pin_M1 = En1_Pin_M1T;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8001f76:	869a      	strh	r2, [r3, #52]	; 0x34
	En2_GPIO_Port_M2 = En2_GPIO_Port_M2T;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f7c:	639a      	str	r2, [r3, #56]	; 0x38
	En2_Pin_M2 = En2_Pin_M2T;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001f84:	879a      	strh	r2, [r3, #60]	; 0x3c
	En3_GPIO_Port_M3 = En3_GPIO_Port_M3T;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f8a:	641a      	str	r2, [r3, #64]	; 0x40
	En3_Pin_M3 = En3_Pin_M3T;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001f92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	En3_GPIO_Port_M3 = En3_GPIO_Port_M3T;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f9a:	641a      	str	r2, [r3, #64]	; 0x40
	En3_Pin_M3 = En3_Pin_M3T;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001fa2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	Buser_GPIO_Port_Ind = Buser_GPIO_Port_IndT;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001faa:	669a      	str	r2, [r3, #104]	; 0x68
	Buser_Pin_Ind = Buser_Pin_IndT;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001fb2:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

	SetEnable(1, true);
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2101      	movs	r1, #1
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 f83d 	bl	800203a <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, true);
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	2102      	movs	r1, #2
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f000 f838 	bl	800203a <_ZN7RoboArm9SetEnableEtb>
	SetEnable(3, true);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2103      	movs	r1, #3
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f833 	bl	800203a <_ZN7RoboArm9SetEnableEtb>

	tmcd_angle.setup(&huartTmc, 115200, tmcd_angle.SERIAL_ADDRESS_0);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f103 00cc 	add.w	r0, r3, #204	; 0xcc
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe0:	68b9      	ldr	r1, [r7, #8]
 8001fe2:	f000 f87f 	bl	80020e4 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>
	tmcd_gripper.setup(&huartTmc, 115200, tmcd_gripper.SERIAL_ADDRESS_2);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f103 00f4 	add.w	r0, r3, #244	; 0xf4
 8001fec:	2302      	movs	r3, #2
 8001fee:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ff2:	68b9      	ldr	r1, [r7, #8]
 8001ff4:	f000 f876 	bl	80020e4 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>
	tmcd_linear.setup(&huartTmc, 115200, tmcd_linear.SERIAL_ADDRESS_1);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f103 00a4 	add.w	r0, r3, #164	; 0xa4
 8001ffe:	2301      	movs	r3, #1
 8002000:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	f000 f86d 	bl	80020e4 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>

	tmcd_angle.enable();
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	33cc      	adds	r3, #204	; 0xcc
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f87c 	bl	800210c <_ZN7TMC22096enableEv>
	tmcd_gripper.enable();
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	33f4      	adds	r3, #244	; 0xf4
 8002018:	4618      	mov	r0, r3
 800201a:	f000 f877 	bl	800210c <_ZN7TMC22096enableEv>
	tmcd_linear.enable();
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	33a4      	adds	r3, #164	; 0xa4
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f872 	bl	800210c <_ZN7TMC22096enableEv>

	SetMicrosteps4All(7);
 8002028:	2107      	movs	r1, #7
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f7ff fddf 	bl	8001bee <_ZN7RoboArm17SetMicrosteps4AllEh>
	// COMMENT 1
//	SetEnable(1, false);
//	SetEnable(2, false);
//	SetEnable(3, false);

	return 0;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <_ZN7RoboArm9SetEnableEtb>:

int RoboArm::SetEnable(uint16_t numMotor, bool state) {
 800203a:	b580      	push	{r7, lr}
 800203c:	b084      	sub	sp, #16
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	460b      	mov	r3, r1
 8002044:	807b      	strh	r3, [r7, #2]
 8002046:	4613      	mov	r3, r2
 8002048:	707b      	strb	r3, [r7, #1]

	GPIO_PinState pinSet;

	if (state) {
 800204a:	787b      	ldrb	r3, [r7, #1]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d002      	beq.n	8002056 <_ZN7RoboArm9SetEnableEtb+0x1c>
		pinSet = GPIO_PIN_RESET;
 8002050:	2300      	movs	r3, #0
 8002052:	73fb      	strb	r3, [r7, #15]
 8002054:	e001      	b.n	800205a <_ZN7RoboArm9SetEnableEtb+0x20>
	} else {
		pinSet = GPIO_PIN_SET;
 8002056:	2301      	movs	r3, #1
 8002058:	73fb      	strb	r3, [r7, #15]
	}

	if (numMotor == 1) {
 800205a:	887b      	ldrh	r3, [r7, #2]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d108      	bne.n	8002072 <_ZN7RoboArm9SetEnableEtb+0x38>
		HAL_GPIO_WritePin(En1_GPIO_Port_M1, En1_Pin_M1, pinSet);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002068:	7bfa      	ldrb	r2, [r7, #15]
 800206a:	4619      	mov	r1, r3
 800206c:	f002 fa47 	bl	80044fe <HAL_GPIO_WritePin>
 8002070:	e017      	b.n	80020a2 <_ZN7RoboArm9SetEnableEtb+0x68>
	} else if (numMotor == 2) {
 8002072:	887b      	ldrh	r3, [r7, #2]
 8002074:	2b02      	cmp	r3, #2
 8002076:	d108      	bne.n	800208a <_ZN7RoboArm9SetEnableEtb+0x50>
		HAL_GPIO_WritePin(En2_GPIO_Port_M2, En2_Pin_M2, pinSet);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002080:	7bfa      	ldrb	r2, [r7, #15]
 8002082:	4619      	mov	r1, r3
 8002084:	f002 fa3b 	bl	80044fe <HAL_GPIO_WritePin>
 8002088:	e00b      	b.n	80020a2 <_ZN7RoboArm9SetEnableEtb+0x68>
	} else if (numMotor == 3) {
 800208a:	887b      	ldrh	r3, [r7, #2]
 800208c:	2b03      	cmp	r3, #3
 800208e:	d108      	bne.n	80020a2 <_ZN7RoboArm9SetEnableEtb+0x68>
		HAL_GPIO_WritePin(En3_GPIO_Port_M3, En3_Pin_M3, pinSet);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	4619      	mov	r1, r3
 800209e:	f002 fa2e 	bl	80044fe <HAL_GPIO_WritePin>
	}

	return 0;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <_ZN7TMC2209C1Ev>:
//
// ----------------------------------------------------------------------------
#include "TMC2209.h"
#include "main.h"

TMC2209::TMC2209() {
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2203      	movs	r2, #3
 80020b8:	f883 2020 	strb.w	r2, [r3, #32]
	serial_baud_rate_ = 115200;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020c2:	601a      	str	r2, [r3, #0]
	serial_address_ = SERIAL_ADDRESS_3;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2203      	movs	r2, #3
 80020c8:	711a      	strb	r2, [r3, #4]
	hardware_enable_pin_ = -1;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020d0:	80da      	strh	r2, [r3, #6]
	cool_step_enabled_ = false;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	761a      	strb	r2, [r3, #24]
}
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>:

void TMC2209::setup(UART_HandleTypeDef *tmc_uart,long serial_baud_rate, SerialAddress serial_address) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
 80020f0:	70fb      	strb	r3, [r7, #3]
	tmcuart=tmc_uart;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	68ba      	ldr	r2, [r7, #8]
 80020f6:	609a      	str	r2, [r3, #8]
	initialize(serial_baud_rate, serial_address);
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	461a      	mov	r2, r3
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f000 f910 	bl	8002324 <_ZN7TMC220910initializeElNS_13SerialAddressE>
}
 8002104:	bf00      	nop
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <_ZN7TMC22096enableEv>:
//
////  pinMode(hardware_enable_pin_, OUTPUT);
////  digitalWrite(hardware_enable_pin_, HIGH);
//}
//
void TMC2209::enable() {
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
	if (hardware_enable_pin_ >= 0) {
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800211a:	2b00      	cmp	r3, #0
 800211c:	db0f      	blt.n	800213e <_ZN7TMC22096enableEv+0x32>
		HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_RESET);
 800211e:	2200      	movs	r2, #0
 8002120:	2120      	movs	r1, #32
 8002122:	4810      	ldr	r0, [pc, #64]	; (8002164 <_ZN7TMC22096enableEv+0x58>)
 8002124:	f002 f9eb 	bl	80044fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_RESET);
 8002128:	2200      	movs	r2, #0
 800212a:	2101      	movs	r1, #1
 800212c:	480d      	ldr	r0, [pc, #52]	; (8002164 <_ZN7TMC22096enableEv+0x58>)
 800212e:	f002 f9e6 	bl	80044fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_RESET);
 8002132:	2200      	movs	r2, #0
 8002134:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002138:	480b      	ldr	r0, [pc, #44]	; (8002168 <_ZN7TMC22096enableEv+0x5c>)
 800213a:	f002 f9e0 	bl	80044fe <HAL_GPIO_WritePin>
		//  digitalWrite(hardware_enable_pin_, LOW);
	}
	chopper_config_.toff = toff_;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002144:	f003 030f 	and.w	r3, r3, #15
 8002148:	b2d9      	uxtb	r1, r3
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	7f13      	ldrb	r3, [r2, #28]
 800214e:	f361 0303 	bfi	r3, r1, #0, #4
 8002152:	7713      	strb	r3, [r2, #28]
	writeStoredChopperConfig();
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 fa89 	bl	800266c <_ZN7TMC220924writeStoredChopperConfigEv>
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40010800 	.word	0x40010800
 8002168:	40010c00 	.word	0x40010c00

0800216c <_ZN7TMC22099constrainEttt>:
	}
	chopper_config_.toff = TOFF_DISABLE;
	writeStoredChopperConfig();
}
//
uint16_t TMC2209::constrain(uint16_t x, uint16_t y, uint16_t z) {
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	4608      	mov	r0, r1
 8002176:	4611      	mov	r1, r2
 8002178:	461a      	mov	r2, r3
 800217a:	4603      	mov	r3, r0
 800217c:	817b      	strh	r3, [r7, #10]
 800217e:	460b      	mov	r3, r1
 8002180:	813b      	strh	r3, [r7, #8]
 8002182:	4613      	mov	r3, r2
 8002184:	80fb      	strh	r3, [r7, #6]
	if (x < y) {
 8002186:	897a      	ldrh	r2, [r7, #10]
 8002188:	893b      	ldrh	r3, [r7, #8]
 800218a:	429a      	cmp	r2, r3
 800218c:	d201      	bcs.n	8002192 <_ZN7TMC22099constrainEttt+0x26>
		return y;
 800218e:	893b      	ldrh	r3, [r7, #8]
 8002190:	e006      	b.n	80021a0 <_ZN7TMC22099constrainEttt+0x34>
	} else if (x > z) {
 8002192:	897a      	ldrh	r2, [r7, #10]
 8002194:	88fb      	ldrh	r3, [r7, #6]
 8002196:	429a      	cmp	r2, r3
 8002198:	d901      	bls.n	800219e <_ZN7TMC22099constrainEttt+0x32>
		return z;
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	e000      	b.n	80021a0 <_ZN7TMC22099constrainEttt+0x34>
	} else {
		return x;
 800219e:	897b      	ldrh	r3, [r7, #10]
	}
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
	...

080021ac <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>:
//		++exponent;
//	}
//	setMicrostepsPerStepPowerOfTwo(exponent);
//}
//
void TMC2209::setMicrostepsPerStepPowerOfTwo(uint8_t exponent) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	460b      	mov	r3, r1
 80021b6:	70fb      	strb	r3, [r7, #3]
	switch (exponent) {
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	2b07      	cmp	r3, #7
 80021bc:	d84a      	bhi.n	8002254 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xa8>
 80021be:	a201      	add	r2, pc, #4	; (adr r2, 80021c4 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0x18>)
 80021c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c4:	080021e5 	.word	0x080021e5
 80021c8:	080021f3 	.word	0x080021f3
 80021cc:	08002201 	.word	0x08002201
 80021d0:	0800220f 	.word	0x0800220f
 80021d4:	0800221d 	.word	0x0800221d
 80021d8:	0800222b 	.word	0x0800222b
 80021dc:	08002239 	.word	0x08002239
 80021e0:	08002247 	.word	0x08002247
	case 0: {
		chopper_config_.mres = MRES_001;
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	7fd3      	ldrb	r3, [r2, #31]
 80021e8:	2108      	movs	r1, #8
 80021ea:	f361 0303 	bfi	r3, r1, #0, #4
 80021ee:	77d3      	strb	r3, [r2, #31]
		break;
 80021f0:	e036      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 1: {
		chopper_config_.mres = MRES_002;
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	7fd3      	ldrb	r3, [r2, #31]
 80021f6:	2107      	movs	r1, #7
 80021f8:	f361 0303 	bfi	r3, r1, #0, #4
 80021fc:	77d3      	strb	r3, [r2, #31]
		break;
 80021fe:	e02f      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 2: {
		chopper_config_.mres = MRES_004;
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	7fd3      	ldrb	r3, [r2, #31]
 8002204:	2106      	movs	r1, #6
 8002206:	f361 0303 	bfi	r3, r1, #0, #4
 800220a:	77d3      	strb	r3, [r2, #31]
		break;
 800220c:	e028      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 3: {
		chopper_config_.mres = MRES_008;
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	7fd3      	ldrb	r3, [r2, #31]
 8002212:	2105      	movs	r1, #5
 8002214:	f361 0303 	bfi	r3, r1, #0, #4
 8002218:	77d3      	strb	r3, [r2, #31]
		break;
 800221a:	e021      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 4: {
		chopper_config_.mres = MRES_016;
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	7fd3      	ldrb	r3, [r2, #31]
 8002220:	2104      	movs	r1, #4
 8002222:	f361 0303 	bfi	r3, r1, #0, #4
 8002226:	77d3      	strb	r3, [r2, #31]
		break;
 8002228:	e01a      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 5: {
		chopper_config_.mres = MRES_032;
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	7fd3      	ldrb	r3, [r2, #31]
 800222e:	2103      	movs	r1, #3
 8002230:	f361 0303 	bfi	r3, r1, #0, #4
 8002234:	77d3      	strb	r3, [r2, #31]
		break;
 8002236:	e013      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 6: {
		chopper_config_.mres = MRES_064;
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	7fd3      	ldrb	r3, [r2, #31]
 800223c:	2102      	movs	r1, #2
 800223e:	f361 0303 	bfi	r3, r1, #0, #4
 8002242:	77d3      	strb	r3, [r2, #31]
		break;
 8002244:	e00c      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 7: {
		chopper_config_.mres = MRES_128;
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	7fd3      	ldrb	r3, [r2, #31]
 800224a:	2101      	movs	r1, #1
 800224c:	f361 0303 	bfi	r3, r1, #0, #4
 8002250:	77d3      	strb	r3, [r2, #31]
		break;
 8002252:	e005      	b.n	8002260 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 8:
	default: {
		chopper_config_.mres = MRES_256;
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	7fd3      	ldrb	r3, [r2, #31]
 8002258:	f36f 0303 	bfc	r3, #0, #4
 800225c:	77d3      	strb	r3, [r2, #31]
		break;
 800225e:	bf00      	nop
	}
	}
	writeStoredChopperConfig();
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 fa03 	bl	800266c <_ZN7TMC220924writeStoredChopperConfigEv>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop

08002270 <_ZN7TMC220913setRunCurrentEh>:

void TMC2209::setRunCurrent(uint8_t percent) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	70fb      	strb	r3, [r7, #3]
	uint8_t run_current = percentToCurrentSetting(percent);
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	4619      	mov	r1, r3
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f000 f975 	bl	8002570 <_ZN7TMC220923percentToCurrentSettingEh>
 8002286:	4603      	mov	r3, r0
 8002288:	73fb      	strb	r3, [r7, #15]
	driver_current_.irun = run_current;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	b2d9      	uxtb	r1, r3
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	7c53      	ldrb	r3, [r2, #17]
 8002296:	f361 0304 	bfi	r3, r1, #0, #5
 800229a:	7453      	strb	r3, [r2, #17]
	writeStoredDriverCurrent();
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 f9b9 	bl	8002614 <_ZN7TMC220924writeStoredDriverCurrentEv>
}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_ZN7TMC220914setHoldCurrentEh>:
//
void TMC2209::setHoldCurrent(uint8_t percent) {
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
 80022b2:	460b      	mov	r3, r1
 80022b4:	70fb      	strb	r3, [r7, #3]
	uint8_t hold_current = percentToCurrentSetting(percent);
 80022b6:	78fb      	ldrb	r3, [r7, #3]
 80022b8:	4619      	mov	r1, r3
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f958 	bl	8002570 <_ZN7TMC220923percentToCurrentSettingEh>
 80022c0:	4603      	mov	r3, r0
 80022c2:	73fb      	strb	r3, [r7, #15]

	driver_current_.ihold = hold_current;
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
 80022c6:	f003 031f 	and.w	r3, r3, #31
 80022ca:	b2d9      	uxtb	r1, r3
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	7c13      	ldrb	r3, [r2, #16]
 80022d0:	f361 0304 	bfi	r3, r1, #0, #5
 80022d4:	7413      	strb	r3, [r2, #16]
	writeStoredDriverCurrent();
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f99c 	bl	8002614 <_ZN7TMC220924writeStoredDriverCurrentEv>
}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_ZN7TMC220927enableInverseMotorDirectionEv>:
//	driver_current_.ihold = hold_current;
//	driver_current_.iholddelay = hold_delay;
//	writeStoredDriverCurrent();
//}
//
void TMC2209::enableInverseMotorDirection() {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
	global_config_.shaft = 1;
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	7b13      	ldrb	r3, [r2, #12]
 80022f0:	f043 0308 	orr.w	r3, r3, #8
 80022f4:	7313      	strb	r3, [r2, #12]
	writeStoredGlobalConfig();
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f97d 	bl	80025f6 <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 80022fc:	bf00      	nop
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <_ZN7TMC220928disableInverseMotorDirectionEv>:

void TMC2209::disableInverseMotorDirection() {
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	global_config_.shaft = 0;
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	7b13      	ldrb	r3, [r2, #12]
 8002310:	f36f 03c3 	bfc	r3, #3, #1
 8002314:	7313      	strb	r3, [r2, #12]
	writeStoredGlobalConfig();
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f96d 	bl	80025f6 <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 800231c:	bf00      	nop
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <_ZN7TMC220910initializeElNS_13SerialAddressE>:
//	return read(ADDRESS_MSCNT);
//}
//
//// private
///* EDITED */
void TMC2209::initialize(long serial_baud_rate, SerialAddress serial_address) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	4613      	mov	r3, r2
 8002330:	71fb      	strb	r3, [r7, #7]
	serial_baud_rate_ = serial_baud_rate;
 8002332:	68ba      	ldr	r2, [r7, #8]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	601a      	str	r2, [r3, #0]

	setOperationModeToSerial(serial_address);
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	4619      	mov	r1, r3
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 f80f 	bl	8002360 <_ZN7TMC220924setOperationModeToSerialENS_13SerialAddressE>
	setRegistersToDefaults();
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f834 	bl	80023b0 <_ZN7TMC220922setRegistersToDefaultsEv>

	//minimizeMotorCurrent();
	setRunCurrent(70);
 8002348:	2146      	movs	r1, #70	; 0x46
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f7ff ff90 	bl	8002270 <_ZN7TMC220913setRunCurrentEh>
	setHoldCurrent(20);
 8002350:	2114      	movs	r1, #20
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f7ff ffa9 	bl	80022aa <_ZN7TMC220914setHoldCurrentEh>
//	disable();
//	disableAutomaticCurrentScaling();
//	disableAutomaticGradientAdaptation();
}
 8002358:	bf00      	nop
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <_ZN7TMC220924setOperationModeToSerialENS_13SerialAddressE>:
//
////	  tmcuart->RxXferCount = 0;
//
//}
//
void TMC2209::setOperationModeToSerial(SerialAddress serial_address) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	70fb      	strb	r3, [r7, #3]
	serial_address_ = serial_address;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	78fa      	ldrb	r2, [r7, #3]
 8002370:	711a      	strb	r2, [r3, #4]

	global_config_.bytes = 0;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	60da      	str	r2, [r3, #12]
	global_config_.i_scale_analog = 0;
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	7b13      	ldrb	r3, [r2, #12]
 800237c:	f36f 0300 	bfc	r3, #0, #1
 8002380:	7313      	strb	r3, [r2, #12]
	global_config_.pdn_disable = 1;
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	7b13      	ldrb	r3, [r2, #12]
 8002386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800238a:	7313      	strb	r3, [r2, #12]
	global_config_.mstep_reg_select = 1;
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	7b13      	ldrb	r3, [r2, #12]
 8002390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002394:	7313      	strb	r3, [r2, #12]
	global_config_.multistep_filt = 1;
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	7b53      	ldrb	r3, [r2, #13]
 800239a:	f043 0301 	orr.w	r3, r3, #1
 800239e:	7353      	strb	r3, [r2, #13]

	writeStoredGlobalConfig();
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 f928 	bl	80025f6 <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <_ZN7TMC220922setRegistersToDefaultsEv>:

void TMC2209::setRegistersToDefaults() {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	driver_current_.bytes = 0;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	611a      	str	r2, [r3, #16]
	driver_current_.ihold = IHOLD_DEFAULT;
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	7c13      	ldrb	r3, [r2, #16]
 80023c2:	2110      	movs	r1, #16
 80023c4:	f361 0304 	bfi	r3, r1, #0, #5
 80023c8:	7413      	strb	r3, [r2, #16]
	driver_current_.irun = IRUN_DEFAULT;
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	7c53      	ldrb	r3, [r2, #17]
 80023ce:	f043 031f 	orr.w	r3, r3, #31
 80023d2:	7453      	strb	r3, [r2, #17]
	driver_current_.iholddelay = IHOLDDELAY_DEFAULT;
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	7c93      	ldrb	r3, [r2, #18]
 80023d8:	2101      	movs	r1, #1
 80023da:	f361 0303 	bfi	r3, r1, #0, #4
 80023de:	7493      	strb	r3, [r2, #18]
	write(ADDRESS_IHOLD_IRUN, driver_current_.bytes);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	691b      	ldr	r3, [r3, #16]
 80023e4:	461a      	mov	r2, r3
 80023e6:	2110      	movs	r1, #16
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 f885 	bl	80024f8 <_ZN7TMC22095writeEhm>

	chopper_config_.bytes = CHOPPER_CONFIG_DEFAULT;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a2a      	ldr	r2, [pc, #168]	; (800249c <_ZN7TMC220922setRegistersToDefaultsEv+0xec>)
 80023f2:	61da      	str	r2, [r3, #28]
	chopper_config_.tbl = TBL_DEFAULT;
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	69d3      	ldr	r3, [r2, #28]
 80023f8:	2102      	movs	r1, #2
 80023fa:	f361 33d0 	bfi	r3, r1, #15, #2
 80023fe:	61d3      	str	r3, [r2, #28]
	chopper_config_.hend = HEND_DEFAULT;
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	8b93      	ldrh	r3, [r2, #28]
 8002404:	f36f 13ca 	bfc	r3, #7, #4
 8002408:	8393      	strh	r3, [r2, #28]
	chopper_config_.hstart = HSTART_DEFAULT;
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	7f13      	ldrb	r3, [r2, #28]
 800240e:	2105      	movs	r1, #5
 8002410:	f361 1306 	bfi	r3, r1, #4, #3
 8002414:	7713      	strb	r3, [r2, #28]
	chopper_config_.toff = TOFF_DEFAULT;
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	7f13      	ldrb	r3, [r2, #28]
 800241a:	2103      	movs	r1, #3
 800241c:	f361 0303 	bfi	r3, r1, #0, #4
 8002420:	7713      	strb	r3, [r2, #28]
	write(ADDRESS_CHOPCONF, chopper_config_.bytes);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	461a      	mov	r2, r3
 8002428:	216c      	movs	r1, #108	; 0x6c
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f864 	bl	80024f8 <_ZN7TMC22095writeEhm>

	pwm_config_.bytes = PWM_CONFIG_DEFAULT;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a1b      	ldr	r2, [pc, #108]	; (80024a0 <_ZN7TMC220922setRegistersToDefaultsEv+0xf0>)
 8002434:	625a      	str	r2, [r3, #36]	; 0x24
	write(ADDRESS_PWMCONF, pwm_config_.bytes);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	461a      	mov	r2, r3
 800243c:	2170      	movs	r1, #112	; 0x70
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f85a 	bl	80024f8 <_ZN7TMC22095writeEhm>

	cool_config_.bytes = COOLCONF_DEFAULT;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	615a      	str	r2, [r3, #20]
	write(ADDRESS_COOLCONF, cool_config_.bytes);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	461a      	mov	r2, r3
 8002450:	2142      	movs	r1, #66	; 0x42
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f850 	bl	80024f8 <_ZN7TMC22095writeEhm>

	write(ADDRESS_TPOWERDOWN, TPOWERDOWN_DEFAULT);
 8002458:	2214      	movs	r2, #20
 800245a:	2111      	movs	r1, #17
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 f84b 	bl	80024f8 <_ZN7TMC22095writeEhm>
	write(ADDRESS_TPWMTHRS, TPWMTHRS_DEFAULT);
 8002462:	2200      	movs	r2, #0
 8002464:	2113      	movs	r1, #19
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f846 	bl	80024f8 <_ZN7TMC22095writeEhm>
	write(ADDRESS_VACTUAL, VACTUAL_DEFAULT);
 800246c:	2200      	movs	r2, #0
 800246e:	2122      	movs	r1, #34	; 0x22
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f841 	bl	80024f8 <_ZN7TMC22095writeEhm>
	write(ADDRESS_TCOOLTHRS, TCOOLTHRS_DEFAULT);
 8002476:	2200      	movs	r2, #0
 8002478:	2114      	movs	r1, #20
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f83c 	bl	80024f8 <_ZN7TMC22095writeEhm>
	write(ADDRESS_SGTHRS, SGTHRS_DEFAULT);
 8002480:	2200      	movs	r2, #0
 8002482:	2140      	movs	r1, #64	; 0x40
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f837 	bl	80024f8 <_ZN7TMC22095writeEhm>
	write(ADDRESS_COOLCONF, COOLCONF_DEFAULT);
 800248a:	2200      	movs	r2, #0
 800248c:	2142      	movs	r1, #66	; 0x42
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f832 	bl	80024f8 <_ZN7TMC22095writeEhm>
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	10000053 	.word	0x10000053
 80024a0:	c10d0024 	.word	0xc10d0024

080024a4 <_ZN7TMC220911reverseDataEm>:
//	driver_current_.irun = CURRENT_SETTING_MIN;
//	driver_current_.ihold = CURRENT_SETTING_MIN;
//	writeStoredDriverCurrent();
//}
//
uint32_t TMC2209::reverseData(uint32_t data) {
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
	uint32_t reversed_data = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
	uint8_t right_shift;
	uint8_t left_shift;
	for (uint8_t i = 0; i < DATA_SIZE; ++i) {
 80024b2:	2300      	movs	r3, #0
 80024b4:	72fb      	strb	r3, [r7, #11]
 80024b6:	e016      	b.n	80024e6 <_ZN7TMC220911reverseDataEm+0x42>
		right_shift = (DATA_SIZE - i - 1) * BITS_PER_BYTE;
 80024b8:	7afb      	ldrb	r3, [r7, #11]
 80024ba:	f1c3 0303 	rsb	r3, r3, #3
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	72bb      	strb	r3, [r7, #10]
		left_shift = i * BITS_PER_BYTE;
 80024c4:	7afb      	ldrb	r3, [r7, #11]
 80024c6:	00db      	lsls	r3, r3, #3
 80024c8:	727b      	strb	r3, [r7, #9]
		reversed_data |= ((data >> right_shift) & BYTE_MAX_VALUE) << left_shift;
 80024ca:	7abb      	ldrb	r3, [r7, #10]
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	fa22 f303 	lsr.w	r3, r2, r3
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	7a7b      	ldrb	r3, [r7, #9]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	4313      	orrs	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < DATA_SIZE; ++i) {
 80024e0:	7afb      	ldrb	r3, [r7, #11]
 80024e2:	3301      	adds	r3, #1
 80024e4:	72fb      	strb	r3, [r7, #11]
 80024e6:	7afb      	ldrb	r3, [r7, #11]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d9e5      	bls.n	80024b8 <_ZN7TMC220911reverseDataEm+0x14>
	}
	return reversed_data;
 80024ec:	68fb      	ldr	r3, [r7, #12]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <_ZN7TMC22095writeEhm>:
//	for (uint8_t i = 0; i < datagram_size; ++i) {
//		byte = serialRead();
//	}*/
//}
//
void TMC2209::write(uint8_t register_address, uint32_t data) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	460b      	mov	r3, r1
 8002502:	607a      	str	r2, [r7, #4]
 8002504:	72fb      	strb	r3, [r7, #11]
	WriteReadReplyDatagram write_datagram;
	write_datagram.bytes = 0;
 8002506:	f04f 0200 	mov.w	r2, #0
 800250a:	f04f 0300 	mov.w	r3, #0
 800250e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	write_datagram.sync = SYNC;
 8002512:	7c3b      	ldrb	r3, [r7, #16]
 8002514:	2205      	movs	r2, #5
 8002516:	f362 0303 	bfi	r3, r2, #0, #4
 800251a:	743b      	strb	r3, [r7, #16]
	write_datagram.serial_address = serial_address_;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	791b      	ldrb	r3, [r3, #4]
 8002520:	747b      	strb	r3, [r7, #17]
	write_datagram.register_address = register_address;
 8002522:	7afb      	ldrb	r3, [r7, #11]
 8002524:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002528:	b2da      	uxtb	r2, r3
 800252a:	7cbb      	ldrb	r3, [r7, #18]
 800252c:	f362 0306 	bfi	r3, r2, #0, #7
 8002530:	74bb      	strb	r3, [r7, #18]
	write_datagram.rw = RW_WRITE;
 8002532:	7cbb      	ldrb	r3, [r7, #18]
 8002534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002538:	74bb      	strb	r3, [r7, #18]
	write_datagram.data = reverseData(data);
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	68f8      	ldr	r0, [r7, #12]
 800253e:	f7ff ffb1 	bl	80024a4 <_ZN7TMC220911reverseDataEm>
 8002542:	4603      	mov	r3, r0
 8002544:	f8c7 3013 	str.w	r3, [r7, #19]
	write_datagram.crc = calculateCrc(write_datagram, WRITE_READ_REPLY_DATAGRAM_SIZE);
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	2208      	movs	r2, #8
 800254e:	4619      	mov	r1, r3
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 f89a 	bl	800268a <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h>
 8002556:	4603      	mov	r3, r0
 8002558:	75fb      	strb	r3, [r7, #23]
	sendDatagramUnidirectional(write_datagram, WRITE_READ_REPLY_DATAGRAM_SIZE);
 800255a:	f107 0310 	add.w	r3, r7, #16
 800255e:	2208      	movs	r2, #8
 8002560:	4619      	mov	r1, r3
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 f8e0 	bl	8002728 <_ZN7TMC220926sendDatagramUnidirectionalINS_22WriteReadReplyDatagramEEEvRT_h>
}
 8002568:	bf00      	nop
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <_ZN7TMC220923percentToCurrentSettingEh>:
//	}
//
//	return reverseData(read_reply_datagram.data);
//}
//
uint8_t TMC2209::percentToCurrentSetting(uint8_t percent) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af02      	add	r7, sp, #8
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	70fb      	strb	r3, [r7, #3]
	uint8_t constrained_percent = constrain(percent, PERCENT_MIN, PERCENT_MAX);
 800257c:	78fb      	ldrb	r3, [r7, #3]
 800257e:	b299      	uxth	r1, r3
 8002580:	2364      	movs	r3, #100	; 0x64
 8002582:	2200      	movs	r2, #0
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff fdf1 	bl	800216c <_ZN7TMC22099constrainEttt>
 800258a:	4603      	mov	r3, r0
 800258c:	73fb      	strb	r3, [r7, #15]
	uint8_t current_setting = map(constrained_percent, PERCENT_MIN, PERCENT_MAX,
 800258e:	7bf9      	ldrb	r1, [r7, #15]
 8002590:	231f      	movs	r3, #31
 8002592:	9301      	str	r3, [sp, #4]
 8002594:	2300      	movs	r3, #0
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2364      	movs	r3, #100	; 0x64
 800259a:	2200      	movs	r2, #0
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f807 	bl	80025b0 <_ZN7TMC22093mapEhhhhh>
 80025a2:	4603      	mov	r3, r0
 80025a4:	73bb      	strb	r3, [r7, #14]
			CURRENT_SETTING_MIN, CURRENT_SETTING_MAX);
	return current_setting;
 80025a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_ZN7TMC22093mapEhhhhh>:
//	uint8_t percent = map(current_setting, CURRENT_SETTING_MIN,
//			CURRENT_SETTING_MAX, PERCENT_MIN, PERCENT_MAX);
//	return percent;
//}
//
uint8_t TMC2209::map(uint8_t x, uint8_t in_min,  uint8_t in_max, uint8_t out_min, uint8_t out_max){
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	4608      	mov	r0, r1
 80025ba:	4611      	mov	r1, r2
 80025bc:	461a      	mov	r2, r3
 80025be:	4603      	mov	r3, r0
 80025c0:	70fb      	strb	r3, [r7, #3]
 80025c2:	460b      	mov	r3, r1
 80025c4:	70bb      	strb	r3, [r7, #2]
 80025c6:	4613      	mov	r3, r2
 80025c8:	707b      	strb	r3, [r7, #1]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80025ca:	78fa      	ldrb	r2, [r7, #3]
 80025cc:	78bb      	ldrb	r3, [r7, #2]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	7d39      	ldrb	r1, [r7, #20]
 80025d2:	7c3a      	ldrb	r2, [r7, #16]
 80025d4:	1a8a      	subs	r2, r1, r2
 80025d6:	fb03 f202 	mul.w	r2, r3, r2
 80025da:	7879      	ldrb	r1, [r7, #1]
 80025dc:	78bb      	ldrb	r3, [r7, #2]
 80025de:	1acb      	subs	r3, r1, r3
 80025e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	7c3b      	ldrb	r3, [r7, #16]
 80025e8:	4413      	add	r3, r2
 80025ea:	b2db      	uxtb	r3, r3
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr

080025f6 <_ZN7TMC220923writeStoredGlobalConfigEv>:
//uint8_t TMC2209::holdDelaySettingToPercent(uint8_t hold_delay_setting) {
//	uint8_t percent = map(hold_delay_setting, HOLD_DELAY_MIN, HOLD_DELAY_MAX, PERCENT_MIN, PERCENT_MAX);
//	return percent;
//}
//
void TMC2209::writeStoredGlobalConfig() {
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
	write(ADDRESS_GCONF, global_config_.bytes);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	461a      	mov	r2, r3
 8002604:	2100      	movs	r1, #0
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff ff76 	bl	80024f8 <_ZN7TMC22095writeEhm>
}
 800260c:	bf00      	nop
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <_ZN7TMC220924writeStoredDriverCurrentEv>:
//
//uint32_t TMC2209::readGlobalConfigBytes() {
//	return read(ADDRESS_GCONF);
//}
//
void TMC2209::writeStoredDriverCurrent() {
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	write(ADDRESS_IHOLD_IRUN, driver_current_.bytes);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	461a      	mov	r2, r3
 8002622:	2110      	movs	r1, #16
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff ff67 	bl	80024f8 <_ZN7TMC22095writeEhm>

	if (driver_current_.irun >= SEIMIN_UPPER_CURRENT_LIMIT) {
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	7c5b      	ldrb	r3, [r3, #17]
 800262e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b13      	cmp	r3, #19
 8002636:	d905      	bls.n	8002644 <_ZN7TMC220924writeStoredDriverCurrentEv+0x30>
		cool_config_.seimin = SEIMIN_UPPER_SETTING;
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	7d53      	ldrb	r3, [r2, #21]
 800263c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002640:	7553      	strb	r3, [r2, #21]
 8002642:	e004      	b.n	800264e <_ZN7TMC220924writeStoredDriverCurrentEv+0x3a>
	} else {
		cool_config_.seimin = SEIMIN_LOWER_SETTING;
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	7d53      	ldrb	r3, [r2, #21]
 8002648:	f36f 13c7 	bfc	r3, #7, #1
 800264c:	7553      	strb	r3, [r2, #21]
	}
	if (cool_step_enabled_) {
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	7e1b      	ldrb	r3, [r3, #24]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <_ZN7TMC220924writeStoredDriverCurrentEv+0x50>
		write(ADDRESS_COOLCONF, cool_config_.bytes);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	461a      	mov	r2, r3
 800265c:	2142      	movs	r1, #66	; 0x42
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ff4a 	bl	80024f8 <_ZN7TMC22095writeEhm>
	}
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <_ZN7TMC220924writeStoredChopperConfigEv>:
//
void TMC2209::writeStoredChopperConfig() {
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	write(ADDRESS_CHOPCONF, chopper_config_.bytes);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	461a      	mov	r2, r3
 800267a:	216c      	movs	r1, #108	; 0x6c
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ff3b 	bl	80024f8 <_ZN7TMC22095writeEhm>
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h>:
uint8_t TMC2209::calculateCrc(Datagram &datagram, uint8_t datagram_size) {
 800268a:	b4f0      	push	{r4, r5, r6, r7}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	4613      	mov	r3, r2
 8002696:	71fb      	strb	r3, [r7, #7]
	uint8_t crc = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < (datagram_size - 1); ++i) {
 800269c:	2300      	movs	r3, #0
 800269e:	757b      	strb	r3, [r7, #21]
 80026a0:	e037      	b.n	8002712 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x88>
		byte = (datagram.bytes >> (i * BITS_PER_BYTE)) & BYTE_MAX_VALUE;
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	7d79      	ldrb	r1, [r7, #21]
 80026aa:	00c9      	lsls	r1, r1, #3
 80026ac:	f1c1 0620 	rsb	r6, r1, #32
 80026b0:	f1a1 0020 	sub.w	r0, r1, #32
 80026b4:	fa22 f401 	lsr.w	r4, r2, r1
 80026b8:	fa03 f606 	lsl.w	r6, r3, r6
 80026bc:	4334      	orrs	r4, r6
 80026be:	fa23 f000 	lsr.w	r0, r3, r0
 80026c2:	4304      	orrs	r4, r0
 80026c4:	fa23 f501 	lsr.w	r5, r3, r1
 80026c8:	4623      	mov	r3, r4
 80026ca:	75bb      	strb	r3, [r7, #22]
		for (uint8_t j = 0; j < BITS_PER_BYTE; ++j) {
 80026cc:	2300      	movs	r3, #0
 80026ce:	753b      	strb	r3, [r7, #20]
 80026d0:	e019      	b.n	8002706 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x7c>
			if ((crc >> 7) ^ (byte & 0x01)) {
 80026d2:	7dfb      	ldrb	r3, [r7, #23]
 80026d4:	09db      	lsrs	r3, r3, #7
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	7dbb      	ldrb	r3, [r7, #22]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d007      	beq.n	80026f4 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x6a>
				crc = (crc << 1) ^ 0x07;
 80026e4:	7dfb      	ldrb	r3, [r7, #23]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	b25b      	sxtb	r3, r3
 80026ea:	f083 0307 	eor.w	r3, r3, #7
 80026ee:	b25b      	sxtb	r3, r3
 80026f0:	75fb      	strb	r3, [r7, #23]
 80026f2:	e002      	b.n	80026fa <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x70>
				crc = crc << 1;
 80026f4:	7dfb      	ldrb	r3, [r7, #23]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	75fb      	strb	r3, [r7, #23]
			byte = byte >> 1;
 80026fa:	7dbb      	ldrb	r3, [r7, #22]
 80026fc:	085b      	lsrs	r3, r3, #1
 80026fe:	75bb      	strb	r3, [r7, #22]
		for (uint8_t j = 0; j < BITS_PER_BYTE; ++j) {
 8002700:	7d3b      	ldrb	r3, [r7, #20]
 8002702:	3301      	adds	r3, #1
 8002704:	753b      	strb	r3, [r7, #20]
 8002706:	7d3b      	ldrb	r3, [r7, #20]
 8002708:	2b07      	cmp	r3, #7
 800270a:	d9e2      	bls.n	80026d2 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x48>
	for (uint8_t i = 0; i < (datagram_size - 1); ++i) {
 800270c:	7d7b      	ldrb	r3, [r7, #21]
 800270e:	3301      	adds	r3, #1
 8002710:	757b      	strb	r3, [r7, #21]
 8002712:	7d7a      	ldrb	r2, [r7, #21]
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	3b01      	subs	r3, #1
 8002718:	429a      	cmp	r2, r3
 800271a:	dbc2      	blt.n	80026a2 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x18>
	return crc;
 800271c:	7dfb      	ldrb	r3, [r7, #23]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bcf0      	pop	{r4, r5, r6, r7}
 8002726:	4770      	bx	lr

08002728 <_ZN7TMC220926sendDatagramUnidirectionalINS_22WriteReadReplyDatagramEEEvRT_h>:
void TMC2209::sendDatagramUnidirectional(Datagram &datagram, uint8_t datagram_size) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	4613      	mov	r3, r2
 8002734:	71fb      	strb	r3, [r7, #7]
	HAL_HalfDuplex_EnableTransmitter(tmcuart);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	4618      	mov	r0, r3
 800273c:	f004 f9e0 	bl	8006b00 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(tmcuart, (uint8_t *)(&datagram), datagram_size, HAL_MAX_DELAY);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6898      	ldr	r0, [r3, #8]
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	b29a      	uxth	r2, r3
 8002748:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800274c:	68b9      	ldr	r1, [r7, #8]
 800274e:	f003 fe88 	bl	8006462 <HAL_UART_Transmit>
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800275c:	b580      	push	{r7, lr}
 800275e:	b094      	sub	sp, #80	; 0x50
 8002760:	af10      	add	r7, sp, #64	; 0x40
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002762:	f001 faf3 	bl	8003d4c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002766:	f000 fa13 	bl	8002b90 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800276a:	f000 fc63 	bl	8003034 <_ZL12MX_GPIO_Initv>
	MX_USART1_UART_Init();
 800276e:	f000 fc05 	bl	8002f7c <_ZL19MX_USART1_UART_Initv>
	MX_TIM1_Init();
 8002772:	f000 fa9b 	bl	8002cac <_ZL12MX_TIM1_Initv>
	MX_TIM2_Init();
 8002776:	f000 fb31 	bl	8002ddc <_ZL12MX_TIM2_Initv>
	MX_TIM3_Init();
 800277a:	f000 fb97 	bl	8002eac <_ZL12MX_TIM3_Initv>
	MX_USART2_UART_Init();
 800277e:	f000 fc2b 	bl	8002fd8 <_ZL19MX_USART2_UART_Initv>
	MX_SPI1_Init();
 8002782:	f000 fa57 	bl	8002c34 <_ZL12MX_SPI1_Initv>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Init(&htim1);
 8002786:	48a2      	ldr	r0, [pc, #648]	; (8002a10 <main+0x2b4>)
 8002788:	f002 fef4 	bl	8005574 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Init(&htim2);
 800278c:	48a1      	ldr	r0, [pc, #644]	; (8002a14 <main+0x2b8>)
 800278e:	f002 fef1 	bl	8005574 <HAL_TIM_Base_Init>

	arm.SetSettMotors(huart2, htim1, htim2, htim3, Dir1_GPIO_Port, Dir1_Pin,
 8002792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002796:	930e      	str	r3, [sp, #56]	; 0x38
 8002798:	4b9f      	ldr	r3, [pc, #636]	; (8002a18 <main+0x2bc>)
 800279a:	930d      	str	r3, [sp, #52]	; 0x34
 800279c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027a0:	930c      	str	r3, [sp, #48]	; 0x30
 80027a2:	4b9e      	ldr	r3, [pc, #632]	; (8002a1c <main+0x2c0>)
 80027a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80027a6:	2301      	movs	r3, #1
 80027a8:	930a      	str	r3, [sp, #40]	; 0x28
 80027aa:	4b9b      	ldr	r3, [pc, #620]	; (8002a18 <main+0x2bc>)
 80027ac:	9309      	str	r3, [sp, #36]	; 0x24
 80027ae:	2320      	movs	r3, #32
 80027b0:	9308      	str	r3, [sp, #32]
 80027b2:	4b99      	ldr	r3, [pc, #612]	; (8002a18 <main+0x2bc>)
 80027b4:	9307      	str	r3, [sp, #28]
 80027b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027ba:	9306      	str	r3, [sp, #24]
 80027bc:	4b97      	ldr	r3, [pc, #604]	; (8002a1c <main+0x2c0>)
 80027be:	9305      	str	r3, [sp, #20]
 80027c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027c4:	9304      	str	r3, [sp, #16]
 80027c6:	4b95      	ldr	r3, [pc, #596]	; (8002a1c <main+0x2c0>)
 80027c8:	9303      	str	r3, [sp, #12]
 80027ca:	2340      	movs	r3, #64	; 0x40
 80027cc:	9302      	str	r3, [sp, #8]
 80027ce:	4b92      	ldr	r3, [pc, #584]	; (8002a18 <main+0x2bc>)
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	4b93      	ldr	r3, [pc, #588]	; (8002a20 <main+0x2c4>)
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	4b8f      	ldr	r3, [pc, #572]	; (8002a14 <main+0x2b8>)
 80027d8:	4a8d      	ldr	r2, [pc, #564]	; (8002a10 <main+0x2b4>)
 80027da:	4992      	ldr	r1, [pc, #584]	; (8002a24 <main+0x2c8>)
 80027dc:	4892      	ldr	r0, [pc, #584]	; (8002a28 <main+0x2cc>)
 80027de:	f7ff fba3 	bl	8001f28 <_ZN7RoboArm13SetSettMotorsER20__UART_HandleTypeDefR17TIM_HandleTypeDefS3_S3_P12GPIO_TypeDeftS5_tS5_tS5_tS5_tS5_tS5_t>
	Dir2_GPIO_Port, Dir2_Pin, Dir3_GPIO_Port, Dir3_Pin, En1_GPIO_Port,
	En1_Pin, En2_GPIO_Port, En2_Pin, En3_GPIO_Port, En3_Pin,
	Buser_GPIO_Port, Buser_Pin);
	arm.SetSettEncoders(hspi1, CS1_GPIO_Port, CS1_Pin, CS2_GPIO_Port, CS2_Pin,
 80027e2:	230e      	movs	r3, #14
 80027e4:	9302      	str	r3, [sp, #8]
 80027e6:	2302      	movs	r3, #2
 80027e8:	9301      	str	r3, [sp, #4]
 80027ea:	4b8c      	ldr	r3, [pc, #560]	; (8002a1c <main+0x2c0>)
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	2301      	movs	r3, #1
 80027f0:	4a8a      	ldr	r2, [pc, #552]	; (8002a1c <main+0x2c0>)
 80027f2:	498e      	ldr	r1, [pc, #568]	; (8002a2c <main+0x2d0>)
 80027f4:	488c      	ldr	r0, [pc, #560]	; (8002a28 <main+0x2cc>)
 80027f6:	f7ff fa1a 	bl	8001c2e <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>
			14);

	// 
	arm.SetSettGripper(EndCap1_GPIO_Port, EndCap1_Pin, EndCap2_GPIO_Port,
 80027fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027fe:	9304      	str	r3, [sp, #16]
 8002800:	4b85      	ldr	r3, [pc, #532]	; (8002a18 <main+0x2bc>)
 8002802:	9303      	str	r3, [sp, #12]
 8002804:	2380      	movs	r3, #128	; 0x80
 8002806:	9302      	str	r3, [sp, #8]
 8002808:	4b84      	ldr	r3, [pc, #528]	; (8002a1c <main+0x2c0>)
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	4b82      	ldr	r3, [pc, #520]	; (8002a1c <main+0x2c0>)
 8002814:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002818:	4980      	ldr	r1, [pc, #512]	; (8002a1c <main+0x2c0>)
 800281a:	4883      	ldr	r0, [pc, #524]	; (8002a28 <main+0x2cc>)
 800281c:	f7ff f924 	bl	8001a68 <_ZN7RoboArm14SetSettGripperEP12GPIO_TypeDeftS1_tS1_tS1_t>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
//  HAL_UART_Receive_IT (&huart1, str, 1);
	HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 8002820:	2214      	movs	r2, #20
 8002822:	4983      	ldr	r1, [pc, #524]	; (8002a30 <main+0x2d4>)
 8002824:	4883      	ldr	r0, [pc, #524]	; (8002a34 <main+0x2d8>)
 8002826:	f003 fe9f 	bl	8006568 <HAL_UART_Receive_IT>
	arm.setPrintState(true);
 800282a:	2101      	movs	r1, #1
 800282c:	487e      	ldr	r0, [pc, #504]	; (8002a28 <main+0x2cc>)
 800282e:	f7ff f9b5 	bl	8001b9c <_ZN7RoboArm13setPrintStateEb>

	arm.SetBuserState(8);
 8002832:	2108      	movs	r1, #8
 8002834:	487c      	ldr	r0, [pc, #496]	; (8002a28 <main+0x2cc>)
 8002836:	f7ff f8b6 	bl	80019a6 <_ZN7RoboArm13SetBuserStateEi>
//	arm.SetBuserState(4);

	arm.State = arm.ArmSTAND;
 800283a:	4b7b      	ldr	r3, [pc, #492]	; (8002a28 <main+0x2cc>)
 800283c:	2206      	movs	r2, #6
 800283e:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
				HAL_Delay(1);
			}
		}

		//!!!!!!!!!                
		if (arm.State == arm.ArmGripPreMOVE || arm.State == arm.ArmGripMOVE) {
 8002842:	4b79      	ldr	r3, [pc, #484]	; (8002a28 <main+0x2cc>)
 8002844:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002848:	2b0a      	cmp	r3, #10
 800284a:	d004      	beq.n	8002856 <main+0xfa>
 800284c:	4b76      	ldr	r3, [pc, #472]	; (8002a28 <main+0x2cc>)
 800284e:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002852:	2b08      	cmp	r3, #8
 8002854:	d101      	bne.n	800285a <main+0xfe>

			debounce_check_pins_and_set_flag();
 8002856:	f000 fdf9 	bl	800344c <_Z32debounce_check_pins_and_set_flagv>

		}

		// +2      
		if (arm.State == arm.ArmSTART) {
 800285a:	4b73      	ldr	r3, [pc, #460]	; (8002a28 <main+0x2cc>)
 800285c:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002860:	2b00      	cmp	r3, #0
 8002862:	d11b      	bne.n	800289c <main+0x140>
			arm.State = arm.ArmSTAND;
 8002864:	4b70      	ldr	r3, [pc, #448]	; (8002a28 <main+0x2cc>)
 8002866:	2206      	movs	r2, #6
 8002868:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			//        (   )
			//+1.2
			int tempGripState = arm.GetGripperState();
 800286c:	486e      	ldr	r0, [pc, #440]	; (8002a28 <main+0x2cc>)
 800286e:	f7ff f8cc 	bl	8001a0a <_ZN7RoboArm15GetGripperStateEv>
 8002872:	60f8      	str	r0, [r7, #12]
			if (tempGripState == 1 && un_to.params.hold == 0) { //  +1.1   
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d10c      	bne.n	8002894 <main+0x138>
 800287a:	4b6f      	ldr	r3, [pc, #444]	; (8002a38 <main+0x2dc>)
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d108      	bne.n	8002894 <main+0x138>
//			if (un_to.params.hold == 0) { //  +1.1   
				arm.State = arm.ArmGripPreMOVE;
 8002882:	4b69      	ldr	r3, [pc, #420]	; (8002a28 <main+0x2cc>)
 8002884:	220a      	movs	r2, #10
 8002886:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
				arm.SetGripper(0);
 800288a:	2100      	movs	r1, #0
 800288c:	4866      	ldr	r0, [pc, #408]	; (8002a28 <main+0x2cc>)
 800288e:	f7ff f915 	bl	8001abc <_ZN7RoboArm10SetGripperEi>
 8002892:	e003      	b.n	800289c <main+0x140>
			} else { //if (tempGripState == 0) { //     
				//+3
				arm.State = arm.ArmGripPreENDMOVE;
 8002894:	4b64      	ldr	r3, [pc, #400]	; (8002a28 <main+0x2cc>)
 8002896:	220b      	movs	r2, #11
 8002898:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			}
		}

		//    .
		if (arm.State == arm.ArmStepSTART) {
 800289c:	4b62      	ldr	r3, [pc, #392]	; (8002a28 <main+0x2cc>)
 800289e:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d114      	bne.n	80028d0 <main+0x174>
			arm.State = arm.ArmSTAND;
 80028a6:	4b60      	ldr	r3, [pc, #384]	; (8002a28 <main+0x2cc>)
 80028a8:	2206      	movs	r2, #6
 80028aa:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			arm.Set2StepMotors(un_to.params.lin, un_to.params.PoT_lin,
 80028ae:	4b62      	ldr	r3, [pc, #392]	; (8002a38 <main+0x2dc>)
 80028b0:	6819      	ldr	r1, [r3, #0]
 80028b2:	4b61      	ldr	r3, [pc, #388]	; (8002a38 <main+0x2dc>)
 80028b4:	689a      	ldr	r2, [r3, #8]
 80028b6:	4b60      	ldr	r3, [pc, #384]	; (8002a38 <main+0x2dc>)
 80028b8:	6858      	ldr	r0, [r3, #4]
 80028ba:	4b5f      	ldr	r3, [pc, #380]	; (8002a38 <main+0x2dc>)
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	4603      	mov	r3, r0
 80028c2:	4859      	ldr	r0, [pc, #356]	; (8002a28 <main+0x2cc>)
 80028c4:	f7fe ff9a 	bl	80017fc <_ZN7RoboArm14Set2StepMotorsEfifi>
					un_to.params.ang, un_to.params.PoT_ang);
			arm.State=arm.ArmStepWaitMOVE;
 80028c8:	4b57      	ldr	r3, [pc, #348]	; (8002a28 <main+0x2cc>)
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
		}

		if (arm.State == arm.ArmStepWaitMOVE) {
 80028d0:	4b55      	ldr	r3, [pc, #340]	; (8002a28 <main+0x2cc>)
 80028d2:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d11a      	bne.n	8002910 <main+0x1b4>
//			stepsSetFlagSent = true;
			arm.State = arm.ArmSTAND;
 80028da:	4b53      	ldr	r3, [pc, #332]	; (8002a28 <main+0x2cc>)
 80028dc:	2206      	movs	r2, #6
 80028de:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			un_send.params.lin = 0.0;
 80028e2:	4b56      	ldr	r3, [pc, #344]	; (8002a3c <main+0x2e0>)
 80028e4:	f04f 0200 	mov.w	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
			un_send.params.ang = 0.0;
 80028ea:	4b54      	ldr	r3, [pc, #336]	; (8002a3c <main+0x2e0>)
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	605a      	str	r2, [r3, #4]
			un_send.params.PoT_lin = 0;
 80028f2:	4b52      	ldr	r3, [pc, #328]	; (8002a3c <main+0x2e0>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
			un_send.params.PoT_ang = 0;
 80028f8:	4b50      	ldr	r3, [pc, #320]	; (8002a3c <main+0x2e0>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
			un_send.params.hold = 10;
 80028fe:	4b4f      	ldr	r3, [pc, #316]	; (8002a3c <main+0x2e0>)
 8002900:	220a      	movs	r2, #10
 8002902:	611a      	str	r2, [r3, #16]
			HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002904:	230c      	movs	r3, #12
 8002906:	2214      	movs	r2, #20
 8002908:	494c      	ldr	r1, [pc, #304]	; (8002a3c <main+0x2e0>)
 800290a:	484a      	ldr	r0, [pc, #296]	; (8002a34 <main+0x2d8>)
 800290c:	f003 fda9 	bl	8006462 <HAL_UART_Transmit>
								12);
		}

		if (arm.State == arm.ArmStepStartMOVE) {
 8002910:	4b45      	ldr	r3, [pc, #276]	; (8002a28 <main+0x2cc>)
 8002912:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002916:	2b03      	cmp	r3, #3
 8002918:	d106      	bne.n	8002928 <main+0x1cc>
			arm.State = arm.ArmStepMOVE;
 800291a:	4b43      	ldr	r3, [pc, #268]	; (8002a28 <main+0x2cc>)
 800291c:	2204      	movs	r2, #4
 800291e:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			arm.Move2StepMotors();
 8002922:	4841      	ldr	r0, [pc, #260]	; (8002a28 <main+0x2cc>)
 8002924:	f7ff f818 	bl	8001958 <_ZN7RoboArm15Move2StepMotorsEv>
//			stepsSetFlagSent = false;
		}

		//+4         .
		if (arm.State == arm.ArmGripPreENDMOVE) {
 8002928:	4b3f      	ldr	r3, [pc, #252]	; (8002a28 <main+0x2cc>)
 800292a:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 800292e:	2b0b      	cmp	r3, #11
 8002930:	d10b      	bne.n	800294a <main+0x1ee>
			arm.State = arm.ArmMOVE;
 8002932:	4b3d      	ldr	r3, [pc, #244]	; (8002a28 <main+0x2cc>)
 8002934:	2205      	movs	r2, #5
 8002936:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			arm.Move2Motors(un_to.params.ang, un_to.params.lin);
 800293a:	4b3f      	ldr	r3, [pc, #252]	; (8002a38 <main+0x2dc>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4a3e      	ldr	r2, [pc, #248]	; (8002a38 <main+0x2dc>)
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	4619      	mov	r1, r3
 8002944:	4838      	ldr	r0, [pc, #224]	; (8002a28 <main+0x2cc>)
 8002946:	f7fe fdaf 	bl	80014a8 <_ZN7RoboArm11Move2MotorsEff>
		 //		  }
		 //	  }
		 */

		//+5       
		if (timerFT1 && timerFT2) {
 800294a:	4b3d      	ldr	r3, [pc, #244]	; (8002a40 <main+0x2e4>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d02b      	beq.n	80029aa <main+0x24e>
 8002952:	4b3c      	ldr	r3, [pc, #240]	; (8002a44 <main+0x2e8>)
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d027      	beq.n	80029aa <main+0x24e>
			arm.State = arm.ArmEndMOVE;
 800295a:	4b33      	ldr	r3, [pc, #204]	; (8002a28 <main+0x2cc>)
 800295c:	220c      	movs	r2, #12
 800295e:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			timerFT1 = false;
 8002962:	4b37      	ldr	r3, [pc, #220]	; (8002a40 <main+0x2e4>)
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
			timerFT2 = false;
 8002968:	4b36      	ldr	r3, [pc, #216]	; (8002a44 <main+0x2e8>)
 800296a:	2200      	movs	r2, #0
 800296c:	701a      	strb	r2, [r3, #0]

//			un_now.params.lin = un_to.params.lin;
//			un_now.params.ang = un_to.params.ang;
			//+6           
			int tempGripState = arm.GetGripperState();
 800296e:	482e      	ldr	r0, [pc, #184]	; (8002a28 <main+0x2cc>)
 8002970:	f7ff f84b 	bl	8001a0a <_ZN7RoboArm15GetGripperStateEv>
 8002974:	60b8      	str	r0, [r7, #8]
			if ((tempGripState == 1 || tempGripState == 0)
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d002      	beq.n	8002982 <main+0x226>
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10f      	bne.n	80029a2 <main+0x246>
					&& (tempGripState != un_to.params.hold)) {
 8002982:	4b2d      	ldr	r3, [pc, #180]	; (8002a38 <main+0x2dc>)
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	429a      	cmp	r2, r3
 800298a:	d00a      	beq.n	80029a2 <main+0x246>
				arm.State = arm.ArmGripMOVE;
 800298c:	4b26      	ldr	r3, [pc, #152]	; (8002a28 <main+0x2cc>)
 800298e:	2208      	movs	r2, #8
 8002990:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137

				arm.SetGripper(un_to.params.hold);
 8002994:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <main+0x2dc>)
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	4619      	mov	r1, r3
 800299a:	4823      	ldr	r0, [pc, #140]	; (8002a28 <main+0x2cc>)
 800299c:	f7ff f88e 	bl	8001abc <_ZN7RoboArm10SetGripperEi>
 80029a0:	e003      	b.n	80029aa <main+0x24e>
			} else {
				arm.State = arm.ArmGripENDMOVE;
 80029a2:	4b21      	ldr	r3, [pc, #132]	; (8002a28 <main+0x2cc>)
 80029a4:	2209      	movs	r2, #9
 80029a6:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			}
		}

		// +7   
		if (arm.State == arm.ArmGripENDMOVE) {
 80029aa:	4b1f      	ldr	r3, [pc, #124]	; (8002a28 <main+0x2cc>)
 80029ac:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 80029b0:	2b09      	cmp	r3, #9
 80029b2:	d120      	bne.n	80029f6 <main+0x29a>
			arm.State = arm.ArmSTAND;
 80029b4:	4b1c      	ldr	r3, [pc, #112]	; (8002a28 <main+0x2cc>)
 80029b6:	2206      	movs	r2, #6
 80029b8:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			un_send.params.lin = 0;
 80029bc:	4b1f      	ldr	r3, [pc, #124]	; (8002a3c <main+0x2e0>)
 80029be:	f04f 0200 	mov.w	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
			un_send.params.ang = 0;
 80029c4:	4b1d      	ldr	r3, [pc, #116]	; (8002a3c <main+0x2e0>)
 80029c6:	f04f 0200 	mov.w	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
			un_send.params.PoT_lin = 0;
 80029cc:	4b1b      	ldr	r3, [pc, #108]	; (8002a3c <main+0x2e0>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]
			un_send.params.PoT_ang = 0;
 80029d2:	4b1a      	ldr	r3, [pc, #104]	; (8002a3c <main+0x2e0>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	60da      	str	r2, [r3, #12]
			un_send.params.hold = 10;
 80029d8:	4b18      	ldr	r3, [pc, #96]	; (8002a3c <main+0x2e0>)
 80029da:	220a      	movs	r2, #10
 80029dc:	611a      	str	r2, [r3, #16]
			gripperMoveFinished = false;
 80029de:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <main+0x2ec>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]
			moveFinished = false;
 80029e4:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <main+0x2f0>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 80029ea:	230c      	movs	r3, #12
 80029ec:	2214      	movs	r2, #20
 80029ee:	4913      	ldr	r1, [pc, #76]	; (8002a3c <main+0x2e0>)
 80029f0:	4810      	ldr	r0, [pc, #64]	; (8002a34 <main+0x2d8>)
 80029f2:	f003 fd36 	bl	8006462 <HAL_UART_Transmit>
					12);
		}

		//   
		if (arm.getPrintState() && arm.State == arm.ArmGetData) {
 80029f6:	480c      	ldr	r0, [pc, #48]	; (8002a28 <main+0x2cc>)
 80029f8:	f7ff f8e8 	bl	8001bcc <_ZN7RoboArm13getPrintStateEv>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d026      	beq.n	8002a50 <main+0x2f4>
 8002a02:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <main+0x2cc>)
 8002a04:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002a08:	2b0e      	cmp	r3, #14
 8002a0a:	d121      	bne.n	8002a50 <main+0x2f4>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e020      	b.n	8002a52 <main+0x2f6>
 8002a10:	2000008c 	.word	0x2000008c
 8002a14:	200000d4 	.word	0x200000d4
 8002a18:	40010800 	.word	0x40010800
 8002a1c:	40010c00 	.word	0x40010c00
 8002a20:	2000011c 	.word	0x2000011c
 8002a24:	200001ac 	.word	0x200001ac
 8002a28:	20000258 	.word	0x20000258
 8002a2c:	20000034 	.word	0x20000034
 8002a30:	200001f4 	.word	0x200001f4
 8002a34:	20000164 	.word	0x20000164
 8002a38:	20000238 	.word	0x20000238
 8002a3c:	20000224 	.word	0x20000224
 8002a40:	20000209 	.word	0x20000209
 8002a44:	2000020a 	.word	0x2000020a
 8002a48:	20000000 	.word	0x20000000
 8002a4c:	2000020d 	.word	0x2000020d
 8002a50:	2300      	movs	r3, #0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d026      	beq.n	8002aa4 <main+0x348>
			arm.State = arm.ArmSTAND;
 8002a56:	4b49      	ldr	r3, [pc, #292]	; (8002b7c <main+0x420>)
 8002a58:	2206      	movs	r2, #6
 8002a5a:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			float lin = arm.GetLin();
 8002a5e:	4847      	ldr	r0, [pc, #284]	; (8002b7c <main+0x420>)
 8002a60:	f7ff f95e 	bl	8001d20 <_ZN7RoboArm6GetLinEv>
 8002a64:	6078      	str	r0, [r7, #4]
			un_send.params.lin = lin;
 8002a66:	4a46      	ldr	r2, [pc, #280]	; (8002b80 <main+0x424>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6013      	str	r3, [r2, #0]
//		  un_send.params.lin = arm.ShiftZeroLin(lin); //  223-V
			HAL_Delay(10);
 8002a6c:	200a      	movs	r0, #10
 8002a6e:	f001 f9cf 	bl	8003e10 <HAL_Delay>
			float ang = arm.GetAng();
 8002a72:	4842      	ldr	r0, [pc, #264]	; (8002b7c <main+0x420>)
 8002a74:	f7ff f9d0 	bl	8001e18 <_ZN7RoboArm6GetAngEv>
 8002a78:	6038      	str	r0, [r7, #0]
			un_send.params.ang = ang;
 8002a7a:	4a41      	ldr	r2, [pc, #260]	; (8002b80 <main+0x424>)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	6053      	str	r3, [r2, #4]
//		  un_send.params.ang = arm.ShiftZeroAng(ang); //  223-V
			un_send.params.hold = arm.GetGripperState();
 8002a80:	483e      	ldr	r0, [pc, #248]	; (8002b7c <main+0x420>)
 8002a82:	f7fe ffc2 	bl	8001a0a <_ZN7RoboArm15GetGripperStateEv>
 8002a86:	4603      	mov	r3, r0
 8002a88:	4a3d      	ldr	r2, [pc, #244]	; (8002b80 <main+0x424>)
 8002a8a:	6113      	str	r3, [r2, #16]
			un_send.params.PoT_lin = 0;
 8002a8c:	4b3c      	ldr	r3, [pc, #240]	; (8002b80 <main+0x424>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	609a      	str	r2, [r3, #8]
			un_send.params.PoT_ang = 0;
 8002a92:	4b3b      	ldr	r3, [pc, #236]	; (8002b80 <main+0x424>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	60da      	str	r2, [r3, #12]
			HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002a98:	230c      	movs	r3, #12
 8002a9a:	2214      	movs	r2, #20
 8002a9c:	4938      	ldr	r1, [pc, #224]	; (8002b80 <main+0x424>)
 8002a9e:	4839      	ldr	r0, [pc, #228]	; (8002b84 <main+0x428>)
 8002aa0:	f003 fcdf 	bl	8006462 <HAL_UART_Transmit>
					12);
		}

		// 
		if (arm.State == arm.ArmSTOP) {
 8002aa4:	4b35      	ldr	r3, [pc, #212]	; (8002b7c <main+0x420>)
 8002aa6:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002aaa:	2b0d      	cmp	r3, #13
 8002aac:	d120      	bne.n	8002af0 <main+0x394>
			stopHand = false;
 8002aae:	4b36      	ldr	r3, [pc, #216]	; (8002b88 <main+0x42c>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]
			arm.EmergencyStop();
 8002ab4:	4831      	ldr	r0, [pc, #196]	; (8002b7c <main+0x420>)
 8002ab6:	f7fe fcb3 	bl	8001420 <_ZN7RoboArm13EmergencyStopEv>

			// " "  
			un_send.params.lin = 0;
 8002aba:	4b31      	ldr	r3, [pc, #196]	; (8002b80 <main+0x424>)
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
			un_send.params.ang = 0;
 8002ac2:	4b2f      	ldr	r3, [pc, #188]	; (8002b80 <main+0x424>)
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	605a      	str	r2, [r3, #4]
			un_send.params.PoT_lin = 0;
 8002aca:	4b2d      	ldr	r3, [pc, #180]	; (8002b80 <main+0x424>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
			un_send.params.PoT_ang = 0;
 8002ad0:	4b2b      	ldr	r3, [pc, #172]	; (8002b80 <main+0x424>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]
			un_send.params.hold = 10;
 8002ad6:	4b2a      	ldr	r3, [pc, #168]	; (8002b80 <main+0x424>)
 8002ad8:	220a      	movs	r2, #10
 8002ada:	611a      	str	r2, [r3, #16]
			HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002adc:	230c      	movs	r3, #12
 8002ade:	2214      	movs	r2, #20
 8002ae0:	4927      	ldr	r1, [pc, #156]	; (8002b80 <main+0x424>)
 8002ae2:	4828      	ldr	r0, [pc, #160]	; (8002b84 <main+0x428>)
 8002ae4:	f003 fcbd 	bl	8006462 <HAL_UART_Transmit>
					12);
			arm.State = arm.ArmSTAND;
 8002ae8:	4b24      	ldr	r3, [pc, #144]	; (8002b7c <main+0x420>)
 8002aea:	2206      	movs	r2, #6
 8002aec:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
		}

		// 
		if (arm.State == arm.ArmSetZero) {
 8002af0:	4b22      	ldr	r3, [pc, #136]	; (8002b7c <main+0x420>)
 8002af2:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002af6:	2b0f      	cmp	r3, #15
 8002af8:	d11d      	bne.n	8002b36 <main+0x3da>
			arm.SetZeroEncoders();
 8002afa:	4820      	ldr	r0, [pc, #128]	; (8002b7c <main+0x420>)
 8002afc:	f7ff f9d0 	bl	8001ea0 <_ZN7RoboArm15SetZeroEncodersEv>
//		  arm.SetSoftwareZero();
			// " "  
			un_send.params.lin = 0;
 8002b00:	4b1f      	ldr	r3, [pc, #124]	; (8002b80 <main+0x424>)
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
			un_send.params.ang = 0;
 8002b08:	4b1d      	ldr	r3, [pc, #116]	; (8002b80 <main+0x424>)
 8002b0a:	f04f 0200 	mov.w	r2, #0
 8002b0e:	605a      	str	r2, [r3, #4]
			un_send.params.PoT_lin = 0;
 8002b10:	4b1b      	ldr	r3, [pc, #108]	; (8002b80 <main+0x424>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
			un_send.params.PoT_ang = 0;
 8002b16:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <main+0x424>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	60da      	str	r2, [r3, #12]
			un_send.params.hold = 10;
 8002b1c:	4b18      	ldr	r3, [pc, #96]	; (8002b80 <main+0x424>)
 8002b1e:	220a      	movs	r2, #10
 8002b20:	611a      	str	r2, [r3, #16]
			HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002b22:	230c      	movs	r3, #12
 8002b24:	2214      	movs	r2, #20
 8002b26:	4916      	ldr	r1, [pc, #88]	; (8002b80 <main+0x424>)
 8002b28:	4816      	ldr	r0, [pc, #88]	; (8002b84 <main+0x428>)
 8002b2a:	f003 fc9a 	bl	8006462 <HAL_UART_Transmit>
					12);

			arm.State = arm.ArmSTAND;
 8002b2e:	4b13      	ldr	r3, [pc, #76]	; (8002b7c <main+0x420>)
 8002b30:	2206      	movs	r2, #6
 8002b32:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
		}

		if (arm.State == arm.ArmGetVers) {
 8002b36:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <main+0x420>)
 8002b38:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8002b3c:	2b10      	cmp	r3, #16
 8002b3e:	f47f ae80 	bne.w	8002842 <main+0xe6>
			arm.State = arm.ArmSTAND;
 8002b42:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <main+0x420>)
 8002b44:	2206      	movs	r2, #6
 8002b46:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			un_send.params.lin = 0;
 8002b4a:	4b0d      	ldr	r3, [pc, #52]	; (8002b80 <main+0x424>)
 8002b4c:	f04f 0200 	mov.w	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
			un_send.params.ang = 0;
 8002b52:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <main+0x424>)
 8002b54:	f04f 0200 	mov.w	r2, #0
 8002b58:	605a      	str	r2, [r3, #4]
			un_send.params.PoT_lin = 0;
 8002b5a:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <main+0x424>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	609a      	str	r2, [r3, #8]
			un_send.params.PoT_ang = 0;
 8002b60:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <main+0x424>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	60da      	str	r2, [r3, #12]
			un_send.params.hold = version;
 8002b66:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <main+0x430>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a05      	ldr	r2, [pc, #20]	; (8002b80 <main+0x424>)
 8002b6c:	6113      	str	r3, [r2, #16]
			HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002b6e:	230c      	movs	r3, #12
 8002b70:	2214      	movs	r2, #20
 8002b72:	4903      	ldr	r1, [pc, #12]	; (8002b80 <main+0x424>)
 8002b74:	4803      	ldr	r0, [pc, #12]	; (8002b84 <main+0x428>)
 8002b76:	f003 fc74 	bl	8006462 <HAL_UART_Transmit>
					12);
		}
	}
 8002b7a:	e662      	b.n	8002842 <main+0xe6>
 8002b7c:	20000258 	.word	0x20000258
 8002b80:	20000224 	.word	0x20000224
 8002b84:	20000164 	.word	0x20000164
 8002b88:	20000208 	.word	0x20000208
 8002b8c:	20000004 	.word	0x20000004

08002b90 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b090      	sub	sp, #64	; 0x40
 8002b94:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002b96:	f107 0318 	add.w	r3, r7, #24
 8002b9a:	2228      	movs	r2, #40	; 0x28
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f004 fb02 	bl	80071a8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	60da      	str	r2, [r3, #12]
 8002bb0:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bba:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bcc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002bce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002bd4:	f107 0318 	add.w	r3, r7, #24
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f001 fcd9 	bl	8004590 <HAL_RCC_OscConfig>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	bf14      	ite	ne
 8002be4:	2301      	movne	r3, #1
 8002be6:	2300      	moveq	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 8002bee:	f000 fdc3 	bl	8003778 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002bf2:	230f      	movs	r3, #15
 8002bf4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c02:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002c08:	1d3b      	adds	r3, r7, #4
 8002c0a:	2102      	movs	r1, #2
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f001 ff41 	bl	8004a94 <HAL_RCC_ClockConfig>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	bf14      	ite	ne
 8002c18:	2301      	movne	r3, #1
 8002c1a:	2300      	moveq	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 8002c22:	f000 fda9 	bl	8003778 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 8002c26:	f002 f81f 	bl	8004c68 <HAL_RCC_EnableCSS>
}
 8002c2a:	bf00      	nop
 8002c2c:	3740      	adds	r7, #64	; 0x40
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <_ZL12MX_SPI1_Initv>:
 * @brief SPI1 Initialization Function
 * @param None HAL_Delay(1);
 }
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8002c38:	4b1a      	ldr	r3, [pc, #104]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c3a:	4a1b      	ldr	r2, [pc, #108]	; (8002ca8 <_ZL12MX_SPI1_Initv+0x74>)
 8002c3c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c3e:	4b19      	ldr	r3, [pc, #100]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c44:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c46:	4b17      	ldr	r3, [pc, #92]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c4c:	4b15      	ldr	r3, [pc, #84]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c52:	4b14      	ldr	r3, [pc, #80]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c58:	4b12      	ldr	r3, [pc, #72]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c5e:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c64:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c66:	4b0f      	ldr	r3, [pc, #60]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c68:	2218      	movs	r2, #24
 8002c6a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c6c:	4b0d      	ldr	r3, [pc, #52]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c72:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c78:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8002c7e:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c80:	220a      	movs	r2, #10
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8002c84:	4807      	ldr	r0, [pc, #28]	; (8002ca4 <_ZL12MX_SPI1_Initv+0x70>)
 8002c86:	f002 f89f 	bl	8004dc8 <HAL_SPI_Init>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	bf14      	ite	ne
 8002c90:	2301      	movne	r3, #1
 8002c92:	2300      	moveq	r3, #0
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <_ZL12MX_SPI1_Initv+0x6a>
		Error_Handler();
 8002c9a:	f000 fd6d 	bl	8003778 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000034 	.word	0x20000034
 8002ca8:	40013000 	.word	0x40013000

08002cac <_ZL12MX_TIM1_Initv>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b092      	sub	sp, #72	; 0x48
 8002cb0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002cb2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	60da      	str	r2, [r3, #12]
 8002cca:	611a      	str	r2, [r3, #16]
 8002ccc:	615a      	str	r2, [r3, #20]
 8002cce:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8002cd0:	1d3b      	adds	r3, r7, #4
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f004 fa66 	bl	80071a8 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002cdc:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002cde:	4a3e      	ldr	r2, [pc, #248]	; (8002dd8 <_ZL12MX_TIM1_Initv+0x12c>)
 8002ce0:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72;
 8002ce2:	4b3c      	ldr	r3, [pc, #240]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002ce4:	2248      	movs	r2, #72	; 0x48
 8002ce6:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce8:	4b3a      	ldr	r3, [pc, #232]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 8002cee:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002cf0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cf4:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf6:	4b37      	ldr	r3, [pc, #220]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002cfc:	4b35      	ldr	r3, [pc, #212]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d02:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8002d08:	4832      	ldr	r0, [pc, #200]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002d0a:	f002 fd05 	bl	8005718 <HAL_TIM_PWM_Init>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf14      	ite	ne
 8002d14:	2301      	movne	r3, #1
 8002d16:	2300      	moveq	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <_ZL12MX_TIM1_Initv+0x76>
		Error_Handler();
 8002d1e:	f000 fd2b 	bl	8003778 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d26:	2300      	movs	r3, #0
 8002d28:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002d2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4828      	ldr	r0, [pc, #160]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002d32:	f003 fa33 	bl	800619c <HAL_TIMEx_MasterConfigSynchronization>
 8002d36:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	bf14      	ite	ne
 8002d3c:	2301      	movne	r3, #1
 8002d3e:	2300      	moveq	r3, #0
 8002d40:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <_ZL12MX_TIM1_Initv+0x9e>
		Error_Handler();
 8002d46:	f000 fd17 	bl	8003778 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d4a:	2360      	movs	r3, #96	; 0x60
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d52:	2300      	movs	r3, #0
 8002d54:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d56:	2300      	movs	r3, #0
 8002d58:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d62:	2300      	movs	r3, #0
 8002d64:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8002d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4819      	ldr	r0, [pc, #100]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002d70:	f002 ff2a 	bl	8005bc8 <HAL_TIM_PWM_ConfigChannel>
 8002d74:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	bf14      	ite	ne
 8002d7a:	2301      	movne	r3, #1
 8002d7c:	2300      	moveq	r3, #0
 8002d7e:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <_ZL12MX_TIM1_Initv+0xdc>
		Error_Handler();
 8002d84:	f000 fcf8 	bl	8003778 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002d94:	2300      	movs	r3, #0
 8002d96:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002da0:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002da2:	2300      	movs	r3, #0
 8002da4:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	4619      	mov	r1, r3
 8002daa:	480a      	ldr	r0, [pc, #40]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002dac:	f003 fa4e 	bl	800624c <HAL_TIMEx_ConfigBreakDeadTime>
 8002db0:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	bf14      	ite	ne
 8002db6:	2301      	movne	r3, #1
 8002db8:	2300      	moveq	r3, #0
 8002dba:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <_ZL12MX_TIM1_Initv+0x118>
		Error_Handler();
 8002dc0:	f000 fcda 	bl	8003778 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8002dc4:	4803      	ldr	r0, [pc, #12]	; (8002dd4 <_ZL12MX_TIM1_Initv+0x128>)
 8002dc6:	f000 fe19 	bl	80039fc <HAL_TIM_MspPostInit>

}
 8002dca:	bf00      	nop
 8002dcc:	3748      	adds	r7, #72	; 0x48
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	2000008c 	.word	0x2000008c
 8002dd8:	40012c00 	.word	0x40012c00

08002ddc <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002de2:	f107 0320 	add.w	r3, r7, #32
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
 8002dea:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002dec:	1d3b      	adds	r3, r7, #4
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	605a      	str	r2, [r3, #4]
 8002df4:	609a      	str	r2, [r3, #8]
 8002df6:	60da      	str	r2, [r3, #12]
 8002df8:	611a      	str	r2, [r3, #16]
 8002dfa:	615a      	str	r2, [r3, #20]
 8002dfc:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002dfe:	4b2a      	ldr	r3, [pc, #168]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e04:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72;
 8002e06:	4b28      	ldr	r3, [pc, #160]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e08:	2248      	movs	r2, #72	; 0x48
 8002e0a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e0c:	4b26      	ldr	r3, [pc, #152]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 8002e12:	4b25      	ldr	r3, [pc, #148]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e18:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e1a:	4b23      	ldr	r3, [pc, #140]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e20:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8002e26:	4820      	ldr	r0, [pc, #128]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e28:	f002 fc76 	bl	8005718 <HAL_TIM_PWM_Init>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	bf14      	ite	ne
 8002e32:	2301      	movne	r3, #1
 8002e34:	2300      	moveq	r3, #0
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <_ZL12MX_TIM2_Initv+0x64>
		Error_Handler();
 8002e3c:	f000 fc9c 	bl	8003778 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e40:	2300      	movs	r3, #0
 8002e42:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e44:	2300      	movs	r3, #0
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8002e48:	f107 0320 	add.w	r3, r7, #32
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4816      	ldr	r0, [pc, #88]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e50:	f003 f9a4 	bl	800619c <HAL_TIMEx_MasterConfigSynchronization>
 8002e54:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	bf14      	ite	ne
 8002e5a:	2301      	movne	r3, #1
 8002e5c:	2300      	moveq	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <_ZL12MX_TIM2_Initv+0x8c>
		Error_Handler();
 8002e64:	f000 fc88 	bl	8003778 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e68:	2360      	movs	r3, #96	; 0x60
 8002e6a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8002e78:	1d3b      	adds	r3, r7, #4
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	480a      	ldr	r0, [pc, #40]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e80:	f002 fea2 	bl	8005bc8 <HAL_TIM_PWM_ConfigChannel>
 8002e84:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	bf14      	ite	ne
 8002e8a:	2301      	movne	r3, #1
 8002e8c:	2300      	moveq	r3, #0
 8002e8e:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <_ZL12MX_TIM2_Initv+0xbc>
		Error_Handler();
 8002e94:	f000 fc70 	bl	8003778 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8002e98:	4803      	ldr	r0, [pc, #12]	; (8002ea8 <_ZL12MX_TIM2_Initv+0xcc>)
 8002e9a:	f000 fdaf 	bl	80039fc <HAL_TIM_MspPostInit>

}
 8002e9e:	bf00      	nop
 8002ea0:	3728      	adds	r7, #40	; 0x28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	200000d4 	.word	0x200000d4

08002eac <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08a      	sub	sp, #40	; 0x28
 8002eb0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002eb2:	f107 0320 	add.w	r3, r7, #32
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002ebc:	1d3b      	adds	r3, r7, #4
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	605a      	str	r2, [r3, #4]
 8002ec4:	609a      	str	r2, [r3, #8]
 8002ec6:	60da      	str	r2, [r3, #12]
 8002ec8:	611a      	str	r2, [r3, #16]
 8002eca:	615a      	str	r2, [r3, #20]
 8002ecc:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002ece:	4b29      	ldr	r3, [pc, #164]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ed0:	4a29      	ldr	r2, [pc, #164]	; (8002f78 <_ZL12MX_TIM3_Initv+0xcc>)
 8002ed2:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 72;
 8002ed4:	4b27      	ldr	r3, [pc, #156]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ed6:	2248      	movs	r2, #72	; 0x48
 8002ed8:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eda:	4b26      	ldr	r3, [pc, #152]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000 - 1;
 8002ee0:	4b24      	ldr	r3, [pc, #144]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ee2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002ee6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ee8:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eee:	4b21      	ldr	r3, [pc, #132]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8002ef4:	481f      	ldr	r0, [pc, #124]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ef6:	f002 fc0f 	bl	8005718 <HAL_TIM_PWM_Init>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	bf14      	ite	ne
 8002f00:	2301      	movne	r3, #1
 8002f02:	2300      	moveq	r3, #0
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <_ZL12MX_TIM3_Initv+0x62>
		Error_Handler();
 8002f0a:	f000 fc35 	bl	8003778 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f12:	2300      	movs	r3, #0
 8002f14:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8002f16:	f107 0320 	add.w	r3, r7, #32
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4815      	ldr	r0, [pc, #84]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002f1e:	f003 f93d 	bl	800619c <HAL_TIMEx_MasterConfigSynchronization>
 8002f22:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	bf14      	ite	ne
 8002f28:	2301      	movne	r3, #1
 8002f2a:	2300      	moveq	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <_ZL12MX_TIM3_Initv+0x8a>
		Error_Handler();
 8002f32:	f000 fc21 	bl	8003778 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f36:	2360      	movs	r3, #96	; 0x60
 8002f38:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8002f46:	1d3b      	adds	r3, r7, #4
 8002f48:	2204      	movs	r2, #4
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4809      	ldr	r0, [pc, #36]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002f4e:	f002 fe3b 	bl	8005bc8 <HAL_TIM_PWM_ConfigChannel>
 8002f52:	4603      	mov	r3, r0
			!= HAL_OK) {
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	bf14      	ite	ne
 8002f58:	2301      	movne	r3, #1
 8002f5a:	2300      	moveq	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <_ZL12MX_TIM3_Initv+0xba>
		Error_Handler();
 8002f62:	f000 fc09 	bl	8003778 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002f66:	4803      	ldr	r0, [pc, #12]	; (8002f74 <_ZL12MX_TIM3_Initv+0xc8>)
 8002f68:	f000 fd48 	bl	80039fc <HAL_TIM_MspPostInit>

}
 8002f6c:	bf00      	nop
 8002f6e:	3728      	adds	r7, #40	; 0x28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	2000011c 	.word	0x2000011c
 8002f78:	40000400 	.word	0x40000400

08002f7c <_ZL19MX_USART1_UART_Initv>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002f80:	4b13      	ldr	r3, [pc, #76]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002f82:	4a14      	ldr	r2, [pc, #80]	; (8002fd4 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002f84:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002f86:	4b12      	ldr	r3, [pc, #72]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002f88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f8c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f8e:	4b10      	ldr	r3, [pc, #64]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002f94:	4b0e      	ldr	r3, [pc, #56]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002fa2:	220c      	movs	r2, #12
 8002fa4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fa6:	4b0a      	ldr	r3, [pc, #40]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fac:	4b08      	ldr	r3, [pc, #32]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002fb2:	4807      	ldr	r0, [pc, #28]	; (8002fd0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002fb4:	f003 f9ad 	bl	8006312 <HAL_UART_Init>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	bf14      	ite	ne
 8002fbe:	2301      	movne	r3, #1
 8002fc0:	2300      	moveq	r3, #0
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <_ZL19MX_USART1_UART_Initv+0x50>
		Error_Handler();
 8002fc8:	f000 fbd6 	bl	8003778 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002fcc:	bf00      	nop
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	20000164 	.word	0x20000164
 8002fd4:	40013800 	.word	0x40013800

08002fd8 <_ZL19MX_USART2_UART_Initv>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */
//
	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002fdc:	4b13      	ldr	r3, [pc, #76]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8002fde:	4a14      	ldr	r2, [pc, #80]	; (8003030 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002fe0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002fe2:	4b12      	ldr	r3, [pc, #72]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8002fe4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fe8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fea:	4b10      	ldr	r3, [pc, #64]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002ff0:	4b0e      	ldr	r3, [pc, #56]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ffe:	220c      	movs	r2, #12
 8003000:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003002:	4b0a      	ldr	r3, [pc, #40]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003004:	2200      	movs	r2, #0
 8003006:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003008:	4b08      	ldr	r3, [pc, #32]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 800300a:	2200      	movs	r2, #0
 800300c:	61da      	str	r2, [r3, #28]
	if (HAL_HalfDuplex_Init(&huart2) != HAL_OK) {
 800300e:	4807      	ldr	r0, [pc, #28]	; (800302c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003010:	f003 f9cf 	bl	80063b2 <HAL_HalfDuplex_Init>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	bf14      	ite	ne
 800301a:	2301      	movne	r3, #1
 800301c:	2300      	moveq	r3, #0
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <_ZL19MX_USART2_UART_Initv+0x50>
		Error_Handler();
 8003024:	f000 fba8 	bl	8003778 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */
//
	/* USER CODE END USART2_Init 2 */

}
 8003028:	bf00      	nop
 800302a:	bd80      	pop	{r7, pc}
 800302c:	200001ac 	.word	0x200001ac
 8003030:	40004400 	.word	0x40004400

08003034 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003034:	b580      	push	{r7, lr}
 8003036:	b088      	sub	sp, #32
 8003038:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800303a:	f107 0310 	add.w	r3, r7, #16
 800303e:	2200      	movs	r2, #0
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	605a      	str	r2, [r3, #4]
 8003044:	609a      	str	r2, [r3, #8]
 8003046:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003048:	4b4e      	ldr	r3, [pc, #312]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	4a4d      	ldr	r2, [pc, #308]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 800304e:	f043 0310 	orr.w	r3, r3, #16
 8003052:	6193      	str	r3, [r2, #24]
 8003054:	4b4b      	ldr	r3, [pc, #300]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003060:	4b48      	ldr	r3, [pc, #288]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	4a47      	ldr	r2, [pc, #284]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 8003066:	f043 0320 	orr.w	r3, r3, #32
 800306a:	6193      	str	r3, [r2, #24]
 800306c:	4b45      	ldr	r3, [pc, #276]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	f003 0320 	and.w	r3, r3, #32
 8003074:	60bb      	str	r3, [r7, #8]
 8003076:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003078:	4b42      	ldr	r3, [pc, #264]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	4a41      	ldr	r2, [pc, #260]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 800307e:	f043 0304 	orr.w	r3, r3, #4
 8003082:	6193      	str	r3, [r2, #24]
 8003084:	4b3f      	ldr	r3, [pc, #252]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	607b      	str	r3, [r7, #4]
 800308e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003090:	4b3c      	ldr	r3, [pc, #240]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	4a3b      	ldr	r2, [pc, #236]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 8003096:	f043 0308 	orr.w	r3, r3, #8
 800309a:	6193      	str	r3, [r2, #24]
 800309c:	4b39      	ldr	r3, [pc, #228]	; (8003184 <_ZL12MX_GPIO_Initv+0x150>)
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	f003 0308 	and.w	r3, r3, #8
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 80030a8:	2200      	movs	r2, #0
 80030aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030ae:	4836      	ldr	r0, [pc, #216]	; (8003188 <_ZL12MX_GPIO_Initv+0x154>)
 80030b0:	f001 fa25 	bl	80044fe <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 80030b4:	2200      	movs	r2, #0
 80030b6:	f241 0171 	movw	r1, #4209	; 0x1071
 80030ba:	4834      	ldr	r0, [pc, #208]	; (800318c <_ZL12MX_GPIO_Initv+0x158>)
 80030bc:	f001 fa1f 	bl	80044fe <HAL_GPIO_WritePin>
	En2_Pin | Button_Pin | En1_Pin | Dir1_Pin | Buser_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 80030c0:	2200      	movs	r2, #0
 80030c2:	f648 7143 	movw	r1, #36675	; 0x8f43
 80030c6:	4832      	ldr	r0, [pc, #200]	; (8003190 <_ZL12MX_GPIO_Initv+0x15c>)
 80030c8:	f001 fa19 	bl	80044fe <HAL_GPIO_WritePin>
			CS1_Pin | CS2_Pin | Dir2_Pin | Led1_Pin | S1_Pin | S2_Pin | En3_Pin
					| Dir3_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : Led_Pin */
	GPIO_InitStruct.Pin = Led_Pin;
 80030cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030d0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d2:	2301      	movs	r3, #1
 80030d4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030da:	2302      	movs	r3, #2
 80030dc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80030de:	f107 0310 	add.w	r3, r7, #16
 80030e2:	4619      	mov	r1, r3
 80030e4:	4828      	ldr	r0, [pc, #160]	; (8003188 <_ZL12MX_GPIO_Initv+0x154>)
 80030e6:	f001 f877 	bl	80041d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : En2_Pin Button_Pin En1_Pin Dir1_Pin
	 Buser_Pin */
	GPIO_InitStruct.Pin = En2_Pin | Button_Pin | En1_Pin | Dir1_Pin | Buser_Pin;
 80030ea:	f241 0371 	movw	r3, #4209	; 0x1071
 80030ee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f0:	2301      	movs	r3, #1
 80030f2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f8:	2302      	movs	r3, #2
 80030fa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fc:	f107 0310 	add.w	r3, r7, #16
 8003100:	4619      	mov	r1, r3
 8003102:	4822      	ldr	r0, [pc, #136]	; (800318c <_ZL12MX_GPIO_Initv+0x158>)
 8003104:	f001 f868 	bl	80041d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS1_Pin CS2_Pin Dir2_Pin Led1_Pin
	 S1_Pin S2_Pin En3_Pin Dir3_Pin */
	GPIO_InitStruct.Pin = CS1_Pin | CS2_Pin | Dir2_Pin | Led1_Pin | S1_Pin
 8003108:	f648 7343 	movw	r3, #36675	; 0x8f43
 800310c:	613b      	str	r3, [r7, #16]
			| S2_Pin | En3_Pin | Dir3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800310e:	2301      	movs	r3, #1
 8003110:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003112:	2300      	movs	r3, #0
 8003114:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003116:	2302      	movs	r3, #2
 8003118:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800311a:	f107 0310 	add.w	r3, r7, #16
 800311e:	4619      	mov	r1, r3
 8003120:	481b      	ldr	r0, [pc, #108]	; (8003190 <_ZL12MX_GPIO_Initv+0x15c>)
 8003122:	f001 f859 	bl	80041d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : EndCap1_Pin EndCap2_Pin EndCap3_Pin */
	GPIO_InitStruct.Pin = EndCap1_Pin | EndCap2_Pin | EndCap3_Pin;
 8003126:	f44f 43a1 	mov.w	r3, #20608	; 0x5080
 800312a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800312c:	4b19      	ldr	r3, [pc, #100]	; (8003194 <_ZL12MX_GPIO_Initv+0x160>)
 800312e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003130:	2300      	movs	r3, #0
 8003132:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003134:	f107 0310 	add.w	r3, r7, #16
 8003138:	4619      	mov	r1, r3
 800313a:	4815      	ldr	r0, [pc, #84]	; (8003190 <_ZL12MX_GPIO_Initv+0x15c>)
 800313c:	f001 f84c 	bl	80041d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : EndCap4_Pin */
	GPIO_InitStruct.Pin = EndCap4_Pin;
 8003140:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003144:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003146:	4b13      	ldr	r3, [pc, #76]	; (8003194 <_ZL12MX_GPIO_Initv+0x160>)
 8003148:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(EndCap4_GPIO_Port, &GPIO_InitStruct);
 800314e:	f107 0310 	add.w	r3, r7, #16
 8003152:	4619      	mov	r1, r3
 8003154:	480d      	ldr	r0, [pc, #52]	; (800318c <_ZL12MX_GPIO_Initv+0x158>)
 8003156:	f001 f83f 	bl	80041d8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800315a:	2200      	movs	r2, #0
 800315c:	2105      	movs	r1, #5
 800315e:	2017      	movs	r0, #23
 8003160:	f000 ff51 	bl	8004006 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003164:	2017      	movs	r0, #23
 8003166:	f000 ff6a 	bl	800403e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800316a:	2200      	movs	r2, #0
 800316c:	2105      	movs	r1, #5
 800316e:	2028      	movs	r0, #40	; 0x28
 8003170:	f000 ff49 	bl	8004006 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003174:	2028      	movs	r0, #40	; 0x28
 8003176:	f000 ff62 	bl	800403e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800317a:	bf00      	nop
 800317c:	3720      	adds	r7, #32
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	40011000 	.word	0x40011000
 800318c:	40010800 	.word	0x40010800
 8003190:	40010c00 	.word	0x40010c00
 8003194:	10110000 	.word	0x10110000

08003198 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003198:	b5b0      	push	{r4, r5, r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	//UNUSED(huart);
	if (huart == &huart1) {
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a7b      	ldr	r2, [pc, #492]	; (8003390 <HAL_UART_RxCpltCallback+0x1f8>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	f040 80ea 	bne.w	800337e <HAL_UART_RxCpltCallback+0x1e6>
		//     rx_buffer
		memcpy(un_get.bytes, rx_buffer, sizeof(rx_buffer));
 80031aa:	4a7a      	ldr	r2, [pc, #488]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 80031ac:	4b7a      	ldr	r3, [pc, #488]	; (8003398 <HAL_UART_RxCpltCallback+0x200>)
 80031ae:	4614      	mov	r4, r2
 80031b0:	461d      	mov	r5, r3
 80031b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031b6:	682b      	ldr	r3, [r5, #0]
 80031b8:	6023      	str	r3, [r4, #0]

		switch (un_get.params.hold) {
 80031ba:	4b76      	ldr	r3, [pc, #472]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	dc7a      	bgt.n	80032b8 <HAL_UART_RxCpltCallback+0x120>
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	da7d      	bge.n	80032c2 <HAL_UART_RxCpltCallback+0x12a>
 80031c6:	e0d0      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>
 80031c8:	3b19      	subs	r3, #25
 80031ca:	2b37      	cmp	r3, #55	; 0x37
 80031cc:	f200 80cd 	bhi.w	800336a <HAL_UART_RxCpltCallback+0x1d2>
 80031d0:	a201      	add	r2, pc, #4	; (adr r2, 80031d8 <HAL_UART_RxCpltCallback+0x40>)
 80031d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d6:	bf00      	nop
 80031d8:	080032f1 	.word	0x080032f1
 80031dc:	0800336b 	.word	0x0800336b
 80031e0:	0800336b 	.word	0x0800336b
 80031e4:	0800336b 	.word	0x0800336b
 80031e8:	0800336b 	.word	0x0800336b
 80031ec:	08003319 	.word	0x08003319
 80031f0:	08003319 	.word	0x08003319
 80031f4:	0800336b 	.word	0x0800336b
 80031f8:	0800336b 	.word	0x0800336b
 80031fc:	0800336b 	.word	0x0800336b
 8003200:	0800336b 	.word	0x0800336b
 8003204:	0800336b 	.word	0x0800336b
 8003208:	0800336b 	.word	0x0800336b
 800320c:	0800336b 	.word	0x0800336b
 8003210:	0800336b 	.word	0x0800336b
 8003214:	08003361 	.word	0x08003361
 8003218:	0800336b 	.word	0x0800336b
 800321c:	0800336b 	.word	0x0800336b
 8003220:	0800336b 	.word	0x0800336b
 8003224:	0800336b 	.word	0x0800336b
 8003228:	0800336b 	.word	0x0800336b
 800322c:	0800336b 	.word	0x0800336b
 8003230:	0800336b 	.word	0x0800336b
 8003234:	0800336b 	.word	0x0800336b
 8003238:	0800336b 	.word	0x0800336b
 800323c:	080032fb 	.word	0x080032fb
 8003240:	0800336b 	.word	0x0800336b
 8003244:	0800336b 	.word	0x0800336b
 8003248:	0800336b 	.word	0x0800336b
 800324c:	0800336b 	.word	0x0800336b
 8003250:	0800336b 	.word	0x0800336b
 8003254:	0800336b 	.word	0x0800336b
 8003258:	0800336b 	.word	0x0800336b
 800325c:	0800336b 	.word	0x0800336b
 8003260:	0800336b 	.word	0x0800336b
 8003264:	0800336b 	.word	0x0800336b
 8003268:	0800336b 	.word	0x0800336b
 800326c:	0800336b 	.word	0x0800336b
 8003270:	0800336b 	.word	0x0800336b
 8003274:	0800336b 	.word	0x0800336b
 8003278:	0800336b 	.word	0x0800336b
 800327c:	0800336b 	.word	0x0800336b
 8003280:	0800336b 	.word	0x0800336b
 8003284:	0800336b 	.word	0x0800336b
 8003288:	0800336b 	.word	0x0800336b
 800328c:	0800336b 	.word	0x0800336b
 8003290:	0800336b 	.word	0x0800336b
 8003294:	0800336b 	.word	0x0800336b
 8003298:	0800336b 	.word	0x0800336b
 800329c:	0800336b 	.word	0x0800336b
 80032a0:	08003305 	.word	0x08003305
 80032a4:	0800336b 	.word	0x0800336b
 80032a8:	0800336b 	.word	0x0800336b
 80032ac:	0800336b 	.word	0x0800336b
 80032b0:	0800336b 	.word	0x0800336b
 80032b4:	0800330f 	.word	0x0800330f
 80032b8:	2b50      	cmp	r3, #80	; 0x50
 80032ba:	dc56      	bgt.n	800336a <HAL_UART_RxCpltCallback+0x1d2>
 80032bc:	2b19      	cmp	r3, #25
 80032be:	da83      	bge.n	80031c8 <HAL_UART_RxCpltCallback+0x30>
 80032c0:	e053      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>
		case 1:
			// 0  1  un_get.params.hold =   
			//startFirstMove = true;

			//    +1
			arm.State = arm.ArmSTART;
 80032c2:	4b36      	ldr	r3, [pc, #216]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137

			un_to.params.lin = un_get.params.lin;
 80032ca:	4b32      	ldr	r3, [pc, #200]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a34      	ldr	r2, [pc, #208]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 80032d0:	6013      	str	r3, [r2, #0]
			un_to.params.ang = un_get.params.ang;
 80032d2:	4b30      	ldr	r3, [pc, #192]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	4a32      	ldr	r2, [pc, #200]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 80032d8:	6053      	str	r3, [r2, #4]
			un_to.params.PoT_ang=0;
 80032da:	4b31      	ldr	r3, [pc, #196]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 80032dc:	2200      	movs	r2, #0
 80032de:	60da      	str	r2, [r3, #12]
			un_to.params.PoT_lin=0;
 80032e0:	4b2f      	ldr	r3, [pc, #188]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	609a      	str	r2, [r3, #8]
			un_to.params.hold = un_get.params.hold;
 80032e6:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	4a2d      	ldr	r2, [pc, #180]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 80032ec:	6113      	str	r3, [r2, #16]
//			arm.moveGripper = un_get.params.hold;
			break;
 80032ee:	e03c      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>

		case 25:
			//25 =  

			arm.State = arm.ArmSTOP;
 80032f0:	4b2a      	ldr	r3, [pc, #168]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 80032f2:	220d      	movs	r2, #13
 80032f4:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			//     ,      -   .
			break;
 80032f8:	e037      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>
		case 50:
			//50 = get-
			//sendDataFlag = true;
			arm.State = arm.ArmGetData;
 80032fa:	4b28      	ldr	r3, [pc, #160]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 80032fc:	220e      	movs	r2, #14
 80032fe:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			break;
 8003302:	e032      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>
		case 75:
			//75 =  
			//	setZeroFlag = true;
			arm.State = arm.ArmSetZero;
 8003304:	4b25      	ldr	r3, [pc, #148]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 8003306:	220f      	movs	r2, #15
 8003308:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			break;
 800330c:	e02d      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>
		case 80:
			arm.State = arm.ArmGetVers;
 800330e:	4b23      	ldr	r3, [pc, #140]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 8003310:	2210      	movs	r2, #16
 8003312:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			break;
 8003316:	e028      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>

		case 31: //    )
		case 30:
			arm.State = arm.ArmStepSTART;
 8003318:	4b20      	ldr	r3, [pc, #128]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			un_to.params.lin = un_get.params.lin; //  1
 8003320:	4b1c      	ldr	r3, [pc, #112]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a1e      	ldr	r2, [pc, #120]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 8003326:	6013      	str	r3, [r2, #0]
			un_to.params.ang = un_get.params.ang; //  2
 8003328:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	4a1c      	ldr	r2, [pc, #112]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 800332e:	6053      	str	r3, [r2, #4]
			un_to.params.PoT_ang = un_get.params.PoT_ang; //  2
 8003330:	4b18      	ldr	r3, [pc, #96]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	4a1a      	ldr	r2, [pc, #104]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 8003336:	60d3      	str	r3, [r2, #12]
			un_to.params.PoT_lin = un_get.params.PoT_lin; //  1
 8003338:	4b16      	ldr	r3, [pc, #88]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	4a18      	ldr	r2, [pc, #96]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 800333e:	6093      	str	r3, [r2, #8]
			un_to.params.hold = un_get.params.hold % 10; // hold 0  1
 8003340:	4b14      	ldr	r3, [pc, #80]	; (8003394 <HAL_UART_RxCpltCallback+0x1fc>)
 8003342:	6919      	ldr	r1, [r3, #16]
 8003344:	4b17      	ldr	r3, [pc, #92]	; (80033a4 <HAL_UART_RxCpltCallback+0x20c>)
 8003346:	fb83 2301 	smull	r2, r3, r3, r1
 800334a:	109a      	asrs	r2, r3, #2
 800334c:	17cb      	asrs	r3, r1, #31
 800334e:	1ad2      	subs	r2, r2, r3
 8003350:	4613      	mov	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	4413      	add	r3, r2
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	1aca      	subs	r2, r1, r3
 800335a:	4b11      	ldr	r3, [pc, #68]	; (80033a0 <HAL_UART_RxCpltCallback+0x208>)
 800335c:	611a      	str	r2, [r3, #16]

			break;
 800335e:	e004      	b.n	800336a <HAL_UART_RxCpltCallback+0x1d2>

		case 40:
			//          
				arm.State = arm.ArmStepStartMOVE;
 8003360:	4b0e      	ldr	r3, [pc, #56]	; (800339c <HAL_UART_RxCpltCallback+0x204>)
 8003362:	2203      	movs	r2, #3
 8003364:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137

			break;
 8003368:	bf00      	nop

		}
		memset(rx_buffer, 0, sizeof(rx_buffer));
 800336a:	2214      	movs	r2, #20
 800336c:	2100      	movs	r1, #0
 800336e:	480a      	ldr	r0, [pc, #40]	; (8003398 <HAL_UART_RxCpltCallback+0x200>)
 8003370:	f003 ff1a 	bl	80071a8 <memset>
		HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 8003374:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003378:	480b      	ldr	r0, [pc, #44]	; (80033a8 <HAL_UART_RxCpltCallback+0x210>)
 800337a:	f001 f8d8 	bl	800452e <HAL_GPIO_TogglePin>
	}
	HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 800337e:	2214      	movs	r2, #20
 8003380:	4905      	ldr	r1, [pc, #20]	; (8003398 <HAL_UART_RxCpltCallback+0x200>)
 8003382:	4803      	ldr	r0, [pc, #12]	; (8003390 <HAL_UART_RxCpltCallback+0x1f8>)
 8003384:	f003 f8f0 	bl	8006568 <HAL_UART_Receive_IT>
}
 8003388:	bf00      	nop
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bdb0      	pop	{r4, r5, r7, pc}
 8003390:	20000164 	.word	0x20000164
 8003394:	20000210 	.word	0x20000210
 8003398:	200001f4 	.word	0x200001f4
 800339c:	20000258 	.word	0x20000258
 80033a0:	20000238 	.word	0x20000238
 80033a4:	66666667 	.word	0x66666667
 80033a8:	40011000 	.word	0x40011000

080033ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	80fb      	strh	r3, [r7, #6]
		//	timerFT2 = true;
	}
//	else {
//		__NOP();
//	}
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a1d      	ldr	r2, [pc, #116]	; (8003444 <HAL_UART_ErrorCallback+0x84>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d133      	bne.n	800343a <HAL_UART_ErrorCallback+0x7a>
		if (huart->ErrorCode == HAL_UART_ERROR_ORE) {
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	bf0c      	ite	eq
 80033da:	2301      	moveq	r3, #1
 80033dc:	2300      	movne	r3, #0
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <HAL_UART_ErrorCallback+0x2c>
			// 
			arm.SetBuserState(2);
 80033e4:	2102      	movs	r1, #2
 80033e6:	4818      	ldr	r0, [pc, #96]	; (8003448 <HAL_UART_ErrorCallback+0x88>)
 80033e8:	f7fe fadd 	bl	80019a6 <_ZN7RoboArm13SetBuserStateEi>
		}
		if (huart->ErrorCode == HAL_UART_ERROR_PE) {
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	bf0c      	ite	eq
 80033f4:	2301      	moveq	r3, #1
 80033f6:	2300      	movne	r3, #0
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_UART_ErrorCallback+0x46>
			//  
			arm.SetBuserState(3);
 80033fe:	2103      	movs	r1, #3
 8003400:	4811      	ldr	r0, [pc, #68]	; (8003448 <HAL_UART_ErrorCallback+0x88>)
 8003402:	f7fe fad0 	bl	80019a6 <_ZN7RoboArm13SetBuserStateEi>
		}
		if (huart->ErrorCode == HAL_UART_ERROR_NE) {
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	2b02      	cmp	r3, #2
 800340c:	bf0c      	ite	eq
 800340e:	2301      	moveq	r3, #1
 8003410:	2300      	movne	r3, #0
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_UART_ErrorCallback+0x60>
			//  
			arm.SetBuserState(4);
 8003418:	2104      	movs	r1, #4
 800341a:	480b      	ldr	r0, [pc, #44]	; (8003448 <HAL_UART_ErrorCallback+0x88>)
 800341c:	f7fe fac3 	bl	80019a6 <_ZN7RoboArm13SetBuserStateEi>
		}
		if (huart->ErrorCode == HAL_UART_ERROR_FE) {
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003424:	2b04      	cmp	r3, #4
 8003426:	bf0c      	ite	eq
 8003428:	2301      	moveq	r3, #1
 800342a:	2300      	movne	r3, #0
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_UART_ErrorCallback+0x7a>
			//  
			arm.SetBuserState(5);
 8003432:	2105      	movs	r1, #5
 8003434:	4804      	ldr	r0, [pc, #16]	; (8003448 <HAL_UART_ErrorCallback+0x88>)
 8003436:	f7fe fab6 	bl	80019a6 <_ZN7RoboArm13SetBuserStateEi>
		}
	}
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40013800 	.word	0x40013800
 8003448:	20000258 	.word	0x20000258

0800344c <_Z32debounce_check_pins_and_set_flagv>:

void debounce_check_pins_and_set_flag() {
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
	static bool checkFlag1 = false;
	static bool checkFlag2 = false;
//	static uint8_t last_EndCap1_state = GPIO_PIN_RESET;
//	static uint8_t last_EndCap2_state = GPIO_PIN_RESET;
	static uint8_t last_EndCap1_state = HAL_GPIO_ReadPin(arm.EndCap1_GPIO_PortG,
			arm.EndCap1_PinG);
 8003452:	4b71      	ldr	r3, [pc, #452]	; (8003618 <_Z32debounce_check_pins_and_set_flagv+0x1cc>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f3bf 8f5b 	dmb	ish
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	bf0c      	ite	eq
 8003462:	2301      	moveq	r3, #1
 8003464:	2300      	movne	r3, #0
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01a      	beq.n	80034a2 <_Z32debounce_check_pins_and_set_flagv+0x56>
 800346c:	486a      	ldr	r0, [pc, #424]	; (8003618 <_Z32debounce_check_pins_and_set_flagv+0x1cc>)
 800346e:	f003 fe4b 	bl	8007108 <__cxa_guard_acquire>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	bf14      	ite	ne
 8003478:	2301      	movne	r3, #1
 800347a:	2300      	moveq	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00f      	beq.n	80034a2 <_Z32debounce_check_pins_and_set_flagv+0x56>
	static uint8_t last_EndCap1_state = HAL_GPIO_ReadPin(arm.EndCap1_GPIO_PortG,
 8003482:	4b66      	ldr	r3, [pc, #408]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 8003484:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003486:	4a65      	ldr	r2, [pc, #404]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 8003488:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 800348c:	4611      	mov	r1, r2
 800348e:	4618      	mov	r0, r3
 8003490:	f001 f81e 	bl	80044d0 <HAL_GPIO_ReadPin>
 8003494:	4603      	mov	r3, r0
 8003496:	461a      	mov	r2, r3
			arm.EndCap1_PinG);
 8003498:	4b61      	ldr	r3, [pc, #388]	; (8003620 <_Z32debounce_check_pins_and_set_flagv+0x1d4>)
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	485e      	ldr	r0, [pc, #376]	; (8003618 <_Z32debounce_check_pins_and_set_flagv+0x1cc>)
 800349e:	f003 fe3f 	bl	8007120 <__cxa_guard_release>
	static uint8_t last_EndCap2_state = HAL_GPIO_ReadPin(arm.EndCap2_GPIO_PortG,
			arm.EndCap2_PinG);
 80034a2:	4b60      	ldr	r3, [pc, #384]	; (8003624 <_Z32debounce_check_pins_and_set_flagv+0x1d8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f3bf 8f5b 	dmb	ish
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	bf0c      	ite	eq
 80034b2:	2301      	moveq	r3, #1
 80034b4:	2300      	movne	r3, #0
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01a      	beq.n	80034f2 <_Z32debounce_check_pins_and_set_flagv+0xa6>
 80034bc:	4859      	ldr	r0, [pc, #356]	; (8003624 <_Z32debounce_check_pins_and_set_flagv+0x1d8>)
 80034be:	f003 fe23 	bl	8007108 <__cxa_guard_acquire>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	bf14      	ite	ne
 80034c8:	2301      	movne	r3, #1
 80034ca:	2300      	moveq	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00f      	beq.n	80034f2 <_Z32debounce_check_pins_and_set_flagv+0xa6>
	static uint8_t last_EndCap2_state = HAL_GPIO_ReadPin(arm.EndCap2_GPIO_PortG,
 80034d2:	4b52      	ldr	r3, [pc, #328]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 80034d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d6:	4a51      	ldr	r2, [pc, #324]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 80034d8:	f8b2 2054 	ldrh.w	r2, [r2, #84]	; 0x54
 80034dc:	4611      	mov	r1, r2
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 fff6 	bl	80044d0 <HAL_GPIO_ReadPin>
 80034e4:	4603      	mov	r3, r0
 80034e6:	461a      	mov	r2, r3
			arm.EndCap2_PinG);
 80034e8:	4b4f      	ldr	r3, [pc, #316]	; (8003628 <_Z32debounce_check_pins_and_set_flagv+0x1dc>)
 80034ea:	701a      	strb	r2, [r3, #0]
 80034ec:	484d      	ldr	r0, [pc, #308]	; (8003624 <_Z32debounce_check_pins_and_set_flagv+0x1d8>)
 80034ee:	f003 fe17 	bl	8007120 <__cxa_guard_release>
	uint32_t current_time = HAL_GetTick();
 80034f2:	f000 fc83 	bl	8003dfc <HAL_GetTick>
 80034f6:	6078      	str	r0, [r7, #4]

	//        
	if (current_time - last_check_time >= debounce_delay) {
 80034f8:	4b4c      	ldr	r3, [pc, #304]	; (800362c <_Z32debounce_check_pins_and_set_flagv+0x1e0>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	1ad2      	subs	r2, r2, r3
 8003500:	4b4b      	ldr	r3, [pc, #300]	; (8003630 <_Z32debounce_check_pins_and_set_flagv+0x1e4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	429a      	cmp	r2, r3
 8003506:	f0c0 8083 	bcc.w	8003610 <_Z32debounce_check_pins_and_set_flagv+0x1c4>
		//    
		last_check_time = current_time;
 800350a:	4a48      	ldr	r2, [pc, #288]	; (800362c <_Z32debounce_check_pins_and_set_flagv+0x1e0>)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6013      	str	r3, [r2, #0]

		//    EndCap1
		uint8_t current_EndCap1_state = HAL_GPIO_ReadPin(arm.EndCap1_GPIO_PortG,
 8003510:	4b42      	ldr	r3, [pc, #264]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 8003512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003514:	4a41      	ldr	r2, [pc, #260]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 8003516:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 800351a:	4611      	mov	r1, r2
 800351c:	4618      	mov	r0, r3
 800351e:	f000 ffd7 	bl	80044d0 <HAL_GPIO_ReadPin>
 8003522:	4603      	mov	r3, r0
 8003524:	70fb      	strb	r3, [r7, #3]
				arm.EndCap1_PinG);

		if (current_EndCap1_state == GPIO_PIN_SET
 8003526:	78fb      	ldrb	r3, [r7, #3]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d120      	bne.n	800356e <_Z32debounce_check_pins_and_set_flagv+0x122>
				&& last_EndCap1_state == GPIO_PIN_RESET) {
 800352c:	4b3c      	ldr	r3, [pc, #240]	; (8003620 <_Z32debounce_check_pins_and_set_flagv+0x1d4>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d11c      	bne.n	800356e <_Z32debounce_check_pins_and_set_flagv+0x122>
			if (checkFlag1) {
 8003534:	4b3f      	ldr	r3, [pc, #252]	; (8003634 <_Z32debounce_check_pins_and_set_flagv+0x1e8>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00f      	beq.n	800355c <_Z32debounce_check_pins_and_set_flagv+0x110>
				checkFlag1 = false;
 800353c:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <_Z32debounce_check_pins_and_set_flagv+0x1e8>)
 800353e:	2200      	movs	r2, #0
 8003540:	701a      	strb	r2, [r3, #0]
				gripIntFlag = true;
 8003542:	4b3d      	ldr	r3, [pc, #244]	; (8003638 <_Z32debounce_check_pins_and_set_flagv+0x1ec>)
 8003544:	2201      	movs	r2, #1
 8003546:	701a      	strb	r2, [r3, #0]
//				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
				HAL_GPIO_TogglePin(arm.Buser_GPIO_Port_Ind, arm.Buser_Pin_Ind);
 8003548:	4b34      	ldr	r3, [pc, #208]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 800354a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800354c:	4a33      	ldr	r2, [pc, #204]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 800354e:	f8b2 206c 	ldrh.w	r2, [r2, #108]	; 0x6c
 8003552:	4611      	mov	r1, r2
 8003554:	4618      	mov	r0, r3
 8003556:	f000 ffea 	bl	800452e <HAL_GPIO_TogglePin>
			if (checkFlag1) {
 800355a:	e00f      	b.n	800357c <_Z32debounce_check_pins_and_set_flagv+0x130>
			} else {
				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 800355c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003560:	4836      	ldr	r0, [pc, #216]	; (800363c <_Z32debounce_check_pins_and_set_flagv+0x1f0>)
 8003562:	f000 ffe4 	bl	800452e <HAL_GPIO_TogglePin>
				checkFlag1 = true;
 8003566:	4b33      	ldr	r3, [pc, #204]	; (8003634 <_Z32debounce_check_pins_and_set_flagv+0x1e8>)
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
			if (checkFlag1) {
 800356c:	e006      	b.n	800357c <_Z32debounce_check_pins_and_set_flagv+0x130>
			}
		} else {
			if (checkFlag1) {
 800356e:	4b31      	ldr	r3, [pc, #196]	; (8003634 <_Z32debounce_check_pins_and_set_flagv+0x1e8>)
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <_Z32debounce_check_pins_and_set_flagv+0x130>
				checkFlag1 = false;
 8003576:	4b2f      	ldr	r3, [pc, #188]	; (8003634 <_Z32debounce_check_pins_and_set_flagv+0x1e8>)
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
			}
		}
		if (!checkFlag1) {
 800357c:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <_Z32debounce_check_pins_and_set_flagv+0x1e8>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	f083 0301 	eor.w	r3, r3, #1
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d002      	beq.n	8003590 <_Z32debounce_check_pins_and_set_flagv+0x144>
			last_EndCap1_state = current_EndCap1_state;
 800358a:	4a25      	ldr	r2, [pc, #148]	; (8003620 <_Z32debounce_check_pins_and_set_flagv+0x1d4>)
 800358c:	78fb      	ldrb	r3, [r7, #3]
 800358e:	7013      	strb	r3, [r2, #0]
		}

		//    EndCap2
		uint8_t current_EndCap2_state = HAL_GPIO_ReadPin(arm.EndCap2_GPIO_PortG,
 8003590:	4b22      	ldr	r3, [pc, #136]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 8003592:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003594:	4a21      	ldr	r2, [pc, #132]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 8003596:	f8b2 2054 	ldrh.w	r2, [r2, #84]	; 0x54
 800359a:	4611      	mov	r1, r2
 800359c:	4618      	mov	r0, r3
 800359e:	f000 ff97 	bl	80044d0 <HAL_GPIO_ReadPin>
 80035a2:	4603      	mov	r3, r0
 80035a4:	70bb      	strb	r3, [r7, #2]
//		if (current_EndCap2_state == GPIO_PIN_SET
//				&& last_EndCap2_state == GPIO_PIN_RESET) {
//			gripIntFlag = true;
//		}
//		last_EndCap2_state = current_EndCap2_state;
		if (current_EndCap2_state == GPIO_PIN_SET
 80035a6:	78bb      	ldrb	r3, [r7, #2]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d120      	bne.n	80035ee <_Z32debounce_check_pins_and_set_flagv+0x1a2>
				&& last_EndCap2_state == GPIO_PIN_RESET) {
 80035ac:	4b1e      	ldr	r3, [pc, #120]	; (8003628 <_Z32debounce_check_pins_and_set_flagv+0x1dc>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d11c      	bne.n	80035ee <_Z32debounce_check_pins_and_set_flagv+0x1a2>
			if (checkFlag2) {
 80035b4:	4b22      	ldr	r3, [pc, #136]	; (8003640 <_Z32debounce_check_pins_and_set_flagv+0x1f4>)
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00f      	beq.n	80035dc <_Z32debounce_check_pins_and_set_flagv+0x190>
				checkFlag2 = false;
 80035bc:	4b20      	ldr	r3, [pc, #128]	; (8003640 <_Z32debounce_check_pins_and_set_flagv+0x1f4>)
 80035be:	2200      	movs	r2, #0
 80035c0:	701a      	strb	r2, [r3, #0]
				gripIntFlag = true;
 80035c2:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <_Z32debounce_check_pins_and_set_flagv+0x1ec>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	701a      	strb	r2, [r3, #0]
//				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
				HAL_GPIO_TogglePin(arm.Buser_GPIO_Port_Ind, arm.Buser_Pin_Ind);
 80035c8:	4b14      	ldr	r3, [pc, #80]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 80035ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035cc:	4a13      	ldr	r2, [pc, #76]	; (800361c <_Z32debounce_check_pins_and_set_flagv+0x1d0>)
 80035ce:	f8b2 206c 	ldrh.w	r2, [r2, #108]	; 0x6c
 80035d2:	4611      	mov	r1, r2
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 ffaa 	bl	800452e <HAL_GPIO_TogglePin>
			if (checkFlag2) {
 80035da:	e00f      	b.n	80035fc <_Z32debounce_check_pins_and_set_flagv+0x1b0>
			} else {
				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 80035dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035e0:	4816      	ldr	r0, [pc, #88]	; (800363c <_Z32debounce_check_pins_and_set_flagv+0x1f0>)
 80035e2:	f000 ffa4 	bl	800452e <HAL_GPIO_TogglePin>
				checkFlag2 = true;
 80035e6:	4b16      	ldr	r3, [pc, #88]	; (8003640 <_Z32debounce_check_pins_and_set_flagv+0x1f4>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	701a      	strb	r2, [r3, #0]
			if (checkFlag2) {
 80035ec:	e006      	b.n	80035fc <_Z32debounce_check_pins_and_set_flagv+0x1b0>
			}
		} else {
			if (checkFlag2) {
 80035ee:	4b14      	ldr	r3, [pc, #80]	; (8003640 <_Z32debounce_check_pins_and_set_flagv+0x1f4>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d002      	beq.n	80035fc <_Z32debounce_check_pins_and_set_flagv+0x1b0>
				checkFlag2 = false;
 80035f6:	4b12      	ldr	r3, [pc, #72]	; (8003640 <_Z32debounce_check_pins_and_set_flagv+0x1f4>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	701a      	strb	r2, [r3, #0]
			}
		}
		if (!checkFlag2) {
 80035fc:	4b10      	ldr	r3, [pc, #64]	; (8003640 <_Z32debounce_check_pins_and_set_flagv+0x1f4>)
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	f083 0301 	eor.w	r3, r3, #1
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <_Z32debounce_check_pins_and_set_flagv+0x1c4>
			last_EndCap2_state = current_EndCap2_state;
 800360a:	4a07      	ldr	r2, [pc, #28]	; (8003628 <_Z32debounce_check_pins_and_set_flagv+0x1dc>)
 800360c:	78bb      	ldrb	r3, [r7, #2]
 800360e:	7013      	strb	r3, [r2, #0]
		}
	}
}
 8003610:	bf00      	nop
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	200003b8 	.word	0x200003b8
 800361c:	20000258 	.word	0x20000258
 8003620:	200003b6 	.word	0x200003b6
 8003624:	200003c0 	.word	0x200003c0
 8003628:	200003bc 	.word	0x200003bc
 800362c:	200003b0 	.word	0x200003b0
 8003630:	20000008 	.word	0x20000008
 8003634:	200003b4 	.word	0x200003b4
 8003638:	2000020c 	.word	0x2000020c
 800363c:	40011000 	.word	0x40011000
 8003640:	200003b5 	.word	0x200003b5

08003644 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	if (htim->Instance == TIM1)/*     CallBack    */
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a3c      	ldr	r2, [pc, #240]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d118      	bne.n	8003688 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		cntImpulse1++;
 8003656:	4b3c      	ldr	r3, [pc, #240]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	3301      	adds	r3, #1
 800365c:	4a3a      	ldr	r2, [pc, #232]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800365e:	6013      	str	r3, [r2, #0]
		if (cntImpulse1 >= arm.anglePsteps) {
 8003660:	4b3a      	ldr	r3, [pc, #232]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003662:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003664:	4b38      	ldr	r3, [pc, #224]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d866      	bhi.n	800373a <HAL_TIM_PeriodElapsedCallback+0xf6>

			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800366c:	2100      	movs	r1, #0
 800366e:	4838      	ldr	r0, [pc, #224]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003670:	f002 f93e 	bl	80058f0 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8003674:	4836      	ldr	r0, [pc, #216]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003676:	f002 f821 	bl	80056bc <HAL_TIM_Base_Stop_IT>
//			arm.SetEnable(1, false);
			// COMMENT 10
//			arm.SetEnable(1, true);
			cntImpulse1 = 0;
 800367a:	4b33      	ldr	r3, [pc, #204]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]
			timerFT1 = true;
 8003680:	4b34      	ldr	r3, [pc, #208]	; (8003754 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003682:	2201      	movs	r2, #1
 8003684:	701a      	strb	r2, [r3, #0]
//    HAL_IncTick();
//  }
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8003686:	e058      	b.n	800373a <HAL_TIM_PeriodElapsedCallback+0xf6>
	} else if (htim->Instance == TIM2) {
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003690:	d118      	bne.n	80036c4 <HAL_TIM_PeriodElapsedCallback+0x80>
		cntImpulse2++;
 8003692:	4b31      	ldr	r3, [pc, #196]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a2f      	ldr	r2, [pc, #188]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800369a:	6013      	str	r3, [r2, #0]
		if (cntImpulse2 >= arm.distPsteps) {
 800369c:	4b2b      	ldr	r3, [pc, #172]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 800369e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036a0:	4b2d      	ldr	r3, [pc, #180]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d848      	bhi.n	800373a <HAL_TIM_PeriodElapsedCallback+0xf6>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80036a8:	2104      	movs	r1, #4
 80036aa:	482c      	ldr	r0, [pc, #176]	; (800375c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80036ac:	f002 f920 	bl	80058f0 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 80036b0:	482a      	ldr	r0, [pc, #168]	; (800375c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80036b2:	f002 f803 	bl	80056bc <HAL_TIM_Base_Stop_IT>
			cntImpulse2 = 0;
 80036b6:	4b28      	ldr	r3, [pc, #160]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
			timerFT2 = true;
 80036bc:	4b28      	ldr	r3, [pc, #160]	; (8003760 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80036be:	2201      	movs	r2, #1
 80036c0:	701a      	strb	r2, [r3, #0]
}
 80036c2:	e03a      	b.n	800373a <HAL_TIM_PeriodElapsedCallback+0xf6>
	} else if (htim->Instance == TIM3) {
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a26      	ldr	r2, [pc, #152]	; (8003764 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d135      	bne.n	800373a <HAL_TIM_PeriodElapsedCallback+0xf6>
		cntImpulse3++;
 80036ce:	4b26      	ldr	r3, [pc, #152]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3301      	adds	r3, #1
 80036d4:	4a24      	ldr	r2, [pc, #144]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80036d6:	6013      	str	r3, [r2, #0]
		if (cntImpulse3 >= arm.gripperPsteps || gripIntFlag == true) {
 80036d8:	4b1c      	ldr	r3, [pc, #112]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 80036da:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80036dc:	4b22      	ldr	r3, [pc, #136]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d903      	bls.n	80036ec <HAL_TIM_PeriodElapsedCallback+0xa8>
 80036e4:	4b21      	ldr	r3, [pc, #132]	; (800376c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d126      	bne.n	800373a <HAL_TIM_PeriodElapsedCallback+0xf6>
			gripIntFlag = false;
 80036ec:	4b1f      	ldr	r3, [pc, #124]	; (800376c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80036f2:	2104      	movs	r1, #4
 80036f4:	481e      	ldr	r0, [pc, #120]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80036f6:	f002 f8fb 	bl	80058f0 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim3);
 80036fa:	481d      	ldr	r0, [pc, #116]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80036fc:	f001 ffde 	bl	80056bc <HAL_TIM_Base_Stop_IT>
			if (arm.State == arm.ArmGripPreMOVE) {
 8003700:	4b12      	ldr	r3, [pc, #72]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003702:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 8003706:	2b0a      	cmp	r3, #10
 8003708:	d104      	bne.n	8003714 <HAL_TIM_PeriodElapsedCallback+0xd0>
				arm.State = arm.ArmGripPreENDMOVE;
 800370a:	4b10      	ldr	r3, [pc, #64]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 800370c:	220b      	movs	r2, #11
 800370e:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8003712:	e008      	b.n	8003726 <HAL_TIM_PeriodElapsedCallback+0xe2>
			} else if (arm.State == arm.ArmGripMOVE) {
 8003714:	4b0d      	ldr	r3, [pc, #52]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003716:	f893 3137 	ldrb.w	r3, [r3, #311]	; 0x137
 800371a:	2b08      	cmp	r3, #8
 800371c:	d103      	bne.n	8003726 <HAL_TIM_PeriodElapsedCallback+0xe2>
				arm.State = arm.ArmGripENDMOVE;
 800371e:	4b0b      	ldr	r3, [pc, #44]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003720:	2209      	movs	r2, #9
 8003722:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
			cntImpulse3 = 0;
 8003726:	4b10      	ldr	r3, [pc, #64]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
			arm.stateMoveM3 = false;
 800372c:	4b07      	ldr	r3, [pc, #28]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x108>)
 800372e:	2200      	movs	r2, #0
 8003730:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
			timerFT3 = true;
 8003734:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003736:	2201      	movs	r2, #1
 8003738:	701a      	strb	r2, [r3, #0]
}
 800373a:	bf00      	nop
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40012c00 	.word	0x40012c00
 8003748:	2000024c 	.word	0x2000024c
 800374c:	20000258 	.word	0x20000258
 8003750:	2000008c 	.word	0x2000008c
 8003754:	20000209 	.word	0x20000209
 8003758:	20000250 	.word	0x20000250
 800375c:	200000d4 	.word	0x200000d4
 8003760:	2000020a 	.word	0x2000020a
 8003764:	40000400 	.word	0x40000400
 8003768:	20000254 	.word	0x20000254
 800376c:	2000020c 	.word	0x2000020c
 8003770:	2000011c 	.word	0x2000011c
 8003774:	2000020b 	.word	0x2000020b

08003778 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	//   ;  
	for (int t = 0; t <= 4; t++) {
 800377e:	2300      	movs	r3, #0
 8003780:	607b      	str	r3, [r7, #4]
 8003782:	e016      	b.n	80037b2 <Error_Handler+0x3a>
		for (int i = 0; i <= 200; i++) {
 8003784:	2300      	movs	r3, #0
 8003786:	603b      	str	r3, [r7, #0]
 8003788:	e00a      	b.n	80037a0 <Error_Handler+0x28>
			HAL_GPIO_TogglePin(Buser_GPIO_Port, Buser_Pin);
 800378a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800378e:	480c      	ldr	r0, [pc, #48]	; (80037c0 <Error_Handler+0x48>)
 8003790:	f000 fecd 	bl	800452e <HAL_GPIO_TogglePin>
			HAL_Delay(1);
 8003794:	2001      	movs	r0, #1
 8003796:	f000 fb3b 	bl	8003e10 <HAL_Delay>
		for (int i = 0; i <= 200; i++) {
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	3301      	adds	r3, #1
 800379e:	603b      	str	r3, [r7, #0]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2bc8      	cmp	r3, #200	; 0xc8
 80037a4:	ddf1      	ble.n	800378a <Error_Handler+0x12>
		}
		HAL_Delay(100);
 80037a6:	2064      	movs	r0, #100	; 0x64
 80037a8:	f000 fb32 	bl	8003e10 <HAL_Delay>
	for (int t = 0; t <= 4; t++) {
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3301      	adds	r3, #1
 80037b0:	607b      	str	r3, [r7, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	dde5      	ble.n	8003784 <Error_Handler+0xc>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037b8:	b672      	cpsid	i
}
 80037ba:	bf00      	nop
	}
	__disable_irq();
	while (1) {
 80037bc:	e7fe      	b.n	80037bc <Error_Handler+0x44>
 80037be:	bf00      	nop
 80037c0:	40010800 	.word	0x40010800

080037c4 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d109      	bne.n	80037e8 <_Z41__static_initialization_and_destruction_0ii+0x24>
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037da:	4293      	cmp	r3, r2
 80037dc:	d104      	bne.n	80037e8 <_Z41__static_initialization_and_destruction_0ii+0x24>
RoboArm arm(240.0, 124.0);
 80037de:	4a04      	ldr	r2, [pc, #16]	; (80037f0 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80037e0:	4904      	ldr	r1, [pc, #16]	; (80037f4 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80037e2:	4805      	ldr	r0, [pc, #20]	; (80037f8 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80037e4:	f7fd fd9e 	bl	8001324 <_ZN7RoboArmC1Eff>
}
 80037e8:	bf00      	nop
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	42f80000 	.word	0x42f80000
 80037f4:	43700000 	.word	0x43700000
 80037f8:	20000258 	.word	0x20000258

080037fc <_GLOBAL__sub_I_hspi1>:
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
 8003800:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003804:	2001      	movs	r0, #1
 8003806:	f7ff ffdd 	bl	80037c4 <_Z41__static_initialization_and_destruction_0ii>
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003812:	4b19      	ldr	r3, [pc, #100]	; (8003878 <HAL_MspInit+0x6c>)
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_MspInit+0x6c>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	6193      	str	r3, [r2, #24]
 800381e:	4b16      	ldr	r3, [pc, #88]	; (8003878 <HAL_MspInit+0x6c>)
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	60bb      	str	r3, [r7, #8]
 8003828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	4b13      	ldr	r3, [pc, #76]	; (8003878 <HAL_MspInit+0x6c>)
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	4a12      	ldr	r2, [pc, #72]	; (8003878 <HAL_MspInit+0x6c>)
 8003830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003834:	61d3      	str	r3, [r2, #28]
 8003836:	4b10      	ldr	r3, [pc, #64]	; (8003878 <HAL_MspInit+0x6c>)
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800383e:	607b      	str	r3, [r7, #4]
 8003840:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8003842:	2200      	movs	r2, #0
 8003844:	2105      	movs	r1, #5
 8003846:	2005      	movs	r0, #5
 8003848:	f000 fbdd 	bl	8004006 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800384c:	2005      	movs	r0, #5
 800384e:	f000 fbf6 	bl	800403e <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003852:	4b0a      	ldr	r3, [pc, #40]	; (800387c <HAL_MspInit+0x70>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	4a04      	ldr	r2, [pc, #16]	; (800387c <HAL_MspInit+0x70>)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000
 800387c:	40010000 	.word	0x40010000

08003880 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	; 0x28
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003888:	f107 0314 	add.w	r3, r7, #20
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	605a      	str	r2, [r3, #4]
 8003892:	609a      	str	r2, [r3, #8]
 8003894:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a26      	ldr	r2, [pc, #152]	; (8003934 <HAL_SPI_MspInit+0xb4>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d145      	bne.n	800392c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80038a0:	4b25      	ldr	r3, [pc, #148]	; (8003938 <HAL_SPI_MspInit+0xb8>)
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	4a24      	ldr	r2, [pc, #144]	; (8003938 <HAL_SPI_MspInit+0xb8>)
 80038a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80038aa:	6193      	str	r3, [r2, #24]
 80038ac:	4b22      	ldr	r3, [pc, #136]	; (8003938 <HAL_SPI_MspInit+0xb8>)
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038b4:	613b      	str	r3, [r7, #16]
 80038b6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038b8:	4b1f      	ldr	r3, [pc, #124]	; (8003938 <HAL_SPI_MspInit+0xb8>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	; (8003938 <HAL_SPI_MspInit+0xb8>)
 80038be:	f043 0308 	orr.w	r3, r3, #8
 80038c2:	6193      	str	r3, [r2, #24]
 80038c4:	4b1c      	ldr	r3, [pc, #112]	; (8003938 <HAL_SPI_MspInit+0xb8>)
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80038d0:	2328      	movs	r3, #40	; 0x28
 80038d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d4:	2302      	movs	r3, #2
 80038d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038d8:	2303      	movs	r3, #3
 80038da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038dc:	f107 0314 	add.w	r3, r7, #20
 80038e0:	4619      	mov	r1, r3
 80038e2:	4816      	ldr	r0, [pc, #88]	; (800393c <HAL_SPI_MspInit+0xbc>)
 80038e4:	f000 fc78 	bl	80041d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80038e8:	2310      	movs	r3, #16
 80038ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f0:	2300      	movs	r3, #0
 80038f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038f4:	f107 0314 	add.w	r3, r7, #20
 80038f8:	4619      	mov	r1, r3
 80038fa:	4810      	ldr	r0, [pc, #64]	; (800393c <HAL_SPI_MspInit+0xbc>)
 80038fc:	f000 fc6c 	bl	80041d8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003900:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <HAL_SPI_MspInit+0xc0>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	627b      	str	r3, [r7, #36]	; 0x24
 8003906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003908:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
 8003916:	4a0a      	ldr	r2, [pc, #40]	; (8003940 <HAL_SPI_MspInit+0xc0>)
 8003918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391a:	6053      	str	r3, [r2, #4]

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800391c:	2200      	movs	r2, #0
 800391e:	2105      	movs	r1, #5
 8003920:	2023      	movs	r0, #35	; 0x23
 8003922:	f000 fb70 	bl	8004006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003926:	2023      	movs	r0, #35	; 0x23
 8003928:	f000 fb89 	bl	800403e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800392c:	bf00      	nop
 800392e:	3728      	adds	r7, #40	; 0x28
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	40013000 	.word	0x40013000
 8003938:	40021000 	.word	0x40021000
 800393c:	40010c00 	.word	0x40010c00
 8003940:	40010000 	.word	0x40010000

08003944 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a27      	ldr	r2, [pc, #156]	; (80039f0 <HAL_TIM_PWM_MspInit+0xac>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d114      	bne.n	8003980 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003956:	4b27      	ldr	r3, [pc, #156]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	4a26      	ldr	r2, [pc, #152]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 800395c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003960:	6193      	str	r3, [r2, #24]
 8003962:	4b24      	ldr	r3, [pc, #144]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 800396e:	2200      	movs	r2, #0
 8003970:	2105      	movs	r1, #5
 8003972:	2019      	movs	r0, #25
 8003974:	f000 fb47 	bl	8004006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003978:	2019      	movs	r0, #25
 800397a:	f000 fb60 	bl	800403e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800397e:	e032      	b.n	80039e6 <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM2)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003988:	d114      	bne.n	80039b4 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800398a:	4b1a      	ldr	r3, [pc, #104]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	4a19      	ldr	r2, [pc, #100]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003990:	f043 0301 	orr.w	r3, r3, #1
 8003994:	61d3      	str	r3, [r2, #28]
 8003996:	4b17      	ldr	r3, [pc, #92]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003998:	69db      	ldr	r3, [r3, #28]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80039a2:	2200      	movs	r2, #0
 80039a4:	2105      	movs	r1, #5
 80039a6:	201c      	movs	r0, #28
 80039a8:	f000 fb2d 	bl	8004006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80039ac:	201c      	movs	r0, #28
 80039ae:	f000 fb46 	bl	800403e <HAL_NVIC_EnableIRQ>
}
 80039b2:	e018      	b.n	80039e6 <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM3)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a0f      	ldr	r2, [pc, #60]	; (80039f8 <HAL_TIM_PWM_MspInit+0xb4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d113      	bne.n	80039e6 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80039be:	4b0d      	ldr	r3, [pc, #52]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	4a0c      	ldr	r2, [pc, #48]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 80039c4:	f043 0302 	orr.w	r3, r3, #2
 80039c8:	61d3      	str	r3, [r2, #28]
 80039ca:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <HAL_TIM_PWM_MspInit+0xb0>)
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	60fb      	str	r3, [r7, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2105      	movs	r1, #5
 80039da:	201d      	movs	r0, #29
 80039dc:	f000 fb13 	bl	8004006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80039e0:	201d      	movs	r0, #29
 80039e2:	f000 fb2c 	bl	800403e <HAL_NVIC_EnableIRQ>
}
 80039e6:	bf00      	nop
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40012c00 	.word	0x40012c00
 80039f4:	40021000 	.word	0x40021000
 80039f8:	40000400 	.word	0x40000400

080039fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b08a      	sub	sp, #40	; 0x28
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a04:	f107 0318 	add.w	r3, r7, #24
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	605a      	str	r2, [r3, #4]
 8003a0e:	609a      	str	r2, [r3, #8]
 8003a10:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a2e      	ldr	r2, [pc, #184]	; (8003ad0 <HAL_TIM_MspPostInit+0xd4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d119      	bne.n	8003a50 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1c:	4b2d      	ldr	r3, [pc, #180]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	4a2c      	ldr	r2, [pc, #176]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a22:	f043 0304 	orr.w	r3, r3, #4
 8003a26:	6193      	str	r3, [r2, #24]
 8003a28:	4b2a      	ldr	r3, [pc, #168]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	617b      	str	r3, [r7, #20]
 8003a32:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3e:	2302      	movs	r3, #2
 8003a40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a42:	f107 0318 	add.w	r3, r7, #24
 8003a46:	4619      	mov	r1, r3
 8003a48:	4823      	ldr	r0, [pc, #140]	; (8003ad8 <HAL_TIM_MspPostInit+0xdc>)
 8003a4a:	f000 fbc5 	bl	80041d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003a4e:	e03a      	b.n	8003ac6 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM2)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a58:	d118      	bne.n	8003a8c <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	4a1d      	ldr	r2, [pc, #116]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a60:	f043 0304 	orr.w	r3, r3, #4
 8003a64:	6193      	str	r3, [r2, #24]
 8003a66:	4b1b      	ldr	r3, [pc, #108]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	f003 0304 	and.w	r3, r3, #4
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a72:	2302      	movs	r3, #2
 8003a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a76:	2302      	movs	r3, #2
 8003a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a7e:	f107 0318 	add.w	r3, r7, #24
 8003a82:	4619      	mov	r1, r3
 8003a84:	4814      	ldr	r0, [pc, #80]	; (8003ad8 <HAL_TIM_MspPostInit+0xdc>)
 8003a86:	f000 fba7 	bl	80041d8 <HAL_GPIO_Init>
}
 8003a8a:	e01c      	b.n	8003ac6 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM3)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a12      	ldr	r2, [pc, #72]	; (8003adc <HAL_TIM_MspPostInit+0xe0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d117      	bne.n	8003ac6 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a96:	4b0f      	ldr	r3, [pc, #60]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	4a0e      	ldr	r2, [pc, #56]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003a9c:	f043 0304 	orr.w	r3, r3, #4
 8003aa0:	6193      	str	r3, [r2, #24]
 8003aa2:	4b0c      	ldr	r3, [pc, #48]	; (8003ad4 <HAL_TIM_MspPostInit+0xd8>)
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003aae:	2380      	movs	r3, #128	; 0x80
 8003ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aba:	f107 0318 	add.w	r3, r7, #24
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4805      	ldr	r0, [pc, #20]	; (8003ad8 <HAL_TIM_MspPostInit+0xdc>)
 8003ac2:	f000 fb89 	bl	80041d8 <HAL_GPIO_Init>
}
 8003ac6:	bf00      	nop
 8003ac8:	3728      	adds	r7, #40	; 0x28
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	40012c00 	.word	0x40012c00
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	40010800 	.word	0x40010800
 8003adc:	40000400 	.word	0x40000400

08003ae0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08a      	sub	sp, #40	; 0x28
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae8:	f107 0318 	add.w	r3, r7, #24
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	605a      	str	r2, [r3, #4]
 8003af2:	609a      	str	r2, [r3, #8]
 8003af4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a3a      	ldr	r2, [pc, #232]	; (8003be4 <HAL_UART_MspInit+0x104>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d13a      	bne.n	8003b76 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b00:	4b39      	ldr	r3, [pc, #228]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	4a38      	ldr	r2, [pc, #224]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b0a:	6193      	str	r3, [r2, #24]
 8003b0c:	4b36      	ldr	r3, [pc, #216]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b18:	4b33      	ldr	r3, [pc, #204]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	4a32      	ldr	r2, [pc, #200]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b1e:	f043 0304 	orr.w	r3, r3, #4
 8003b22:	6193      	str	r3, [r2, #24]
 8003b24:	4b30      	ldr	r3, [pc, #192]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	f003 0304 	and.w	r3, r3, #4
 8003b2c:	613b      	str	r3, [r7, #16]
 8003b2e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003b30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b36:	2302      	movs	r3, #2
 8003b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b3e:	f107 0318 	add.w	r3, r7, #24
 8003b42:	4619      	mov	r1, r3
 8003b44:	4829      	ldr	r0, [pc, #164]	; (8003bec <HAL_UART_MspInit+0x10c>)
 8003b46:	f000 fb47 	bl	80041d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b50:	2300      	movs	r3, #0
 8003b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b54:	2301      	movs	r3, #1
 8003b56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b58:	f107 0318 	add.w	r3, r7, #24
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4823      	ldr	r0, [pc, #140]	; (8003bec <HAL_UART_MspInit+0x10c>)
 8003b60:	f000 fb3a 	bl	80041d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003b64:	2200      	movs	r2, #0
 8003b66:	2105      	movs	r1, #5
 8003b68:	2025      	movs	r0, #37	; 0x25
 8003b6a:	f000 fa4c 	bl	8004006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003b6e:	2025      	movs	r0, #37	; 0x25
 8003b70:	f000 fa65 	bl	800403e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003b74:	e032      	b.n	8003bdc <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a1d      	ldr	r2, [pc, #116]	; (8003bf0 <HAL_UART_MspInit+0x110>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d12d      	bne.n	8003bdc <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b80:	4b19      	ldr	r3, [pc, #100]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	4a18      	ldr	r2, [pc, #96]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b8a:	61d3      	str	r3, [r2, #28]
 8003b8c:	4b16      	ldr	r3, [pc, #88]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b98:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	4a12      	ldr	r2, [pc, #72]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003b9e:	f043 0304 	orr.w	r3, r3, #4
 8003ba2:	6193      	str	r3, [r2, #24]
 8003ba4:	4b10      	ldr	r3, [pc, #64]	; (8003be8 <HAL_UART_MspInit+0x108>)
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	f003 0304 	and.w	r3, r3, #4
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003bb0:	2304      	movs	r3, #4
 8003bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003bb4:	2312      	movs	r3, #18
 8003bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc0:	f107 0318 	add.w	r3, r7, #24
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4809      	ldr	r0, [pc, #36]	; (8003bec <HAL_UART_MspInit+0x10c>)
 8003bc8:	f000 fb06 	bl	80041d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003bcc:	2200      	movs	r2, #0
 8003bce:	2105      	movs	r1, #5
 8003bd0:	2026      	movs	r0, #38	; 0x26
 8003bd2:	f000 fa18 	bl	8004006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003bd6:	2026      	movs	r0, #38	; 0x26
 8003bd8:	f000 fa31 	bl	800403e <HAL_NVIC_EnableIRQ>
}
 8003bdc:	bf00      	nop
 8003bde:	3728      	adds	r7, #40	; 0x28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40013800 	.word	0x40013800
 8003be8:	40021000 	.word	0x40021000
 8003bec:	40010800 	.word	0x40010800
 8003bf0:	40004400 	.word	0x40004400

08003bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bf8:	e7fe      	b.n	8003bf8 <NMI_Handler+0x4>

08003bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bfe:	e7fe      	b.n	8003bfe <HardFault_Handler+0x4>

08003c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c04:	e7fe      	b.n	8003c04 <MemManage_Handler+0x4>

08003c06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c06:	b480      	push	{r7}
 8003c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c0a:	e7fe      	b.n	8003c0a <BusFault_Handler+0x4>

08003c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c10:	e7fe      	b.n	8003c10 <UsageFault_Handler+0x4>

08003c12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c12:	b480      	push	{r7}
 8003c14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c16:	bf00      	nop
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bc80      	pop	{r7}
 8003c1c:	4770      	bx	lr

08003c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c22:	bf00      	nop
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr

08003c2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c2e:	bf00      	nop
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bc80      	pop	{r7}
 8003c34:	4770      	bx	lr

08003c36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c3a:	f000 f8cd 	bl	8003dd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c3e:	bf00      	nop
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003c42:	b480      	push	{r7}
 8003c44:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003c46:	bf00      	nop
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr

08003c4e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EndCap3_Pin);
 8003c52:	2080      	movs	r0, #128	; 0x80
 8003c54:	f000 fc84 	bl	8004560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003c58:	bf00      	nop
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003c60:	4802      	ldr	r0, [pc, #8]	; (8003c6c <TIM1_UP_IRQHandler+0x10>)
 8003c62:	f001 fea9 	bl	80059b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003c66:	bf00      	nop
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	2000008c 	.word	0x2000008c

08003c70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003c74:	4802      	ldr	r0, [pc, #8]	; (8003c80 <TIM2_IRQHandler+0x10>)
 8003c76:	f001 fe9f 	bl	80059b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	200000d4 	.word	0x200000d4

08003c84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003c88:	4802      	ldr	r0, [pc, #8]	; (8003c94 <TIM3_IRQHandler+0x10>)
 8003c8a:	f001 fe95 	bl	80059b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003c8e:	bf00      	nop
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	2000011c 	.word	0x2000011c

08003c98 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003c9c:	4802      	ldr	r0, [pc, #8]	; (8003ca8 <SPI1_IRQHandler+0x10>)
 8003c9e:	f001 fac7 	bl	8005230 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003ca2:	bf00      	nop
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20000034 	.word	0x20000034

08003cac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003cb0:	4802      	ldr	r0, [pc, #8]	; (8003cbc <USART1_IRQHandler+0x10>)
 8003cb2:	f002 fc7f 	bl	80065b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003cb6:	bf00      	nop
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	20000164 	.word	0x20000164

08003cc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003cc4:	4802      	ldr	r0, [pc, #8]	; (8003cd0 <USART2_IRQHandler+0x10>)
 8003cc6:	f002 fc75 	bl	80065b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003cca:	bf00      	nop
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200001ac 	.word	0x200001ac

08003cd4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EndCap4_Pin);
 8003cd8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003cdc:	f000 fc40 	bl	8004560 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EndCap1_Pin);
 8003ce0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ce4:	f000 fc3c 	bl	8004560 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EndCap2_Pin);
 8003ce8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003cec:	f000 fc38 	bl	8004560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003cf0:	bf00      	nop
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003cf8:	bf00      	nop
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr

08003d00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003d00:	f7ff fff8 	bl	8003cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d04:	480b      	ldr	r0, [pc, #44]	; (8003d34 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003d06:	490c      	ldr	r1, [pc, #48]	; (8003d38 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003d08:	4a0c      	ldr	r2, [pc, #48]	; (8003d3c <LoopFillZerobss+0x16>)
  movs r3, #0
 8003d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d0c:	e002      	b.n	8003d14 <LoopCopyDataInit>

08003d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d12:	3304      	adds	r3, #4

08003d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d18:	d3f9      	bcc.n	8003d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d1a:	4a09      	ldr	r2, [pc, #36]	; (8003d40 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003d1c:	4c09      	ldr	r4, [pc, #36]	; (8003d44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d20:	e001      	b.n	8003d26 <LoopFillZerobss>

08003d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d24:	3204      	adds	r2, #4

08003d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d28:	d3fb      	bcc.n	8003d22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d2a:	f003 fa45 	bl	80071b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003d2e:	f7fe fd15 	bl	800275c <main>
  bx lr
 8003d32:	4770      	bx	lr
  ldr r0, =_sdata
 8003d34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d38:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8003d3c:	08007250 	.word	0x08007250
  ldr r2, =_sbss
 8003d40:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8003d44:	200003c8 	.word	0x200003c8

08003d48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003d48:	e7fe      	b.n	8003d48 <ADC1_2_IRQHandler>
	...

08003d4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d50:	4b08      	ldr	r3, [pc, #32]	; (8003d74 <HAL_Init+0x28>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a07      	ldr	r2, [pc, #28]	; (8003d74 <HAL_Init+0x28>)
 8003d56:	f043 0310 	orr.w	r3, r3, #16
 8003d5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d5c:	2003      	movs	r0, #3
 8003d5e:	f000 f947 	bl	8003ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d62:	200f      	movs	r0, #15
 8003d64:	f000 f808 	bl	8003d78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d68:	f7ff fd50 	bl	800380c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	40022000 	.word	0x40022000

08003d78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d80:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_InitTick+0x54>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	4b12      	ldr	r3, [pc, #72]	; (8003dd0 <HAL_InitTick+0x58>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 f95f 	bl	800405a <HAL_SYSTICK_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e00e      	b.n	8003dc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b0f      	cmp	r3, #15
 8003daa:	d80a      	bhi.n	8003dc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003dac:	2200      	movs	r2, #0
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003db4:	f000 f927 	bl	8004006 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003db8:	4a06      	ldr	r2, [pc, #24]	; (8003dd4 <HAL_InitTick+0x5c>)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e000      	b.n	8003dc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	2000000c 	.word	0x2000000c
 8003dd0:	20000014 	.word	0x20000014
 8003dd4:	20000010 	.word	0x20000010

08003dd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ddc:	4b05      	ldr	r3, [pc, #20]	; (8003df4 <HAL_IncTick+0x1c>)
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	461a      	mov	r2, r3
 8003de2:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <HAL_IncTick+0x20>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4413      	add	r3, r2
 8003de8:	4a03      	ldr	r2, [pc, #12]	; (8003df8 <HAL_IncTick+0x20>)
 8003dea:	6013      	str	r3, [r2, #0]
}
 8003dec:	bf00      	nop
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr
 8003df4:	20000014 	.word	0x20000014
 8003df8:	200003c4 	.word	0x200003c4

08003dfc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  return uwTick;
 8003e00:	4b02      	ldr	r3, [pc, #8]	; (8003e0c <HAL_GetTick+0x10>)
 8003e02:	681b      	ldr	r3, [r3, #0]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr
 8003e0c:	200003c4 	.word	0x200003c4

08003e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e18:	f7ff fff0 	bl	8003dfc <HAL_GetTick>
 8003e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e28:	d005      	beq.n	8003e36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e2a:	4b0a      	ldr	r3, [pc, #40]	; (8003e54 <HAL_Delay+0x44>)
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4413      	add	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e36:	bf00      	nop
 8003e38:	f7ff ffe0 	bl	8003dfc <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d8f7      	bhi.n	8003e38 <HAL_Delay+0x28>
  {
  }
}
 8003e48:	bf00      	nop
 8003e4a:	bf00      	nop
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	20000014 	.word	0x20000014

08003e58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e68:	4b0c      	ldr	r3, [pc, #48]	; (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e74:	4013      	ands	r3, r2
 8003e76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e8a:	4a04      	ldr	r2, [pc, #16]	; (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	60d3      	str	r3, [r2, #12]
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bc80      	pop	{r7}
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	f003 0307 	and.w	r3, r3, #7
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bc80      	pop	{r7}
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	db0b      	blt.n	8003ee6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ece:	79fb      	ldrb	r3, [r7, #7]
 8003ed0:	f003 021f 	and.w	r2, r3, #31
 8003ed4:	4906      	ldr	r1, [pc, #24]	; (8003ef0 <__NVIC_EnableIRQ+0x34>)
 8003ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	2001      	movs	r0, #1
 8003ede:	fa00 f202 	lsl.w	r2, r0, r2
 8003ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	e000e100 	.word	0xe000e100

08003ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	6039      	str	r1, [r7, #0]
 8003efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	db0a      	blt.n	8003f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	490c      	ldr	r1, [pc, #48]	; (8003f40 <__NVIC_SetPriority+0x4c>)
 8003f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f12:	0112      	lsls	r2, r2, #4
 8003f14:	b2d2      	uxtb	r2, r2
 8003f16:	440b      	add	r3, r1
 8003f18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f1c:	e00a      	b.n	8003f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	4908      	ldr	r1, [pc, #32]	; (8003f44 <__NVIC_SetPriority+0x50>)
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	f003 030f 	and.w	r3, r3, #15
 8003f2a:	3b04      	subs	r3, #4
 8003f2c:	0112      	lsls	r2, r2, #4
 8003f2e:	b2d2      	uxtb	r2, r2
 8003f30:	440b      	add	r3, r1
 8003f32:	761a      	strb	r2, [r3, #24]
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	e000e100 	.word	0xe000e100
 8003f44:	e000ed00 	.word	0xe000ed00

08003f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b089      	sub	sp, #36	; 0x24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f1c3 0307 	rsb	r3, r3, #7
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	bf28      	it	cs
 8003f66:	2304      	movcs	r3, #4
 8003f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	2b06      	cmp	r3, #6
 8003f70:	d902      	bls.n	8003f78 <NVIC_EncodePriority+0x30>
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	3b03      	subs	r3, #3
 8003f76:	e000      	b.n	8003f7a <NVIC_EncodePriority+0x32>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	fa02 f303 	lsl.w	r3, r2, r3
 8003f86:	43da      	mvns	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	401a      	ands	r2, r3
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9a:	43d9      	mvns	r1, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fa0:	4313      	orrs	r3, r2
         );
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3724      	adds	r7, #36	; 0x24
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bc80      	pop	{r7}
 8003faa:	4770      	bx	lr

08003fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fbc:	d301      	bcc.n	8003fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e00f      	b.n	8003fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fc2:	4a0a      	ldr	r2, [pc, #40]	; (8003fec <SysTick_Config+0x40>)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fca:	210f      	movs	r1, #15
 8003fcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fd0:	f7ff ff90 	bl	8003ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fd4:	4b05      	ldr	r3, [pc, #20]	; (8003fec <SysTick_Config+0x40>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fda:	4b04      	ldr	r3, [pc, #16]	; (8003fec <SysTick_Config+0x40>)
 8003fdc:	2207      	movs	r2, #7
 8003fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	e000e010 	.word	0xe000e010

08003ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff ff2d 	bl	8003e58 <__NVIC_SetPriorityGrouping>
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004006:	b580      	push	{r7, lr}
 8004008:	b086      	sub	sp, #24
 800400a:	af00      	add	r7, sp, #0
 800400c:	4603      	mov	r3, r0
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]
 8004012:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004014:	2300      	movs	r3, #0
 8004016:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004018:	f7ff ff42 	bl	8003ea0 <__NVIC_GetPriorityGrouping>
 800401c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	68b9      	ldr	r1, [r7, #8]
 8004022:	6978      	ldr	r0, [r7, #20]
 8004024:	f7ff ff90 	bl	8003f48 <NVIC_EncodePriority>
 8004028:	4602      	mov	r2, r0
 800402a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800402e:	4611      	mov	r1, r2
 8004030:	4618      	mov	r0, r3
 8004032:	f7ff ff5f 	bl	8003ef4 <__NVIC_SetPriority>
}
 8004036:	bf00      	nop
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b082      	sub	sp, #8
 8004042:	af00      	add	r7, sp, #0
 8004044:	4603      	mov	r3, r0
 8004046:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404c:	4618      	mov	r0, r3
 800404e:	f7ff ff35 	bl	8003ebc <__NVIC_EnableIRQ>
}
 8004052:	bf00      	nop
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b082      	sub	sp, #8
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7ff ffa2 	bl	8003fac <SysTick_Config>
 8004068:	4603      	mov	r3, r0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3708      	adds	r7, #8
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004072:	b480      	push	{r7}
 8004074:	b085      	sub	sp, #20
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d008      	beq.n	800409c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2204      	movs	r2, #4
 800408e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e020      	b.n	80040de <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 020e 	bic.w	r2, r2, #14
 80040aa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0201 	bic.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c4:	2101      	movs	r1, #1
 80040c6:	fa01 f202 	lsl.w	r2, r1, r2
 80040ca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d005      	beq.n	800410c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2204      	movs	r2, #4
 8004104:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	73fb      	strb	r3, [r7, #15]
 800410a:	e051      	b.n	80041b0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 020e 	bic.w	r2, r2, #14
 800411a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0201 	bic.w	r2, r2, #1
 800412a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a22      	ldr	r2, [pc, #136]	; (80041bc <HAL_DMA_Abort_IT+0xd4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d029      	beq.n	800418a <HAL_DMA_Abort_IT+0xa2>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a21      	ldr	r2, [pc, #132]	; (80041c0 <HAL_DMA_Abort_IT+0xd8>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d022      	beq.n	8004186 <HAL_DMA_Abort_IT+0x9e>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a1f      	ldr	r2, [pc, #124]	; (80041c4 <HAL_DMA_Abort_IT+0xdc>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d01a      	beq.n	8004180 <HAL_DMA_Abort_IT+0x98>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a1e      	ldr	r2, [pc, #120]	; (80041c8 <HAL_DMA_Abort_IT+0xe0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d012      	beq.n	800417a <HAL_DMA_Abort_IT+0x92>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a1c      	ldr	r2, [pc, #112]	; (80041cc <HAL_DMA_Abort_IT+0xe4>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00a      	beq.n	8004174 <HAL_DMA_Abort_IT+0x8c>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a1b      	ldr	r2, [pc, #108]	; (80041d0 <HAL_DMA_Abort_IT+0xe8>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d102      	bne.n	800416e <HAL_DMA_Abort_IT+0x86>
 8004168:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800416c:	e00e      	b.n	800418c <HAL_DMA_Abort_IT+0xa4>
 800416e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004172:	e00b      	b.n	800418c <HAL_DMA_Abort_IT+0xa4>
 8004174:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004178:	e008      	b.n	800418c <HAL_DMA_Abort_IT+0xa4>
 800417a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800417e:	e005      	b.n	800418c <HAL_DMA_Abort_IT+0xa4>
 8004180:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004184:	e002      	b.n	800418c <HAL_DMA_Abort_IT+0xa4>
 8004186:	2310      	movs	r3, #16
 8004188:	e000      	b.n	800418c <HAL_DMA_Abort_IT+0xa4>
 800418a:	2301      	movs	r3, #1
 800418c:	4a11      	ldr	r2, [pc, #68]	; (80041d4 <HAL_DMA_Abort_IT+0xec>)
 800418e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	4798      	blx	r3
    } 
  }
  return status;
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	40020008 	.word	0x40020008
 80041c0:	4002001c 	.word	0x4002001c
 80041c4:	40020030 	.word	0x40020030
 80041c8:	40020044 	.word	0x40020044
 80041cc:	40020058 	.word	0x40020058
 80041d0:	4002006c 	.word	0x4002006c
 80041d4:	40020000 	.word	0x40020000

080041d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041d8:	b480      	push	{r7}
 80041da:	b08b      	sub	sp, #44	; 0x2c
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041e2:	2300      	movs	r3, #0
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80041e6:	2300      	movs	r3, #0
 80041e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041ea:	e161      	b.n	80044b0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80041ec:	2201      	movs	r2, #1
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	69fa      	ldr	r2, [r7, #28]
 80041fc:	4013      	ands	r3, r2
 80041fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	429a      	cmp	r2, r3
 8004206:	f040 8150 	bne.w	80044aa <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	4a97      	ldr	r2, [pc, #604]	; (800446c <HAL_GPIO_Init+0x294>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d05e      	beq.n	80042d2 <HAL_GPIO_Init+0xfa>
 8004214:	4a95      	ldr	r2, [pc, #596]	; (800446c <HAL_GPIO_Init+0x294>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d875      	bhi.n	8004306 <HAL_GPIO_Init+0x12e>
 800421a:	4a95      	ldr	r2, [pc, #596]	; (8004470 <HAL_GPIO_Init+0x298>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d058      	beq.n	80042d2 <HAL_GPIO_Init+0xfa>
 8004220:	4a93      	ldr	r2, [pc, #588]	; (8004470 <HAL_GPIO_Init+0x298>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d86f      	bhi.n	8004306 <HAL_GPIO_Init+0x12e>
 8004226:	4a93      	ldr	r2, [pc, #588]	; (8004474 <HAL_GPIO_Init+0x29c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d052      	beq.n	80042d2 <HAL_GPIO_Init+0xfa>
 800422c:	4a91      	ldr	r2, [pc, #580]	; (8004474 <HAL_GPIO_Init+0x29c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d869      	bhi.n	8004306 <HAL_GPIO_Init+0x12e>
 8004232:	4a91      	ldr	r2, [pc, #580]	; (8004478 <HAL_GPIO_Init+0x2a0>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d04c      	beq.n	80042d2 <HAL_GPIO_Init+0xfa>
 8004238:	4a8f      	ldr	r2, [pc, #572]	; (8004478 <HAL_GPIO_Init+0x2a0>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d863      	bhi.n	8004306 <HAL_GPIO_Init+0x12e>
 800423e:	4a8f      	ldr	r2, [pc, #572]	; (800447c <HAL_GPIO_Init+0x2a4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d046      	beq.n	80042d2 <HAL_GPIO_Init+0xfa>
 8004244:	4a8d      	ldr	r2, [pc, #564]	; (800447c <HAL_GPIO_Init+0x2a4>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d85d      	bhi.n	8004306 <HAL_GPIO_Init+0x12e>
 800424a:	2b12      	cmp	r3, #18
 800424c:	d82a      	bhi.n	80042a4 <HAL_GPIO_Init+0xcc>
 800424e:	2b12      	cmp	r3, #18
 8004250:	d859      	bhi.n	8004306 <HAL_GPIO_Init+0x12e>
 8004252:	a201      	add	r2, pc, #4	; (adr r2, 8004258 <HAL_GPIO_Init+0x80>)
 8004254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004258:	080042d3 	.word	0x080042d3
 800425c:	080042ad 	.word	0x080042ad
 8004260:	080042bf 	.word	0x080042bf
 8004264:	08004301 	.word	0x08004301
 8004268:	08004307 	.word	0x08004307
 800426c:	08004307 	.word	0x08004307
 8004270:	08004307 	.word	0x08004307
 8004274:	08004307 	.word	0x08004307
 8004278:	08004307 	.word	0x08004307
 800427c:	08004307 	.word	0x08004307
 8004280:	08004307 	.word	0x08004307
 8004284:	08004307 	.word	0x08004307
 8004288:	08004307 	.word	0x08004307
 800428c:	08004307 	.word	0x08004307
 8004290:	08004307 	.word	0x08004307
 8004294:	08004307 	.word	0x08004307
 8004298:	08004307 	.word	0x08004307
 800429c:	080042b5 	.word	0x080042b5
 80042a0:	080042c9 	.word	0x080042c9
 80042a4:	4a76      	ldr	r2, [pc, #472]	; (8004480 <HAL_GPIO_Init+0x2a8>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80042aa:	e02c      	b.n	8004306 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	623b      	str	r3, [r7, #32]
          break;
 80042b2:	e029      	b.n	8004308 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	3304      	adds	r3, #4
 80042ba:	623b      	str	r3, [r7, #32]
          break;
 80042bc:	e024      	b.n	8004308 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	3308      	adds	r3, #8
 80042c4:	623b      	str	r3, [r7, #32]
          break;
 80042c6:	e01f      	b.n	8004308 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	330c      	adds	r3, #12
 80042ce:	623b      	str	r3, [r7, #32]
          break;
 80042d0:	e01a      	b.n	8004308 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d102      	bne.n	80042e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80042da:	2304      	movs	r3, #4
 80042dc:	623b      	str	r3, [r7, #32]
          break;
 80042de:	e013      	b.n	8004308 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d105      	bne.n	80042f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80042e8:	2308      	movs	r3, #8
 80042ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	69fa      	ldr	r2, [r7, #28]
 80042f0:	611a      	str	r2, [r3, #16]
          break;
 80042f2:	e009      	b.n	8004308 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80042f4:	2308      	movs	r3, #8
 80042f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	69fa      	ldr	r2, [r7, #28]
 80042fc:	615a      	str	r2, [r3, #20]
          break;
 80042fe:	e003      	b.n	8004308 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004300:	2300      	movs	r3, #0
 8004302:	623b      	str	r3, [r7, #32]
          break;
 8004304:	e000      	b.n	8004308 <HAL_GPIO_Init+0x130>
          break;
 8004306:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	2bff      	cmp	r3, #255	; 0xff
 800430c:	d801      	bhi.n	8004312 <HAL_GPIO_Init+0x13a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	e001      	b.n	8004316 <HAL_GPIO_Init+0x13e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	3304      	adds	r3, #4
 8004316:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	2bff      	cmp	r3, #255	; 0xff
 800431c:	d802      	bhi.n	8004324 <HAL_GPIO_Init+0x14c>
 800431e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	e002      	b.n	800432a <HAL_GPIO_Init+0x152>
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	3b08      	subs	r3, #8
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	210f      	movs	r1, #15
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	401a      	ands	r2, r3
 800433c:	6a39      	ldr	r1, [r7, #32]
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	fa01 f303 	lsl.w	r3, r1, r3
 8004344:	431a      	orrs	r2, r3
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 80a9 	beq.w	80044aa <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004358:	4b4a      	ldr	r3, [pc, #296]	; (8004484 <HAL_GPIO_Init+0x2ac>)
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	4a49      	ldr	r2, [pc, #292]	; (8004484 <HAL_GPIO_Init+0x2ac>)
 800435e:	f043 0301 	orr.w	r3, r3, #1
 8004362:	6193      	str	r3, [r2, #24]
 8004364:	4b47      	ldr	r3, [pc, #284]	; (8004484 <HAL_GPIO_Init+0x2ac>)
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	60bb      	str	r3, [r7, #8]
 800436e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004370:	4a45      	ldr	r2, [pc, #276]	; (8004488 <HAL_GPIO_Init+0x2b0>)
 8004372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004374:	089b      	lsrs	r3, r3, #2
 8004376:	3302      	adds	r3, #2
 8004378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800437c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	f003 0303 	and.w	r3, r3, #3
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	220f      	movs	r2, #15
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	43db      	mvns	r3, r3
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	4013      	ands	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a3d      	ldr	r2, [pc, #244]	; (800448c <HAL_GPIO_Init+0x2b4>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00d      	beq.n	80043b8 <HAL_GPIO_Init+0x1e0>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a3c      	ldr	r2, [pc, #240]	; (8004490 <HAL_GPIO_Init+0x2b8>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d007      	beq.n	80043b4 <HAL_GPIO_Init+0x1dc>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a3b      	ldr	r2, [pc, #236]	; (8004494 <HAL_GPIO_Init+0x2bc>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d101      	bne.n	80043b0 <HAL_GPIO_Init+0x1d8>
 80043ac:	2302      	movs	r3, #2
 80043ae:	e004      	b.n	80043ba <HAL_GPIO_Init+0x1e2>
 80043b0:	2303      	movs	r3, #3
 80043b2:	e002      	b.n	80043ba <HAL_GPIO_Init+0x1e2>
 80043b4:	2301      	movs	r3, #1
 80043b6:	e000      	b.n	80043ba <HAL_GPIO_Init+0x1e2>
 80043b8:	2300      	movs	r3, #0
 80043ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043bc:	f002 0203 	and.w	r2, r2, #3
 80043c0:	0092      	lsls	r2, r2, #2
 80043c2:	4093      	lsls	r3, r2
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80043ca:	492f      	ldr	r1, [pc, #188]	; (8004488 <HAL_GPIO_Init+0x2b0>)
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	089b      	lsrs	r3, r3, #2
 80043d0:	3302      	adds	r3, #2
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d006      	beq.n	80043f2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80043e4:	4b2c      	ldr	r3, [pc, #176]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	492b      	ldr	r1, [pc, #172]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	608b      	str	r3, [r1, #8]
 80043f0:	e006      	b.n	8004400 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80043f2:	4b29      	ldr	r3, [pc, #164]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 80043f4:	689a      	ldr	r2, [r3, #8]
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	43db      	mvns	r3, r3
 80043fa:	4927      	ldr	r1, [pc, #156]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d006      	beq.n	800441a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800440c:	4b22      	ldr	r3, [pc, #136]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	4921      	ldr	r1, [pc, #132]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	4313      	orrs	r3, r2
 8004416:	60cb      	str	r3, [r1, #12]
 8004418:	e006      	b.n	8004428 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800441a:	4b1f      	ldr	r3, [pc, #124]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	43db      	mvns	r3, r3
 8004422:	491d      	ldr	r1, [pc, #116]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 8004424:	4013      	ands	r3, r2
 8004426:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d006      	beq.n	8004442 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004434:	4b18      	ldr	r3, [pc, #96]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	4917      	ldr	r1, [pc, #92]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
 8004440:	e006      	b.n	8004450 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004442:	4b15      	ldr	r3, [pc, #84]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	43db      	mvns	r3, r3
 800444a:	4913      	ldr	r1, [pc, #76]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 800444c:	4013      	ands	r3, r2
 800444e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01f      	beq.n	800449c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800445c:	4b0e      	ldr	r3, [pc, #56]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	490d      	ldr	r1, [pc, #52]	; (8004498 <HAL_GPIO_Init+0x2c0>)
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	4313      	orrs	r3, r2
 8004466:	600b      	str	r3, [r1, #0]
 8004468:	e01f      	b.n	80044aa <HAL_GPIO_Init+0x2d2>
 800446a:	bf00      	nop
 800446c:	10320000 	.word	0x10320000
 8004470:	10310000 	.word	0x10310000
 8004474:	10220000 	.word	0x10220000
 8004478:	10210000 	.word	0x10210000
 800447c:	10120000 	.word	0x10120000
 8004480:	10110000 	.word	0x10110000
 8004484:	40021000 	.word	0x40021000
 8004488:	40010000 	.word	0x40010000
 800448c:	40010800 	.word	0x40010800
 8004490:	40010c00 	.word	0x40010c00
 8004494:	40011000 	.word	0x40011000
 8004498:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800449c:	4b0b      	ldr	r3, [pc, #44]	; (80044cc <HAL_GPIO_Init+0x2f4>)
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	4909      	ldr	r1, [pc, #36]	; (80044cc <HAL_GPIO_Init+0x2f4>)
 80044a6:	4013      	ands	r3, r2
 80044a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80044aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ac:	3301      	adds	r3, #1
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b6:	fa22 f303 	lsr.w	r3, r2, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f47f ae96 	bne.w	80041ec <HAL_GPIO_Init+0x14>
  }
}
 80044c0:	bf00      	nop
 80044c2:	bf00      	nop
 80044c4:	372c      	adds	r7, #44	; 0x2c
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	40010400 	.word	0x40010400

080044d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	887b      	ldrh	r3, [r7, #2]
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d002      	beq.n	80044ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
 80044ec:	e001      	b.n	80044f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044ee:	2300      	movs	r3, #0
 80044f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr

080044fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044fe:	b480      	push	{r7}
 8004500:	b083      	sub	sp, #12
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
 8004506:	460b      	mov	r3, r1
 8004508:	807b      	strh	r3, [r7, #2]
 800450a:	4613      	mov	r3, r2
 800450c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800450e:	787b      	ldrb	r3, [r7, #1]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004514:	887a      	ldrh	r2, [r7, #2]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800451a:	e003      	b.n	8004524 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800451c:	887b      	ldrh	r3, [r7, #2]
 800451e:	041a      	lsls	r2, r3, #16
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	611a      	str	r2, [r3, #16]
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr

0800452e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800452e:	b480      	push	{r7}
 8004530:	b085      	sub	sp, #20
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	460b      	mov	r3, r1
 8004538:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004540:	887a      	ldrh	r2, [r7, #2]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	4013      	ands	r3, r2
 8004546:	041a      	lsls	r2, r3, #16
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	43d9      	mvns	r1, r3
 800454c:	887b      	ldrh	r3, [r7, #2]
 800454e:	400b      	ands	r3, r1
 8004550:	431a      	orrs	r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	611a      	str	r2, [r3, #16]
}
 8004556:	bf00      	nop
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800456a:	4b08      	ldr	r3, [pc, #32]	; (800458c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800456c:	695a      	ldr	r2, [r3, #20]
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	4013      	ands	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d006      	beq.n	8004584 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004576:	4a05      	ldr	r2, [pc, #20]	; (800458c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800457c:	88fb      	ldrh	r3, [r7, #6]
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe ff14 	bl	80033ac <HAL_GPIO_EXTI_Callback>
  }
}
 8004584:	bf00      	nop
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	40010400 	.word	0x40010400

08004590 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e272      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 8087 	beq.w	80046be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045b0:	4b92      	ldr	r3, [pc, #584]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f003 030c 	and.w	r3, r3, #12
 80045b8:	2b04      	cmp	r3, #4
 80045ba:	d00c      	beq.n	80045d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045bc:	4b8f      	ldr	r3, [pc, #572]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 030c 	and.w	r3, r3, #12
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d112      	bne.n	80045ee <HAL_RCC_OscConfig+0x5e>
 80045c8:	4b8c      	ldr	r3, [pc, #560]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d4:	d10b      	bne.n	80045ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d6:	4b89      	ldr	r3, [pc, #548]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d06c      	beq.n	80046bc <HAL_RCC_OscConfig+0x12c>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d168      	bne.n	80046bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e24c      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f6:	d106      	bne.n	8004606 <HAL_RCC_OscConfig+0x76>
 80045f8:	4b80      	ldr	r3, [pc, #512]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a7f      	ldr	r2, [pc, #508]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80045fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	e02e      	b.n	8004664 <HAL_RCC_OscConfig+0xd4>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10c      	bne.n	8004628 <HAL_RCC_OscConfig+0x98>
 800460e:	4b7b      	ldr	r3, [pc, #492]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a7a      	ldr	r2, [pc, #488]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004614:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	4b78      	ldr	r3, [pc, #480]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a77      	ldr	r2, [pc, #476]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004620:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e01d      	b.n	8004664 <HAL_RCC_OscConfig+0xd4>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004630:	d10c      	bne.n	800464c <HAL_RCC_OscConfig+0xbc>
 8004632:	4b72      	ldr	r3, [pc, #456]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a71      	ldr	r2, [pc, #452]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004638:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	4b6f      	ldr	r3, [pc, #444]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a6e      	ldr	r2, [pc, #440]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	e00b      	b.n	8004664 <HAL_RCC_OscConfig+0xd4>
 800464c:	4b6b      	ldr	r3, [pc, #428]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a6a      	ldr	r2, [pc, #424]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004652:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	4b68      	ldr	r3, [pc, #416]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a67      	ldr	r2, [pc, #412]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 800465e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004662:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d013      	beq.n	8004694 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800466c:	f7ff fbc6 	bl	8003dfc <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004674:	f7ff fbc2 	bl	8003dfc <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b64      	cmp	r3, #100	; 0x64
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e200      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004686:	4b5d      	ldr	r3, [pc, #372]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0xe4>
 8004692:	e014      	b.n	80046be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004694:	f7ff fbb2 	bl	8003dfc <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800469a:	e008      	b.n	80046ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800469c:	f7ff fbae 	bl	8003dfc <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b64      	cmp	r3, #100	; 0x64
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e1ec      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ae:	4b53      	ldr	r3, [pc, #332]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f0      	bne.n	800469c <HAL_RCC_OscConfig+0x10c>
 80046ba:	e000      	b.n	80046be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d063      	beq.n	8004792 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046ca:	4b4c      	ldr	r3, [pc, #304]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f003 030c 	and.w	r3, r3, #12
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00b      	beq.n	80046ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046d6:	4b49      	ldr	r3, [pc, #292]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f003 030c 	and.w	r3, r3, #12
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d11c      	bne.n	800471c <HAL_RCC_OscConfig+0x18c>
 80046e2:	4b46      	ldr	r3, [pc, #280]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d116      	bne.n	800471c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ee:	4b43      	ldr	r3, [pc, #268]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d005      	beq.n	8004706 <HAL_RCC_OscConfig+0x176>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d001      	beq.n	8004706 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e1c0      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004706:	4b3d      	ldr	r3, [pc, #244]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	4939      	ldr	r1, [pc, #228]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004716:	4313      	orrs	r3, r2
 8004718:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800471a:	e03a      	b.n	8004792 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d020      	beq.n	8004766 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004724:	4b36      	ldr	r3, [pc, #216]	; (8004800 <HAL_RCC_OscConfig+0x270>)
 8004726:	2201      	movs	r2, #1
 8004728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800472a:	f7ff fb67 	bl	8003dfc <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004730:	e008      	b.n	8004744 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004732:	f7ff fb63 	bl	8003dfc <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e1a1      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004744:	4b2d      	ldr	r3, [pc, #180]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0f0      	beq.n	8004732 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004750:	4b2a      	ldr	r3, [pc, #168]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	4927      	ldr	r1, [pc, #156]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004760:	4313      	orrs	r3, r2
 8004762:	600b      	str	r3, [r1, #0]
 8004764:	e015      	b.n	8004792 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004766:	4b26      	ldr	r3, [pc, #152]	; (8004800 <HAL_RCC_OscConfig+0x270>)
 8004768:	2200      	movs	r2, #0
 800476a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476c:	f7ff fb46 	bl	8003dfc <HAL_GetTick>
 8004770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004774:	f7ff fb42 	bl	8003dfc <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e180      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004786:	4b1d      	ldr	r3, [pc, #116]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f0      	bne.n	8004774 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0308 	and.w	r3, r3, #8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d03a      	beq.n	8004814 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d019      	beq.n	80047da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a6:	4b17      	ldr	r3, [pc, #92]	; (8004804 <HAL_RCC_OscConfig+0x274>)
 80047a8:	2201      	movs	r2, #1
 80047aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ac:	f7ff fb26 	bl	8003dfc <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047b4:	f7ff fb22 	bl	8003dfc <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e160      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c6:	4b0d      	ldr	r3, [pc, #52]	; (80047fc <HAL_RCC_OscConfig+0x26c>)
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0f0      	beq.n	80047b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047d2:	2001      	movs	r0, #1
 80047d4:	f000 fada 	bl	8004d8c <RCC_Delay>
 80047d8:	e01c      	b.n	8004814 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047da:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <HAL_RCC_OscConfig+0x274>)
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e0:	f7ff fb0c 	bl	8003dfc <HAL_GetTick>
 80047e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e6:	e00f      	b.n	8004808 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047e8:	f7ff fb08 	bl	8003dfc <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d908      	bls.n	8004808 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e146      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
 80047fa:	bf00      	nop
 80047fc:	40021000 	.word	0x40021000
 8004800:	42420000 	.word	0x42420000
 8004804:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004808:	4b92      	ldr	r3, [pc, #584]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	f003 0302 	and.w	r3, r3, #2
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e9      	bne.n	80047e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 80a6 	beq.w	800496e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004822:	2300      	movs	r3, #0
 8004824:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004826:	4b8b      	ldr	r3, [pc, #556]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10d      	bne.n	800484e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004832:	4b88      	ldr	r3, [pc, #544]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004834:	69db      	ldr	r3, [r3, #28]
 8004836:	4a87      	ldr	r2, [pc, #540]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800483c:	61d3      	str	r3, [r2, #28]
 800483e:	4b85      	ldr	r3, [pc, #532]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004840:	69db      	ldr	r3, [r3, #28]
 8004842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800484a:	2301      	movs	r3, #1
 800484c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800484e:	4b82      	ldr	r3, [pc, #520]	; (8004a58 <HAL_RCC_OscConfig+0x4c8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004856:	2b00      	cmp	r3, #0
 8004858:	d118      	bne.n	800488c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800485a:	4b7f      	ldr	r3, [pc, #508]	; (8004a58 <HAL_RCC_OscConfig+0x4c8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a7e      	ldr	r2, [pc, #504]	; (8004a58 <HAL_RCC_OscConfig+0x4c8>)
 8004860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004866:	f7ff fac9 	bl	8003dfc <HAL_GetTick>
 800486a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800486e:	f7ff fac5 	bl	8003dfc <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b64      	cmp	r3, #100	; 0x64
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e103      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004880:	4b75      	ldr	r3, [pc, #468]	; (8004a58 <HAL_RCC_OscConfig+0x4c8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0f0      	beq.n	800486e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d106      	bne.n	80048a2 <HAL_RCC_OscConfig+0x312>
 8004894:	4b6f      	ldr	r3, [pc, #444]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	4a6e      	ldr	r2, [pc, #440]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 800489a:	f043 0301 	orr.w	r3, r3, #1
 800489e:	6213      	str	r3, [r2, #32]
 80048a0:	e02d      	b.n	80048fe <HAL_RCC_OscConfig+0x36e>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10c      	bne.n	80048c4 <HAL_RCC_OscConfig+0x334>
 80048aa:	4b6a      	ldr	r3, [pc, #424]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	4a69      	ldr	r2, [pc, #420]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048b0:	f023 0301 	bic.w	r3, r3, #1
 80048b4:	6213      	str	r3, [r2, #32]
 80048b6:	4b67      	ldr	r3, [pc, #412]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	4a66      	ldr	r2, [pc, #408]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048bc:	f023 0304 	bic.w	r3, r3, #4
 80048c0:	6213      	str	r3, [r2, #32]
 80048c2:	e01c      	b.n	80048fe <HAL_RCC_OscConfig+0x36e>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	2b05      	cmp	r3, #5
 80048ca:	d10c      	bne.n	80048e6 <HAL_RCC_OscConfig+0x356>
 80048cc:	4b61      	ldr	r3, [pc, #388]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	4a60      	ldr	r2, [pc, #384]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048d2:	f043 0304 	orr.w	r3, r3, #4
 80048d6:	6213      	str	r3, [r2, #32]
 80048d8:	4b5e      	ldr	r3, [pc, #376]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	4a5d      	ldr	r2, [pc, #372]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048de:	f043 0301 	orr.w	r3, r3, #1
 80048e2:	6213      	str	r3, [r2, #32]
 80048e4:	e00b      	b.n	80048fe <HAL_RCC_OscConfig+0x36e>
 80048e6:	4b5b      	ldr	r3, [pc, #364]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	4a5a      	ldr	r2, [pc, #360]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048ec:	f023 0301 	bic.w	r3, r3, #1
 80048f0:	6213      	str	r3, [r2, #32]
 80048f2:	4b58      	ldr	r3, [pc, #352]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	4a57      	ldr	r2, [pc, #348]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80048f8:	f023 0304 	bic.w	r3, r3, #4
 80048fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d015      	beq.n	8004932 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004906:	f7ff fa79 	bl	8003dfc <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800490c:	e00a      	b.n	8004924 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490e:	f7ff fa75 	bl	8003dfc <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	f241 3288 	movw	r2, #5000	; 0x1388
 800491c:	4293      	cmp	r3, r2
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e0b1      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004924:	4b4b      	ldr	r3, [pc, #300]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004926:	6a1b      	ldr	r3, [r3, #32]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0ee      	beq.n	800490e <HAL_RCC_OscConfig+0x37e>
 8004930:	e014      	b.n	800495c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004932:	f7ff fa63 	bl	8003dfc <HAL_GetTick>
 8004936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004938:	e00a      	b.n	8004950 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493a:	f7ff fa5f 	bl	8003dfc <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	f241 3288 	movw	r2, #5000	; 0x1388
 8004948:	4293      	cmp	r3, r2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e09b      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004950:	4b40      	ldr	r3, [pc, #256]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1ee      	bne.n	800493a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800495c:	7dfb      	ldrb	r3, [r7, #23]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d105      	bne.n	800496e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004962:	4b3c      	ldr	r3, [pc, #240]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	4a3b      	ldr	r2, [pc, #236]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004968:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800496c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 8087 	beq.w	8004a86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004978:	4b36      	ldr	r3, [pc, #216]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 030c 	and.w	r3, r3, #12
 8004980:	2b08      	cmp	r3, #8
 8004982:	d061      	beq.n	8004a48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	69db      	ldr	r3, [r3, #28]
 8004988:	2b02      	cmp	r3, #2
 800498a:	d146      	bne.n	8004a1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800498c:	4b33      	ldr	r3, [pc, #204]	; (8004a5c <HAL_RCC_OscConfig+0x4cc>)
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004992:	f7ff fa33 	bl	8003dfc <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800499a:	f7ff fa2f 	bl	8003dfc <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e06d      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ac:	4b29      	ldr	r3, [pc, #164]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1f0      	bne.n	800499a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049c0:	d108      	bne.n	80049d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049c2:	4b24      	ldr	r3, [pc, #144]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	4921      	ldr	r1, [pc, #132]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049d4:	4b1f      	ldr	r3, [pc, #124]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a19      	ldr	r1, [r3, #32]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	430b      	orrs	r3, r1
 80049e6:	491b      	ldr	r1, [pc, #108]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049ec:	4b1b      	ldr	r3, [pc, #108]	; (8004a5c <HAL_RCC_OscConfig+0x4cc>)
 80049ee:	2201      	movs	r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f2:	f7ff fa03 	bl	8003dfc <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049fa:	f7ff f9ff 	bl	8003dfc <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e03d      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a0c:	4b11      	ldr	r3, [pc, #68]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x46a>
 8004a18:	e035      	b.n	8004a86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1a:	4b10      	ldr	r3, [pc, #64]	; (8004a5c <HAL_RCC_OscConfig+0x4cc>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a20:	f7ff f9ec 	bl	8003dfc <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a28:	f7ff f9e8 	bl	8003dfc <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e026      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a3a:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <HAL_RCC_OscConfig+0x4c4>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0x498>
 8004a46:	e01e      	b.n	8004a86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	69db      	ldr	r3, [r3, #28]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e019      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
 8004a54:	40021000 	.word	0x40021000
 8004a58:	40007000 	.word	0x40007000
 8004a5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a60:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <HAL_RCC_OscConfig+0x500>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d106      	bne.n	8004a82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d001      	beq.n	8004a86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3718      	adds	r7, #24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40021000 	.word	0x40021000

08004a94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e0d0      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa8:	4b6a      	ldr	r3, [pc, #424]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0307 	and.w	r3, r3, #7
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d910      	bls.n	8004ad8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab6:	4b67      	ldr	r3, [pc, #412]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f023 0207 	bic.w	r2, r3, #7
 8004abe:	4965      	ldr	r1, [pc, #404]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac6:	4b63      	ldr	r3, [pc, #396]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	683a      	ldr	r2, [r7, #0]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d001      	beq.n	8004ad8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e0b8      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d020      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004af0:	4b59      	ldr	r3, [pc, #356]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	4a58      	ldr	r2, [pc, #352]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004af6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004afa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d005      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b08:	4b53      	ldr	r3, [pc, #332]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	4a52      	ldr	r2, [pc, #328]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004b12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b14:	4b50      	ldr	r3, [pc, #320]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	494d      	ldr	r1, [pc, #308]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d040      	beq.n	8004bb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d107      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	4b47      	ldr	r3, [pc, #284]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d115      	bne.n	8004b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e07f      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d107      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b52:	4b41      	ldr	r3, [pc, #260]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d109      	bne.n	8004b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e073      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b62:	4b3d      	ldr	r3, [pc, #244]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e06b      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b72:	4b39      	ldr	r3, [pc, #228]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f023 0203 	bic.w	r2, r3, #3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	4936      	ldr	r1, [pc, #216]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b84:	f7ff f93a 	bl	8003dfc <HAL_GetTick>
 8004b88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8a:	e00a      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b8c:	f7ff f936 	bl	8003dfc <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e053      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba2:	4b2d      	ldr	r3, [pc, #180]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f003 020c 	and.w	r2, r3, #12
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d1eb      	bne.n	8004b8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bb4:	4b27      	ldr	r3, [pc, #156]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d210      	bcs.n	8004be4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bc2:	4b24      	ldr	r3, [pc, #144]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f023 0207 	bic.w	r2, r3, #7
 8004bca:	4922      	ldr	r1, [pc, #136]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd2:	4b20      	ldr	r3, [pc, #128]	; (8004c54 <HAL_RCC_ClockConfig+0x1c0>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d001      	beq.n	8004be4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e032      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0304 	and.w	r3, r3, #4
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d008      	beq.n	8004c02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf0:	4b19      	ldr	r3, [pc, #100]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	4916      	ldr	r1, [pc, #88]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0308 	and.w	r3, r3, #8
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d009      	beq.n	8004c22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c0e:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	490e      	ldr	r1, [pc, #56]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c22:	f000 f82d 	bl	8004c80 <HAL_RCC_GetSysClockFreq>
 8004c26:	4602      	mov	r2, r0
 8004c28:	4b0b      	ldr	r3, [pc, #44]	; (8004c58 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	091b      	lsrs	r3, r3, #4
 8004c2e:	f003 030f 	and.w	r3, r3, #15
 8004c32:	490a      	ldr	r1, [pc, #40]	; (8004c5c <HAL_RCC_ClockConfig+0x1c8>)
 8004c34:	5ccb      	ldrb	r3, [r1, r3]
 8004c36:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3a:	4a09      	ldr	r2, [pc, #36]	; (8004c60 <HAL_RCC_ClockConfig+0x1cc>)
 8004c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c3e:	4b09      	ldr	r3, [pc, #36]	; (8004c64 <HAL_RCC_ClockConfig+0x1d0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff f898 	bl	8003d78 <HAL_InitTick>

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	40022000 	.word	0x40022000
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	08007218 	.word	0x08007218
 8004c60:	2000000c 	.word	0x2000000c
 8004c64:	20000010 	.word	0x20000010

08004c68 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004c6c:	4b03      	ldr	r3, [pc, #12]	; (8004c7c <HAL_RCC_EnableCSS+0x14>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]
}
 8004c72:	bf00      	nop
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	4242004c 	.word	0x4242004c

08004c80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60bb      	str	r3, [r7, #8]
 8004c8e:	2300      	movs	r3, #0
 8004c90:	617b      	str	r3, [r7, #20]
 8004c92:	2300      	movs	r3, #0
 8004c94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c96:	2300      	movs	r3, #0
 8004c98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c9a:	4b1e      	ldr	r3, [pc, #120]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f003 030c 	and.w	r3, r3, #12
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d002      	beq.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x30>
 8004caa:	2b08      	cmp	r3, #8
 8004cac:	d003      	beq.n	8004cb6 <HAL_RCC_GetSysClockFreq+0x36>
 8004cae:	e027      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cb0:	4b19      	ldr	r3, [pc, #100]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cb2:	613b      	str	r3, [r7, #16]
      break;
 8004cb4:	e027      	b.n	8004d06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	0c9b      	lsrs	r3, r3, #18
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	4a17      	ldr	r2, [pc, #92]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004cc0:	5cd3      	ldrb	r3, [r2, r3]
 8004cc2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d010      	beq.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cce:	4b11      	ldr	r3, [pc, #68]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x94>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	0c5b      	lsrs	r3, r3, #17
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	4a11      	ldr	r2, [pc, #68]	; (8004d20 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004cda:	5cd3      	ldrb	r3, [r2, r3]
 8004cdc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a0d      	ldr	r2, [pc, #52]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ce2:	fb03 f202 	mul.w	r2, r3, r2
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	e004      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a0c      	ldr	r2, [pc, #48]	; (8004d24 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004cf4:	fb02 f303 	mul.w	r3, r2, r3
 8004cf8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	613b      	str	r3, [r7, #16]
      break;
 8004cfe:	e002      	b.n	8004d06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d00:	4b05      	ldr	r3, [pc, #20]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d02:	613b      	str	r3, [r7, #16]
      break;
 8004d04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d06:	693b      	ldr	r3, [r7, #16]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	371c      	adds	r7, #28
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40021000 	.word	0x40021000
 8004d18:	007a1200 	.word	0x007a1200
 8004d1c:	08007230 	.word	0x08007230
 8004d20:	08007240 	.word	0x08007240
 8004d24:	003d0900 	.word	0x003d0900

08004d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d2c:	4b02      	ldr	r3, [pc, #8]	; (8004d38 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bc80      	pop	{r7}
 8004d36:	4770      	bx	lr
 8004d38:	2000000c 	.word	0x2000000c

08004d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d40:	f7ff fff2 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8004d44:	4602      	mov	r2, r0
 8004d46:	4b05      	ldr	r3, [pc, #20]	; (8004d5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	4903      	ldr	r1, [pc, #12]	; (8004d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d52:	5ccb      	ldrb	r3, [r1, r3]
 8004d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	08007228 	.word	0x08007228

08004d64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d68:	f7ff ffde 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	4b05      	ldr	r3, [pc, #20]	; (8004d84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	0adb      	lsrs	r3, r3, #11
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	4903      	ldr	r1, [pc, #12]	; (8004d88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d7a:	5ccb      	ldrb	r3, [r1, r3]
 8004d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	40021000 	.word	0x40021000
 8004d88:	08007228 	.word	0x08007228

08004d8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d94:	4b0a      	ldr	r3, [pc, #40]	; (8004dc0 <RCC_Delay+0x34>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a0a      	ldr	r2, [pc, #40]	; (8004dc4 <RCC_Delay+0x38>)
 8004d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9e:	0a5b      	lsrs	r3, r3, #9
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	fb02 f303 	mul.w	r3, r2, r3
 8004da6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004da8:	bf00      	nop
  }
  while (Delay --);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	1e5a      	subs	r2, r3, #1
 8004dae:	60fa      	str	r2, [r7, #12]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1f9      	bne.n	8004da8 <RCC_Delay+0x1c>
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bc80      	pop	{r7}
 8004dbe:	4770      	bx	lr
 8004dc0:	2000000c 	.word	0x2000000c
 8004dc4:	10624dd3 	.word	0x10624dd3

08004dc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e076      	b.n	8004ec8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d108      	bne.n	8004df4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dea:	d009      	beq.n	8004e00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	61da      	str	r2, [r3, #28]
 8004df2:	e005      	b.n	8004e00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d106      	bne.n	8004e20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f7fe fd30 	bl	8003880 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e48:	431a      	orrs	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e70:	431a      	orrs	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69db      	ldr	r3, [r3, #28]
 8004e76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e84:	ea42 0103 	orr.w	r1, r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	0c1a      	lsrs	r2, r3, #16
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f002 0204 	and.w	r2, r2, #4
 8004ea6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	69da      	ldr	r2, [r3, #28]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004eb6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3708      	adds	r7, #8
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b08c      	sub	sp, #48	; 0x30
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x26>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e198      	b.n	8005228 <HAL_SPI_TransmitReceive+0x358>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004efe:	f7fe ff7d 	bl	8003dfc <HAL_GetTick>
 8004f02:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004f14:	887b      	ldrh	r3, [r7, #2]
 8004f16:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d00f      	beq.n	8004f40 <HAL_SPI_TransmitReceive+0x70>
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f26:	d107      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d103      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x68>
 8004f30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f34:	2b04      	cmp	r3, #4
 8004f36:	d003      	beq.n	8004f40 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004f38:	2302      	movs	r3, #2
 8004f3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f3e:	e16d      	b.n	800521c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <HAL_SPI_TransmitReceive+0x82>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <HAL_SPI_TransmitReceive+0x82>
 8004f4c:	887b      	ldrh	r3, [r7, #2]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d103      	bne.n	8004f5a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f58:	e160      	b.n	800521c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d003      	beq.n	8004f6e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2205      	movs	r2, #5
 8004f6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	887a      	ldrh	r2, [r7, #2]
 8004f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	887a      	ldrh	r2, [r7, #2]
 8004f84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	887a      	ldrh	r2, [r7, #2]
 8004f90:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	887a      	ldrh	r2, [r7, #2]
 8004f96:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fae:	2b40      	cmp	r3, #64	; 0x40
 8004fb0:	d007      	beq.n	8004fc2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fca:	d17c      	bne.n	80050c6 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <HAL_SPI_TransmitReceive+0x10a>
 8004fd4:	8b7b      	ldrh	r3, [r7, #26]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d16a      	bne.n	80050b0 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fde:	881a      	ldrh	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fea:	1c9a      	adds	r2, r3, #2
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ffe:	e057      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b02      	cmp	r3, #2
 800500c:	d11b      	bne.n	8005046 <HAL_SPI_TransmitReceive+0x176>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005012:	b29b      	uxth	r3, r3
 8005014:	2b00      	cmp	r3, #0
 8005016:	d016      	beq.n	8005046 <HAL_SPI_TransmitReceive+0x176>
 8005018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800501a:	2b01      	cmp	r3, #1
 800501c:	d113      	bne.n	8005046 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005022:	881a      	ldrh	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502e:	1c9a      	adds	r2, r3, #2
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005038:	b29b      	uxth	r3, r3
 800503a:	3b01      	subs	r3, #1
 800503c:	b29a      	uxth	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b01      	cmp	r3, #1
 8005052:	d119      	bne.n	8005088 <HAL_SPI_TransmitReceive+0x1b8>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005058:	b29b      	uxth	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d014      	beq.n	8005088 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68da      	ldr	r2, [r3, #12]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005068:	b292      	uxth	r2, r2
 800506a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005070:	1c9a      	adds	r2, r3, #2
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507a:	b29b      	uxth	r3, r3
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005084:	2301      	movs	r3, #1
 8005086:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005088:	f7fe feb8 	bl	8003dfc <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005094:	429a      	cmp	r2, r3
 8005096:	d80b      	bhi.n	80050b0 <HAL_SPI_TransmitReceive+0x1e0>
 8005098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800509e:	d007      	beq.n	80050b0 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80050ae:	e0b5      	b.n	800521c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d1a2      	bne.n	8005000 <HAL_SPI_TransmitReceive+0x130>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050be:	b29b      	uxth	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d19d      	bne.n	8005000 <HAL_SPI_TransmitReceive+0x130>
 80050c4:	e080      	b.n	80051c8 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0x204>
 80050ce:	8b7b      	ldrh	r3, [r7, #26]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d16f      	bne.n	80051b4 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	330c      	adds	r3, #12
 80050de:	7812      	ldrb	r2, [r2, #0]
 80050e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	1c5a      	adds	r2, r3, #1
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050fa:	e05b      	b.n	80051b4 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b02      	cmp	r3, #2
 8005108:	d11c      	bne.n	8005144 <HAL_SPI_TransmitReceive+0x274>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800510e:	b29b      	uxth	r3, r3
 8005110:	2b00      	cmp	r3, #0
 8005112:	d017      	beq.n	8005144 <HAL_SPI_TransmitReceive+0x274>
 8005114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005116:	2b01      	cmp	r3, #1
 8005118:	d114      	bne.n	8005144 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	330c      	adds	r3, #12
 8005124:	7812      	ldrb	r2, [r2, #0]
 8005126:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005140:	2300      	movs	r3, #0
 8005142:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b01      	cmp	r3, #1
 8005150:	d119      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x2b6>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d014      	beq.n	8005186 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005178:	b29b      	uxth	r3, r3
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005182:	2301      	movs	r3, #1
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005186:	f7fe fe39 	bl	8003dfc <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005192:	429a      	cmp	r2, r3
 8005194:	d803      	bhi.n	800519e <HAL_SPI_TransmitReceive+0x2ce>
 8005196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800519c:	d102      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x2d4>
 800519e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d107      	bne.n	80051b4 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80051b2:	e033      	b.n	800521c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d19e      	bne.n	80050fc <HAL_SPI_TransmitReceive+0x22c>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d199      	bne.n	80050fc <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 f9b3 	bl	8005538 <SPI_EndRxTxTransaction>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d006      	beq.n	80051e6 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2220      	movs	r2, #32
 80051e2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80051e4:	e01a      	b.n	800521c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10a      	bne.n	8005204 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051ee:	2300      	movs	r3, #0
 80051f0:	617b      	str	r3, [r7, #20]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	617b      	str	r3, [r7, #20]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	617b      	str	r3, [r7, #20]
 8005202:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005212:	e003      	b.n	800521c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005224:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005228:	4618      	mov	r0, r3
 800522a:	3730      	adds	r7, #48	; 0x30
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b088      	sub	sp, #32
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10e      	bne.n	8005270 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005258:	2b00      	cmp	r3, #0
 800525a:	d009      	beq.n	8005270 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005262:	2b00      	cmp	r3, #0
 8005264:	d004      	beq.n	8005270 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	4798      	blx	r3
    return;
 800526e:	e0b7      	b.n	80053e0 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d009      	beq.n	800528e <HAL_SPI_IRQHandler+0x5e>
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005280:	2b00      	cmp	r3, #0
 8005282:	d004      	beq.n	800528e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	4798      	blx	r3
    return;
 800528c:	e0a8      	b.n	80053e0 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	f003 0320 	and.w	r3, r3, #32
 8005294:	2b00      	cmp	r3, #0
 8005296:	d105      	bne.n	80052a4 <HAL_SPI_IRQHandler+0x74>
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f000 809e 	beq.w	80053e0 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 8098 	beq.w	80053e0 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d023      	beq.n	8005302 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b03      	cmp	r3, #3
 80052c4:	d011      	beq.n	80052ea <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ca:	f043 0204 	orr.w	r2, r3, #4
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052d2:	2300      	movs	r3, #0
 80052d4:	617b      	str	r3, [r7, #20]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	e00b      	b.n	8005302 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ea:	2300      	movs	r3, #0
 80052ec:	613b      	str	r3, [r7, #16]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	613b      	str	r3, [r7, #16]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	693b      	ldr	r3, [r7, #16]
        return;
 8005300:	e06e      	b.n	80053e0 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d014      	beq.n	8005336 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005310:	f043 0201 	orr.w	r2, r3, #1
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005318:	2300      	movs	r3, #0
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	60fb      	str	r3, [r7, #12]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005332:	601a      	str	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533a:	2b00      	cmp	r3, #0
 800533c:	d04f      	beq.n	80053de <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	685a      	ldr	r2, [r3, #4]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800534c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d104      	bne.n	800536a <HAL_SPI_IRQHandler+0x13a>
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	d034      	beq.n	80053d4 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0203 	bic.w	r2, r2, #3
 8005378:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d011      	beq.n	80053a6 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005386:	4a18      	ldr	r2, [pc, #96]	; (80053e8 <HAL_SPI_IRQHandler+0x1b8>)
 8005388:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800538e:	4618      	mov	r0, r3
 8005390:	f7fe feaa 	bl	80040e8 <HAL_DMA_Abort_IT>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d005      	beq.n	80053a6 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800539e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d016      	beq.n	80053dc <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053b2:	4a0d      	ldr	r2, [pc, #52]	; (80053e8 <HAL_SPI_IRQHandler+0x1b8>)
 80053b4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fe fe94 	bl	80040e8 <HAL_DMA_Abort_IT>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00a      	beq.n	80053dc <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80053d2:	e003      	b.n	80053dc <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 f809 	bl	80053ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80053da:	e000      	b.n	80053de <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 80053dc:	bf00      	nop
    return;
 80053de:	bf00      	nop
  }
}
 80053e0:	3720      	adds	r7, #32
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	080053ff 	.word	0x080053ff

080053ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bc80      	pop	{r7}
 80053fc:	4770      	bx	lr

080053fe <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053fe:	b580      	push	{r7, lr}
 8005400:	b084      	sub	sp, #16
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f7ff ffe7 	bl	80053ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800541e:	bf00      	nop
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	603b      	str	r3, [r7, #0]
 8005434:	4613      	mov	r3, r2
 8005436:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005438:	f7fe fce0 	bl	8003dfc <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005440:	1a9b      	subs	r3, r3, r2
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	4413      	add	r3, r2
 8005446:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005448:	f7fe fcd8 	bl	8003dfc <HAL_GetTick>
 800544c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800544e:	4b39      	ldr	r3, [pc, #228]	; (8005534 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	015b      	lsls	r3, r3, #5
 8005454:	0d1b      	lsrs	r3, r3, #20
 8005456:	69fa      	ldr	r2, [r7, #28]
 8005458:	fb02 f303 	mul.w	r3, r2, r3
 800545c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800545e:	e054      	b.n	800550a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005466:	d050      	beq.n	800550a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005468:	f7fe fcc8 	bl	8003dfc <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	69fa      	ldr	r2, [r7, #28]
 8005474:	429a      	cmp	r2, r3
 8005476:	d902      	bls.n	800547e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d13d      	bne.n	80054fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800548c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005496:	d111      	bne.n	80054bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054a0:	d004      	beq.n	80054ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054aa:	d107      	bne.n	80054bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054c4:	d10f      	bne.n	80054e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e017      	b.n	800552a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005500:	2300      	movs	r3, #0
 8005502:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	3b01      	subs	r3, #1
 8005508:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	4013      	ands	r3, r2
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	429a      	cmp	r2, r3
 8005518:	bf0c      	ite	eq
 800551a:	2301      	moveq	r3, #1
 800551c:	2300      	movne	r3, #0
 800551e:	b2db      	uxtb	r3, r3
 8005520:	461a      	mov	r2, r3
 8005522:	79fb      	ldrb	r3, [r7, #7]
 8005524:	429a      	cmp	r2, r3
 8005526:	d19b      	bne.n	8005460 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	3720      	adds	r7, #32
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	2000000c 	.word	0x2000000c

08005538 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af02      	add	r7, sp, #8
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2200      	movs	r2, #0
 800554c:	2180      	movs	r1, #128	; 0x80
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f7ff ff6a 	bl	8005428 <SPI_WaitFlagStateUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800555e:	f043 0220 	orr.w	r2, r3, #32
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e000      	b.n	800556c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e041      	b.n	800560a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d106      	bne.n	80055a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 f839 	bl	8005612 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	4610      	mov	r0, r2
 80055b4:	f000 fbee 	bl	8005d94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr

08005624 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005632:	b2db      	uxtb	r3, r3
 8005634:	2b01      	cmp	r3, #1
 8005636:	d001      	beq.n	800563c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e035      	b.n	80056a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a16      	ldr	r2, [pc, #88]	; (80056b4 <HAL_TIM_Base_Start_IT+0x90>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d009      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x4e>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005666:	d004      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x4e>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a12      	ldr	r2, [pc, #72]	; (80056b8 <HAL_TIM_Base_Start_IT+0x94>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d111      	bne.n	8005696 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 0307 	and.w	r3, r3, #7
 800567c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2b06      	cmp	r3, #6
 8005682:	d010      	beq.n	80056a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 0201 	orr.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005694:	e007      	b.n	80056a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f042 0201 	orr.w	r2, r2, #1
 80056a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3714      	adds	r7, #20
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bc80      	pop	{r7}
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	40012c00 	.word	0x40012c00
 80056b8:	40000400 	.word	0x40000400

080056bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68da      	ldr	r2, [r3, #12]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0201 	bic.w	r2, r2, #1
 80056d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6a1a      	ldr	r2, [r3, #32]
 80056da:	f241 1311 	movw	r3, #4369	; 0x1111
 80056de:	4013      	ands	r3, r2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10f      	bne.n	8005704 <HAL_TIM_Base_Stop_IT+0x48>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6a1a      	ldr	r2, [r3, #32]
 80056ea:	f240 4344 	movw	r3, #1092	; 0x444
 80056ee:	4013      	ands	r3, r2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d107      	bne.n	8005704 <HAL_TIM_Base_Stop_IT+0x48>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0201 	bic.w	r2, r2, #1
 8005702:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr

08005718 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e041      	b.n	80057ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d106      	bne.n	8005744 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f7fe f900 	bl	8003944 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3304      	adds	r3, #4
 8005754:	4619      	mov	r1, r3
 8005756:	4610      	mov	r0, r2
 8005758:	f000 fb1c 	bl	8005d94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3708      	adds	r7, #8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
	...

080057b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d109      	bne.n	80057dc <HAL_TIM_PWM_Start+0x24>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	bf14      	ite	ne
 80057d4:	2301      	movne	r3, #1
 80057d6:	2300      	moveq	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	e022      	b.n	8005822 <HAL_TIM_PWM_Start+0x6a>
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2b04      	cmp	r3, #4
 80057e0:	d109      	bne.n	80057f6 <HAL_TIM_PWM_Start+0x3e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	bf14      	ite	ne
 80057ee:	2301      	movne	r3, #1
 80057f0:	2300      	moveq	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	e015      	b.n	8005822 <HAL_TIM_PWM_Start+0x6a>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d109      	bne.n	8005810 <HAL_TIM_PWM_Start+0x58>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b01      	cmp	r3, #1
 8005806:	bf14      	ite	ne
 8005808:	2301      	movne	r3, #1
 800580a:	2300      	moveq	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	e008      	b.n	8005822 <HAL_TIM_PWM_Start+0x6a>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b01      	cmp	r3, #1
 800581a:	bf14      	ite	ne
 800581c:	2301      	movne	r3, #1
 800581e:	2300      	moveq	r3, #0
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e059      	b.n	80058de <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d104      	bne.n	800583a <HAL_TIM_PWM_Start+0x82>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005838:	e013      	b.n	8005862 <HAL_TIM_PWM_Start+0xaa>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	2b04      	cmp	r3, #4
 800583e:	d104      	bne.n	800584a <HAL_TIM_PWM_Start+0x92>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005848:	e00b      	b.n	8005862 <HAL_TIM_PWM_Start+0xaa>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b08      	cmp	r3, #8
 800584e:	d104      	bne.n	800585a <HAL_TIM_PWM_Start+0xa2>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005858:	e003      	b.n	8005862 <HAL_TIM_PWM_Start+0xaa>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2202      	movs	r2, #2
 800585e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2201      	movs	r2, #1
 8005868:	6839      	ldr	r1, [r7, #0]
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fc72 	bl	8006154 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a1c      	ldr	r2, [pc, #112]	; (80058e8 <HAL_TIM_PWM_Start+0x130>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d107      	bne.n	800588a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005888:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a16      	ldr	r2, [pc, #88]	; (80058e8 <HAL_TIM_PWM_Start+0x130>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d009      	beq.n	80058a8 <HAL_TIM_PWM_Start+0xf0>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800589c:	d004      	beq.n	80058a8 <HAL_TIM_PWM_Start+0xf0>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a12      	ldr	r2, [pc, #72]	; (80058ec <HAL_TIM_PWM_Start+0x134>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d111      	bne.n	80058cc <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f003 0307 	and.w	r3, r3, #7
 80058b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2b06      	cmp	r3, #6
 80058b8:	d010      	beq.n	80058dc <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f042 0201 	orr.w	r2, r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ca:	e007      	b.n	80058dc <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0201 	orr.w	r2, r2, #1
 80058da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	40012c00 	.word	0x40012c00
 80058ec:	40000400 	.word	0x40000400

080058f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2200      	movs	r2, #0
 8005900:	6839      	ldr	r1, [r7, #0]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fc26 	bl	8006154 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a29      	ldr	r2, [pc, #164]	; (80059b4 <HAL_TIM_PWM_Stop+0xc4>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d117      	bne.n	8005942 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6a1a      	ldr	r2, [r3, #32]
 8005918:	f241 1311 	movw	r3, #4369	; 0x1111
 800591c:	4013      	ands	r3, r2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10f      	bne.n	8005942 <HAL_TIM_PWM_Stop+0x52>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6a1a      	ldr	r2, [r3, #32]
 8005928:	f240 4344 	movw	r3, #1092	; 0x444
 800592c:	4013      	ands	r3, r2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d107      	bne.n	8005942 <HAL_TIM_PWM_Stop+0x52>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005940:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6a1a      	ldr	r2, [r3, #32]
 8005948:	f241 1311 	movw	r3, #4369	; 0x1111
 800594c:	4013      	ands	r3, r2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10f      	bne.n	8005972 <HAL_TIM_PWM_Stop+0x82>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6a1a      	ldr	r2, [r3, #32]
 8005958:	f240 4344 	movw	r3, #1092	; 0x444
 800595c:	4013      	ands	r3, r2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d107      	bne.n	8005972 <HAL_TIM_PWM_Stop+0x82>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 0201 	bic.w	r2, r2, #1
 8005970:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d104      	bne.n	8005982 <HAL_TIM_PWM_Stop+0x92>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005980:	e013      	b.n	80059aa <HAL_TIM_PWM_Stop+0xba>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b04      	cmp	r3, #4
 8005986:	d104      	bne.n	8005992 <HAL_TIM_PWM_Stop+0xa2>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005990:	e00b      	b.n	80059aa <HAL_TIM_PWM_Stop+0xba>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b08      	cmp	r3, #8
 8005996:	d104      	bne.n	80059a2 <HAL_TIM_PWM_Stop+0xb2>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059a0:	e003      	b.n	80059aa <HAL_TIM_PWM_Stop+0xba>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3708      	adds	r7, #8
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	40012c00 	.word	0x40012c00

080059b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d122      	bne.n	8005a14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d11b      	bne.n	8005a14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f06f 0202 	mvn.w	r2, #2
 80059e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	f003 0303 	and.w	r3, r3, #3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f9af 	bl	8005d5e <HAL_TIM_IC_CaptureCallback>
 8005a00:	e005      	b.n	8005a0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 f9a2 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f9b1 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f003 0304 	and.w	r3, r3, #4
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	d122      	bne.n	8005a68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f003 0304 	and.w	r3, r3, #4
 8005a2c:	2b04      	cmp	r3, #4
 8005a2e:	d11b      	bne.n	8005a68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f06f 0204 	mvn.w	r2, #4
 8005a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2202      	movs	r2, #2
 8005a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f985 	bl	8005d5e <HAL_TIM_IC_CaptureCallback>
 8005a54:	e005      	b.n	8005a62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f978 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f987 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	f003 0308 	and.w	r3, r3, #8
 8005a72:	2b08      	cmp	r3, #8
 8005a74:	d122      	bne.n	8005abc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f003 0308 	and.w	r3, r3, #8
 8005a80:	2b08      	cmp	r3, #8
 8005a82:	d11b      	bne.n	8005abc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0208 	mvn.w	r2, #8
 8005a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2204      	movs	r2, #4
 8005a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	f003 0303 	and.w	r3, r3, #3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 f95b 	bl	8005d5e <HAL_TIM_IC_CaptureCallback>
 8005aa8:	e005      	b.n	8005ab6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f94e 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f95d 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	f003 0310 	and.w	r3, r3, #16
 8005ac6:	2b10      	cmp	r3, #16
 8005ac8:	d122      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	f003 0310 	and.w	r3, r3, #16
 8005ad4:	2b10      	cmp	r3, #16
 8005ad6:	d11b      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f06f 0210 	mvn.w	r2, #16
 8005ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2208      	movs	r2, #8
 8005ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 f931 	bl	8005d5e <HAL_TIM_IC_CaptureCallback>
 8005afc:	e005      	b.n	8005b0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f924 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f933 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d10e      	bne.n	8005b3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f003 0301 	and.w	r3, r3, #1
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d107      	bne.n	8005b3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0201 	mvn.w	r2, #1
 8005b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f7fd fd84 	bl	8003644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b46:	2b80      	cmp	r3, #128	; 0x80
 8005b48:	d10e      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b54:	2b80      	cmp	r3, #128	; 0x80
 8005b56:	d107      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 fbcc 	bl	8006300 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b72:	2b40      	cmp	r3, #64	; 0x40
 8005b74:	d10e      	bne.n	8005b94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b80:	2b40      	cmp	r3, #64	; 0x40
 8005b82:	d107      	bne.n	8005b94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f8f7 	bl	8005d82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b20      	cmp	r3, #32
 8005ba0:	d10e      	bne.n	8005bc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	f003 0320 	and.w	r3, r3, #32
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d107      	bne.n	8005bc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f06f 0220 	mvn.w	r2, #32
 8005bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 fb97 	bl	80062ee <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d101      	bne.n	8005be6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005be2:	2302      	movs	r3, #2
 8005be4:	e0ae      	b.n	8005d44 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b0c      	cmp	r3, #12
 8005bf2:	f200 809f 	bhi.w	8005d34 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005bf6:	a201      	add	r2, pc, #4	; (adr r2, 8005bfc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfc:	08005c31 	.word	0x08005c31
 8005c00:	08005d35 	.word	0x08005d35
 8005c04:	08005d35 	.word	0x08005d35
 8005c08:	08005d35 	.word	0x08005d35
 8005c0c:	08005c71 	.word	0x08005c71
 8005c10:	08005d35 	.word	0x08005d35
 8005c14:	08005d35 	.word	0x08005d35
 8005c18:	08005d35 	.word	0x08005d35
 8005c1c:	08005cb3 	.word	0x08005cb3
 8005c20:	08005d35 	.word	0x08005d35
 8005c24:	08005d35 	.word	0x08005d35
 8005c28:	08005d35 	.word	0x08005d35
 8005c2c:	08005cf3 	.word	0x08005cf3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68b9      	ldr	r1, [r7, #8]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 f904 	bl	8005e44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	699a      	ldr	r2, [r3, #24]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f042 0208 	orr.w	r2, r2, #8
 8005c4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	699a      	ldr	r2, [r3, #24]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0204 	bic.w	r2, r2, #4
 8005c5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6999      	ldr	r1, [r3, #24]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	691a      	ldr	r2, [r3, #16]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	619a      	str	r2, [r3, #24]
      break;
 8005c6e:	e064      	b.n	8005d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68b9      	ldr	r1, [r7, #8]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 f94a 	bl	8005f10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	699a      	ldr	r2, [r3, #24]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	699a      	ldr	r2, [r3, #24]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6999      	ldr	r1, [r3, #24]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	021a      	lsls	r2, r3, #8
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	619a      	str	r2, [r3, #24]
      break;
 8005cb0:	e043      	b.n	8005d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68b9      	ldr	r1, [r7, #8]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 f993 	bl	8005fe4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	69da      	ldr	r2, [r3, #28]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f042 0208 	orr.w	r2, r2, #8
 8005ccc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	69da      	ldr	r2, [r3, #28]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 0204 	bic.w	r2, r2, #4
 8005cdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69d9      	ldr	r1, [r3, #28]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	691a      	ldr	r2, [r3, #16]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	61da      	str	r2, [r3, #28]
      break;
 8005cf0:	e023      	b.n	8005d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68b9      	ldr	r1, [r7, #8]
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f000 f9dd 	bl	80060b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	69da      	ldr	r2, [r3, #28]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	69da      	ldr	r2, [r3, #28]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	69d9      	ldr	r1, [r3, #28]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	021a      	lsls	r2, r3, #8
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	61da      	str	r2, [r3, #28]
      break;
 8005d32:	e002      	b.n	8005d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	75fb      	strb	r3, [r7, #23]
      break;
 8005d38:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	4770      	bx	lr

08005d5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b083      	sub	sp, #12
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d66:	bf00      	nop
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bc80      	pop	{r7}
 8005d6e:	4770      	bx	lr

08005d70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bc80      	pop	{r7}
 8005d80:	4770      	bx	lr

08005d82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d82:	b480      	push	{r7}
 8005d84:	b083      	sub	sp, #12
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d8a:	bf00      	nop
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bc80      	pop	{r7}
 8005d92:	4770      	bx	lr

08005d94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a25      	ldr	r2, [pc, #148]	; (8005e3c <TIM_Base_SetConfig+0xa8>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d007      	beq.n	8005dbc <TIM_Base_SetConfig+0x28>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db2:	d003      	beq.n	8005dbc <TIM_Base_SetConfig+0x28>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a22      	ldr	r2, [pc, #136]	; (8005e40 <TIM_Base_SetConfig+0xac>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d108      	bne.n	8005dce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a1a      	ldr	r2, [pc, #104]	; (8005e3c <TIM_Base_SetConfig+0xa8>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d007      	beq.n	8005de6 <TIM_Base_SetConfig+0x52>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ddc:	d003      	beq.n	8005de6 <TIM_Base_SetConfig+0x52>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4a17      	ldr	r2, [pc, #92]	; (8005e40 <TIM_Base_SetConfig+0xac>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d108      	bne.n	8005df8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a07      	ldr	r2, [pc, #28]	; (8005e3c <TIM_Base_SetConfig+0xa8>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d103      	bne.n	8005e2c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	615a      	str	r2, [r3, #20]
}
 8005e32:	bf00      	nop
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bc80      	pop	{r7}
 8005e3a:	4770      	bx	lr
 8005e3c:	40012c00 	.word	0x40012c00
 8005e40:	40000400 	.word	0x40000400

08005e44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	f023 0201 	bic.w	r2, r3, #1
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f023 0303 	bic.w	r3, r3, #3
 8005e7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	f023 0302 	bic.w	r3, r3, #2
 8005e8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a1c      	ldr	r2, [pc, #112]	; (8005f0c <TIM_OC1_SetConfig+0xc8>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d10c      	bne.n	8005eba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f023 0308 	bic.w	r3, r3, #8
 8005ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f023 0304 	bic.w	r3, r3, #4
 8005eb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a13      	ldr	r2, [pc, #76]	; (8005f0c <TIM_OC1_SetConfig+0xc8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d111      	bne.n	8005ee6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ec8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	685a      	ldr	r2, [r3, #4]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	697a      	ldr	r2, [r7, #20]
 8005efe:	621a      	str	r2, [r3, #32]
}
 8005f00:	bf00      	nop
 8005f02:	371c      	adds	r7, #28
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bc80      	pop	{r7}
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	40012c00 	.word	0x40012c00

08005f10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b087      	sub	sp, #28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	f023 0210 	bic.w	r2, r3, #16
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	021b      	lsls	r3, r3, #8
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f023 0320 	bic.w	r3, r3, #32
 8005f5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	011b      	lsls	r3, r3, #4
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a1d      	ldr	r2, [pc, #116]	; (8005fe0 <TIM_OC2_SetConfig+0xd0>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d10d      	bne.n	8005f8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	011b      	lsls	r3, r3, #4
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a14      	ldr	r2, [pc, #80]	; (8005fe0 <TIM_OC2_SetConfig+0xd0>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d113      	bne.n	8005fbc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr
 8005fe0:	40012c00 	.word	0x40012c00

08005fe4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006012:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	4313      	orrs	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800602c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	021b      	lsls	r3, r3, #8
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	4313      	orrs	r3, r2
 8006038:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a1d      	ldr	r2, [pc, #116]	; (80060b4 <TIM_OC3_SetConfig+0xd0>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d10d      	bne.n	800605e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006048:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	021b      	lsls	r3, r3, #8
 8006050:	697a      	ldr	r2, [r7, #20]
 8006052:	4313      	orrs	r3, r2
 8006054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800605c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a14      	ldr	r2, [pc, #80]	; (80060b4 <TIM_OC3_SetConfig+0xd0>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d113      	bne.n	800608e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800606c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	011b      	lsls	r3, r3, #4
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	4313      	orrs	r3, r2
 8006080:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	693a      	ldr	r2, [r7, #16]
 800608a:	4313      	orrs	r3, r2
 800608c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	621a      	str	r2, [r3, #32]
}
 80060a8:	bf00      	nop
 80060aa:	371c      	adds	r7, #28
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bc80      	pop	{r7}
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40012c00 	.word	0x40012c00

080060b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	69db      	ldr	r3, [r3, #28]
 80060de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006102:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	031b      	lsls	r3, r3, #12
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a0f      	ldr	r2, [pc, #60]	; (8006150 <TIM_OC4_SetConfig+0x98>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d109      	bne.n	800612c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800611e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	019b      	lsls	r3, r3, #6
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	4313      	orrs	r3, r2
 800612a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	621a      	str	r2, [r3, #32]
}
 8006146:	bf00      	nop
 8006148:	371c      	adds	r7, #28
 800614a:	46bd      	mov	sp, r7
 800614c:	bc80      	pop	{r7}
 800614e:	4770      	bx	lr
 8006150:	40012c00 	.word	0x40012c00

08006154 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f003 031f 	and.w	r3, r3, #31
 8006166:	2201      	movs	r2, #1
 8006168:	fa02 f303 	lsl.w	r3, r2, r3
 800616c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	43db      	mvns	r3, r3
 8006176:	401a      	ands	r2, r3
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6a1a      	ldr	r2, [r3, #32]
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f003 031f 	and.w	r3, r3, #31
 8006186:	6879      	ldr	r1, [r7, #4]
 8006188:	fa01 f303 	lsl.w	r3, r1, r3
 800618c:	431a      	orrs	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	621a      	str	r2, [r3, #32]
}
 8006192:	bf00      	nop
 8006194:	371c      	adds	r7, #28
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr

0800619c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800619c:	b480      	push	{r7}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061b0:	2302      	movs	r3, #2
 80061b2:	e041      	b.n	8006238 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2202      	movs	r2, #2
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a14      	ldr	r2, [pc, #80]	; (8006244 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d009      	beq.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006200:	d004      	beq.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a10      	ldr	r2, [pc, #64]	; (8006248 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d10c      	bne.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006212:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	68ba      	ldr	r2, [r7, #8]
 800621a:	4313      	orrs	r3, r2
 800621c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3714      	adds	r7, #20
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop
 8006244:	40012c00 	.word	0x40012c00
 8006248:	40000400 	.word	0x40000400

0800624c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006264:	2302      	movs	r3, #2
 8006266:	e03d      	b.n	80062e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	4313      	orrs	r3, r2
 800627c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	4313      	orrs	r3, r2
 800628a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	4313      	orrs	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	695b      	ldr	r3, [r3, #20]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	69db      	ldr	r3, [r3, #28]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr

080062ee <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bc80      	pop	{r7}
 80062fe:	4770      	bx	lr

08006300 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr

08006312 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b082      	sub	sp, #8
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e042      	b.n	80063aa <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d106      	bne.n	800633e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7fd fbd1 	bl	8003ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2224      	movs	r2, #36	; 0x24
 8006342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006354:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fe48 	bl	8006fec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	691a      	ldr	r2, [r3, #16]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800636a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	695a      	ldr	r2, [r3, #20]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800637a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800638a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2220      	movs	r2, #32
 8006396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3708      	adds	r7, #8
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b082      	sub	sp, #8
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d101      	bne.n	80063c4 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e04a      	b.n	800645a <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d106      	bne.n	80063de <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f7fd fb81 	bl	8003ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2224      	movs	r2, #36	; 0x24
 80063e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68da      	ldr	r2, [r3, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063f4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fdf8 	bl	8006fec <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	691a      	ldr	r2, [r3, #16]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800640a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695a      	ldr	r2, [r3, #20]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800641a:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	695a      	ldr	r2, [r3, #20]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f042 0208 	orr.w	r2, r2, #8
 800642a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800643a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2220      	movs	r2, #32
 8006446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2220      	movs	r2, #32
 800644e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b08a      	sub	sp, #40	; 0x28
 8006466:	af02      	add	r7, sp, #8
 8006468:	60f8      	str	r0, [r7, #12]
 800646a:	60b9      	str	r1, [r7, #8]
 800646c:	603b      	str	r3, [r7, #0]
 800646e:	4613      	mov	r3, r2
 8006470:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006472:	2300      	movs	r3, #0
 8006474:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b20      	cmp	r3, #32
 8006480:	d16d      	bne.n	800655e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d002      	beq.n	800648e <HAL_UART_Transmit+0x2c>
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e066      	b.n	8006560 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2221      	movs	r2, #33	; 0x21
 800649c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064a0:	f7fd fcac 	bl	8003dfc <HAL_GetTick>
 80064a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	88fa      	ldrh	r2, [r7, #6]
 80064aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	88fa      	ldrh	r2, [r7, #6]
 80064b0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ba:	d108      	bne.n	80064ce <HAL_UART_Transmit+0x6c>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d104      	bne.n	80064ce <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064c4:	2300      	movs	r3, #0
 80064c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	61bb      	str	r3, [r7, #24]
 80064cc:	e003      	b.n	80064d6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064d2:	2300      	movs	r3, #0
 80064d4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064d6:	e02a      	b.n	800652e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	9300      	str	r3, [sp, #0]
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	2200      	movs	r2, #0
 80064e0:	2180      	movs	r1, #128	; 0x80
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f000 fb3f 	bl	8006b66 <UART_WaitOnFlagUntilTimeout>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d001      	beq.n	80064f2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e036      	b.n	8006560 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10b      	bne.n	8006510 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	461a      	mov	r2, r3
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006506:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	3302      	adds	r3, #2
 800650c:	61bb      	str	r3, [r7, #24]
 800650e:	e007      	b.n	8006520 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	781a      	ldrb	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	3301      	adds	r3, #1
 800651e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006524:	b29b      	uxth	r3, r3
 8006526:	3b01      	subs	r3, #1
 8006528:	b29a      	uxth	r2, r3
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006532:	b29b      	uxth	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1cf      	bne.n	80064d8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	2200      	movs	r2, #0
 8006540:	2140      	movs	r1, #64	; 0x40
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f000 fb0f 	bl	8006b66 <UART_WaitOnFlagUntilTimeout>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e006      	b.n	8006560 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2220      	movs	r2, #32
 8006556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800655a:	2300      	movs	r3, #0
 800655c:	e000      	b.n	8006560 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800655e:	2302      	movs	r3, #2
  }
}
 8006560:	4618      	mov	r0, r3
 8006562:	3720      	adds	r7, #32
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	4613      	mov	r3, r2
 8006574:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b20      	cmp	r3, #32
 8006580:	d112      	bne.n	80065a8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <HAL_UART_Receive_IT+0x26>
 8006588:	88fb      	ldrh	r3, [r7, #6]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e00b      	b.n	80065aa <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006598:	88fb      	ldrh	r3, [r7, #6]
 800659a:	461a      	mov	r2, r3
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f000 fb4f 	bl	8006c42 <UART_Start_Receive_IT>
 80065a4:	4603      	mov	r3, r0
 80065a6:	e000      	b.n	80065aa <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80065a8:	2302      	movs	r3, #2
  }
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b0ba      	sub	sp, #232	; 0xe8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80065da:	2300      	movs	r3, #0
 80065dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80065e0:	2300      	movs	r3, #0
 80065e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065ea:	f003 030f 	and.w	r3, r3, #15
 80065ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80065f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10f      	bne.n	800661a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065fe:	f003 0320 	and.w	r3, r3, #32
 8006602:	2b00      	cmp	r3, #0
 8006604:	d009      	beq.n	800661a <HAL_UART_IRQHandler+0x66>
 8006606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b00      	cmp	r3, #0
 8006610:	d003      	beq.n	800661a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fc2b 	bl	8006e6e <UART_Receive_IT>
      return;
 8006618:	e25b      	b.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800661a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 80de 	beq.w	80067e0 <HAL_UART_IRQHandler+0x22c>
 8006624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b00      	cmp	r3, #0
 800662e:	d106      	bne.n	800663e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006634:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006638:	2b00      	cmp	r3, #0
 800663a:	f000 80d1 	beq.w	80067e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800663e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00b      	beq.n	8006662 <HAL_UART_IRQHandler+0xae>
 800664a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800664e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006652:	2b00      	cmp	r3, #0
 8006654:	d005      	beq.n	8006662 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800665a:	f043 0201 	orr.w	r2, r3, #1
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006666:	f003 0304 	and.w	r3, r3, #4
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <HAL_UART_IRQHandler+0xd2>
 800666e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	2b00      	cmp	r3, #0
 8006678:	d005      	beq.n	8006686 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800667e:	f043 0202 	orr.w	r2, r3, #2
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00b      	beq.n	80066aa <HAL_UART_IRQHandler+0xf6>
 8006692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	d005      	beq.n	80066aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066a2:	f043 0204 	orr.w	r2, r3, #4
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ae:	f003 0308 	and.w	r3, r3, #8
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d011      	beq.n	80066da <HAL_UART_IRQHandler+0x126>
 80066b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066ba:	f003 0320 	and.w	r3, r3, #32
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d105      	bne.n	80066ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80066c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d005      	beq.n	80066da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d2:	f043 0208 	orr.w	r2, r3, #8
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 81f2 	beq.w	8006ac8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066e8:	f003 0320 	and.w	r3, r3, #32
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d008      	beq.n	8006702 <HAL_UART_IRQHandler+0x14e>
 80066f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066f4:	f003 0320 	and.w	r3, r3, #32
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d002      	beq.n	8006702 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 fbb6 	bl	8006e6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670c:	2b00      	cmp	r3, #0
 800670e:	bf14      	ite	ne
 8006710:	2301      	movne	r3, #1
 8006712:	2300      	moveq	r3, #0
 8006714:	b2db      	uxtb	r3, r3
 8006716:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800671e:	f003 0308 	and.w	r3, r3, #8
 8006722:	2b00      	cmp	r3, #0
 8006724:	d103      	bne.n	800672e <HAL_UART_IRQHandler+0x17a>
 8006726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800672a:	2b00      	cmp	r3, #0
 800672c:	d04f      	beq.n	80067ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 fac0 	bl	8006cb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673e:	2b00      	cmp	r3, #0
 8006740:	d041      	beq.n	80067c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3314      	adds	r3, #20
 8006748:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006750:	e853 3f00 	ldrex	r3, [r3]
 8006754:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006758:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800675c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006760:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	3314      	adds	r3, #20
 800676a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800676e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006772:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006776:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800677a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1d9      	bne.n	8006742 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006792:	2b00      	cmp	r3, #0
 8006794:	d013      	beq.n	80067be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679a:	4a7e      	ldr	r2, [pc, #504]	; (8006994 <HAL_UART_IRQHandler+0x3e0>)
 800679c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fd fca0 	bl	80040e8 <HAL_DMA_Abort_IT>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d016      	beq.n	80067dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80067b8:	4610      	mov	r0, r2
 80067ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067bc:	e00e      	b.n	80067dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7fc fdfe 	bl	80033c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c4:	e00a      	b.n	80067dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f7fc fdfa 	bl	80033c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067cc:	e006      	b.n	80067dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7fc fdf6 	bl	80033c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80067da:	e175      	b.n	8006ac8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067dc:	bf00      	nop
    return;
 80067de:	e173      	b.n	8006ac8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	f040 814f 	bne.w	8006a88 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80067ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 8148 	beq.w	8006a88 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80067f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067fc:	f003 0310 	and.w	r3, r3, #16
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 8141 	beq.w	8006a88 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006806:	2300      	movs	r3, #0
 8006808:	60bb      	str	r3, [r7, #8]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	60bb      	str	r3, [r7, #8]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	60bb      	str	r3, [r7, #8]
 800681a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80b6 	beq.w	8006998 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006838:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 8145 	beq.w	8006acc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006846:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800684a:	429a      	cmp	r2, r3
 800684c:	f080 813e 	bcs.w	8006acc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006856:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	2b20      	cmp	r3, #32
 8006860:	f000 8088 	beq.w	8006974 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	330c      	adds	r3, #12
 800686a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006872:	e853 3f00 	ldrex	r3, [r3]
 8006876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800687a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800687e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006882:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	330c      	adds	r3, #12
 800688c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006890:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006894:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006898:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800689c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80068a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1d9      	bne.n	8006864 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3314      	adds	r3, #20
 80068b6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068ba:	e853 3f00 	ldrex	r3, [r3]
 80068be:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80068c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80068c2:	f023 0301 	bic.w	r3, r3, #1
 80068c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	3314      	adds	r3, #20
 80068d0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80068d4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80068d8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80068dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80068e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e1      	bne.n	80068b0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	3314      	adds	r3, #20
 80068f2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80068f6:	e853 3f00 	ldrex	r3, [r3]
 80068fa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80068fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006902:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	3314      	adds	r3, #20
 800690c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006910:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006912:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006914:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006916:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006918:	e841 2300 	strex	r3, r2, [r1]
 800691c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800691e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e3      	bne.n	80068ec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	330c      	adds	r3, #12
 8006938:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006942:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006944:	f023 0310 	bic.w	r3, r3, #16
 8006948:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	330c      	adds	r3, #12
 8006952:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006956:	65ba      	str	r2, [r7, #88]	; 0x58
 8006958:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800695c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1e3      	bne.n	8006932 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800696e:	4618      	mov	r0, r3
 8006970:	f7fd fb7f 	bl	8004072 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006982:	b29b      	uxth	r3, r3
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	b29b      	uxth	r3, r3
 8006988:	4619      	mov	r1, r3
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f8ad 	bl	8006aea <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006990:	e09c      	b.n	8006acc <HAL_UART_IRQHandler+0x518>
 8006992:	bf00      	nop
 8006994:	08006d79 	.word	0x08006d79
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f000 808e 	beq.w	8006ad0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80069b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f000 8089 	beq.w	8006ad0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	330c      	adds	r3, #12
 80069c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80069ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	330c      	adds	r3, #12
 80069de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80069e2:	647a      	str	r2, [r7, #68]	; 0x44
 80069e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80069e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069ea:	e841 2300 	strex	r3, r2, [r1]
 80069ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1e3      	bne.n	80069be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3314      	adds	r3, #20
 80069fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a00:	e853 3f00 	ldrex	r3, [r3]
 8006a04:	623b      	str	r3, [r7, #32]
   return(result);
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	f023 0301 	bic.w	r3, r3, #1
 8006a0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3314      	adds	r3, #20
 8006a16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a1a:	633a      	str	r2, [r7, #48]	; 0x30
 8006a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a22:	e841 2300 	strex	r3, r2, [r1]
 8006a26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1e3      	bne.n	80069f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	330c      	adds	r3, #12
 8006a42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	e853 3f00 	ldrex	r3, [r3]
 8006a4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 0310 	bic.w	r3, r3, #16
 8006a52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	330c      	adds	r3, #12
 8006a5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006a60:	61fa      	str	r2, [r7, #28]
 8006a62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a64:	69b9      	ldr	r1, [r7, #24]
 8006a66:	69fa      	ldr	r2, [r7, #28]
 8006a68:	e841 2300 	strex	r3, r2, [r1]
 8006a6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1e3      	bne.n	8006a3c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2202      	movs	r2, #2
 8006a78:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a7e:	4619      	mov	r1, r3
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 f832 	bl	8006aea <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a86:	e023      	b.n	8006ad0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d009      	beq.n	8006aa8 <HAL_UART_IRQHandler+0x4f4>
 8006a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d003      	beq.n	8006aa8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 f97d 	bl	8006da0 <UART_Transmit_IT>
    return;
 8006aa6:	e014      	b.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00e      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
 8006ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d008      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f9bc 	bl	8006e3e <UART_EndTransmit_IT>
    return;
 8006ac6:	e004      	b.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
    return;
 8006ac8:	bf00      	nop
 8006aca:	e002      	b.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006acc:	bf00      	nop
 8006ace:	e000      	b.n	8006ad2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006ad0:	bf00      	nop
  }
}
 8006ad2:	37e8      	adds	r7, #232	; 0xe8
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006ae0:	bf00      	nop
 8006ae2:	370c      	adds	r7, #12
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bc80      	pop	{r7}
 8006ae8:	4770      	bx	lr

08006aea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
 8006af2:	460b      	mov	r3, r1
 8006af4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006af6:	bf00      	nop
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d101      	bne.n	8006b1a <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8006b16:	2302      	movs	r3, #2
 8006b18:	e020      	b.n	8006b5c <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2224      	movs	r2, #36	; 0x24
 8006b26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f023 030c 	bic.w	r3, r3, #12
 8006b38:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f043 0308 	orr.w	r3, r3, #8
 8006b40:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2220      	movs	r2, #32
 8006b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bc80      	pop	{r7}
 8006b64:	4770      	bx	lr

08006b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b090      	sub	sp, #64	; 0x40
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	60f8      	str	r0, [r7, #12]
 8006b6e:	60b9      	str	r1, [r7, #8]
 8006b70:	603b      	str	r3, [r7, #0]
 8006b72:	4613      	mov	r3, r2
 8006b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b76:	e050      	b.n	8006c1a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b7e:	d04c      	beq.n	8006c1a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006b80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d007      	beq.n	8006b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b86:	f7fd f939 	bl	8003dfc <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d241      	bcs.n	8006c1a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba0:	e853 3f00 	ldrex	r3, [r3]
 8006ba4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006bac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	330c      	adds	r3, #12
 8006bb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006bb6:	637a      	str	r2, [r7, #52]	; 0x34
 8006bb8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006bbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006bbe:	e841 2300 	strex	r3, r2, [r1]
 8006bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1e5      	bne.n	8006b96 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3314      	adds	r3, #20
 8006bd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	f023 0301 	bic.w	r3, r3, #1
 8006be0:	63bb      	str	r3, [r7, #56]	; 0x38
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3314      	adds	r3, #20
 8006be8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bea:	623a      	str	r2, [r7, #32]
 8006bec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	69f9      	ldr	r1, [r7, #28]
 8006bf0:	6a3a      	ldr	r2, [r7, #32]
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e5      	bne.n	8006bca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2220      	movs	r2, #32
 8006c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2220      	movs	r2, #32
 8006c0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e00f      	b.n	8006c3a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	4013      	ands	r3, r2
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	bf0c      	ite	eq
 8006c2a:	2301      	moveq	r3, #1
 8006c2c:	2300      	movne	r3, #0
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	461a      	mov	r2, r3
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d09f      	beq.n	8006b78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3740      	adds	r7, #64	; 0x40
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b085      	sub	sp, #20
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	60f8      	str	r0, [r7, #12]
 8006c4a:	60b9      	str	r1, [r7, #8]
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	68ba      	ldr	r2, [r7, #8]
 8006c54:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	88fa      	ldrh	r2, [r7, #6]
 8006c5a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	88fa      	ldrh	r2, [r7, #6]
 8006c60:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2222      	movs	r2, #34	; 0x22
 8006c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d007      	beq.n	8006c88 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68da      	ldr	r2, [r3, #12]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c86:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	695a      	ldr	r2, [r3, #20]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f042 0201 	orr.w	r2, r2, #1
 8006c96:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	68da      	ldr	r2, [r3, #12]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f042 0220 	orr.w	r2, r2, #32
 8006ca6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3714      	adds	r7, #20
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr

08006cb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b095      	sub	sp, #84	; 0x54
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	330c      	adds	r3, #12
 8006cc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	330c      	adds	r3, #12
 8006cda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cdc:	643a      	str	r2, [r7, #64]	; 0x40
 8006cde:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ce2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ce4:	e841 2300 	strex	r3, r2, [r1]
 8006ce8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1e5      	bne.n	8006cbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	3314      	adds	r3, #20
 8006cf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	e853 3f00 	ldrex	r3, [r3]
 8006cfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	f023 0301 	bic.w	r3, r3, #1
 8006d06:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	3314      	adds	r3, #20
 8006d0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d18:	e841 2300 	strex	r3, r2, [r1]
 8006d1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1e5      	bne.n	8006cf0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d119      	bne.n	8006d60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	330c      	adds	r3, #12
 8006d32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	e853 3f00 	ldrex	r3, [r3]
 8006d3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	f023 0310 	bic.w	r3, r3, #16
 8006d42:	647b      	str	r3, [r7, #68]	; 0x44
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	330c      	adds	r3, #12
 8006d4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d4c:	61ba      	str	r2, [r7, #24]
 8006d4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d50:	6979      	ldr	r1, [r7, #20]
 8006d52:	69ba      	ldr	r2, [r7, #24]
 8006d54:	e841 2300 	strex	r3, r2, [r1]
 8006d58:	613b      	str	r3, [r7, #16]
   return(result);
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1e5      	bne.n	8006d2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2220      	movs	r2, #32
 8006d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d6e:	bf00      	nop
 8006d70:	3754      	adds	r7, #84	; 0x54
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bc80      	pop	{r7}
 8006d76:	4770      	bx	lr

08006d78 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f7fc fb14 	bl	80033c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d98:	bf00      	nop
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	2b21      	cmp	r3, #33	; 0x21
 8006db2:	d13e      	bne.n	8006e32 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dbc:	d114      	bne.n	8006de8 <UART_Transmit_IT+0x48>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d110      	bne.n	8006de8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	881b      	ldrh	r3, [r3, #0]
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dda:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	1c9a      	adds	r2, r3, #2
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	621a      	str	r2, [r3, #32]
 8006de6:	e008      	b.n	8006dfa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	1c59      	adds	r1, r3, #1
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	6211      	str	r1, [r2, #32]
 8006df2:	781a      	ldrb	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	3b01      	subs	r3, #1
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	4619      	mov	r1, r3
 8006e08:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d10f      	bne.n	8006e2e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68da      	ldr	r2, [r3, #12]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e1c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68da      	ldr	r2, [r3, #12]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e2c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	e000      	b.n	8006e34 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e32:	2302      	movs	r3, #2
  }
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3714      	adds	r7, #20
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bc80      	pop	{r7}
 8006e3c:	4770      	bx	lr

08006e3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e3e:	b580      	push	{r7, lr}
 8006e40:	b082      	sub	sp, #8
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68da      	ldr	r2, [r3, #12]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2220      	movs	r2, #32
 8006e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7ff fe3a 	bl	8006ad8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3708      	adds	r7, #8
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}

08006e6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b08c      	sub	sp, #48	; 0x30
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	2b22      	cmp	r3, #34	; 0x22
 8006e80:	f040 80ae 	bne.w	8006fe0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e8c:	d117      	bne.n	8006ebe <UART_Receive_IT+0x50>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d113      	bne.n	8006ebe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e96:	2300      	movs	r3, #0
 8006e98:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb6:	1c9a      	adds	r2, r3, #2
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	629a      	str	r2, [r3, #40]	; 0x28
 8006ebc:	e026      	b.n	8006f0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed0:	d007      	beq.n	8006ee2 <UART_Receive_IT+0x74>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10a      	bne.n	8006ef0 <UART_Receive_IT+0x82>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d106      	bne.n	8006ef0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	e008      	b.n	8006f02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006efc:	b2da      	uxtb	r2, r3
 8006efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	3b01      	subs	r3, #1
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	4619      	mov	r1, r3
 8006f1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d15d      	bne.n	8006fdc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68da      	ldr	r2, [r3, #12]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0220 	bic.w	r2, r2, #32
 8006f2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68da      	ldr	r2, [r3, #12]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695a      	ldr	r2, [r3, #20]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f022 0201 	bic.w	r2, r2, #1
 8006f4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2220      	movs	r2, #32
 8006f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d135      	bne.n	8006fd2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	330c      	adds	r3, #12
 8006f72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	e853 3f00 	ldrex	r3, [r3]
 8006f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	f023 0310 	bic.w	r3, r3, #16
 8006f82:	627b      	str	r3, [r7, #36]	; 0x24
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	330c      	adds	r3, #12
 8006f8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f8c:	623a      	str	r2, [r7, #32]
 8006f8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f90:	69f9      	ldr	r1, [r7, #28]
 8006f92:	6a3a      	ldr	r2, [r7, #32]
 8006f94:	e841 2300 	strex	r3, r2, [r1]
 8006f98:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1e5      	bne.n	8006f6c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 0310 	and.w	r3, r3, #16
 8006faa:	2b10      	cmp	r3, #16
 8006fac:	d10a      	bne.n	8006fc4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	60fb      	str	r3, [r7, #12]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	60fb      	str	r3, [r7, #12]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fc8:	4619      	mov	r1, r3
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7ff fd8d 	bl	8006aea <HAL_UARTEx_RxEventCallback>
 8006fd0:	e002      	b.n	8006fd8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7fc f8e0 	bl	8003198 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	e002      	b.n	8006fe2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	e000      	b.n	8006fe2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006fe0:	2302      	movs	r3, #2
  }
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3730      	adds	r7, #48	; 0x30
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
	...

08006fec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	689a      	ldr	r2, [r3, #8]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	695b      	ldr	r3, [r3, #20]
 8007018:	4313      	orrs	r3, r2
 800701a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007026:	f023 030c 	bic.w	r3, r3, #12
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	6812      	ldr	r2, [r2, #0]
 800702e:	68b9      	ldr	r1, [r7, #8]
 8007030:	430b      	orrs	r3, r1
 8007032:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	699a      	ldr	r2, [r3, #24]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a2c      	ldr	r2, [pc, #176]	; (8007100 <UART_SetConfig+0x114>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d103      	bne.n	800705c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007054:	f7fd fe86 	bl	8004d64 <HAL_RCC_GetPCLK2Freq>
 8007058:	60f8      	str	r0, [r7, #12]
 800705a:	e002      	b.n	8007062 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800705c:	f7fd fe6e 	bl	8004d3c <HAL_RCC_GetPCLK1Freq>
 8007060:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	4613      	mov	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	009a      	lsls	r2, r3, #2
 800706c:	441a      	add	r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	fbb2 f3f3 	udiv	r3, r2, r3
 8007078:	4a22      	ldr	r2, [pc, #136]	; (8007104 <UART_SetConfig+0x118>)
 800707a:	fba2 2303 	umull	r2, r3, r2, r3
 800707e:	095b      	lsrs	r3, r3, #5
 8007080:	0119      	lsls	r1, r3, #4
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4613      	mov	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	009a      	lsls	r2, r3, #2
 800708c:	441a      	add	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	fbb2 f2f3 	udiv	r2, r2, r3
 8007098:	4b1a      	ldr	r3, [pc, #104]	; (8007104 <UART_SetConfig+0x118>)
 800709a:	fba3 0302 	umull	r0, r3, r3, r2
 800709e:	095b      	lsrs	r3, r3, #5
 80070a0:	2064      	movs	r0, #100	; 0x64
 80070a2:	fb00 f303 	mul.w	r3, r0, r3
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	011b      	lsls	r3, r3, #4
 80070aa:	3332      	adds	r3, #50	; 0x32
 80070ac:	4a15      	ldr	r2, [pc, #84]	; (8007104 <UART_SetConfig+0x118>)
 80070ae:	fba2 2303 	umull	r2, r3, r2, r3
 80070b2:	095b      	lsrs	r3, r3, #5
 80070b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070b8:	4419      	add	r1, r3
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	4613      	mov	r3, r2
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	4413      	add	r3, r2
 80070c2:	009a      	lsls	r2, r3, #2
 80070c4:	441a      	add	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80070d0:	4b0c      	ldr	r3, [pc, #48]	; (8007104 <UART_SetConfig+0x118>)
 80070d2:	fba3 0302 	umull	r0, r3, r3, r2
 80070d6:	095b      	lsrs	r3, r3, #5
 80070d8:	2064      	movs	r0, #100	; 0x64
 80070da:	fb00 f303 	mul.w	r3, r0, r3
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	011b      	lsls	r3, r3, #4
 80070e2:	3332      	adds	r3, #50	; 0x32
 80070e4:	4a07      	ldr	r2, [pc, #28]	; (8007104 <UART_SetConfig+0x118>)
 80070e6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ea:	095b      	lsrs	r3, r3, #5
 80070ec:	f003 020f 	and.w	r2, r3, #15
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	440a      	add	r2, r1
 80070f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80070f8:	bf00      	nop
 80070fa:	3710      	adds	r7, #16
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	40013800 	.word	0x40013800
 8007104:	51eb851f 	.word	0x51eb851f

08007108 <__cxa_guard_acquire>:
 8007108:	6802      	ldr	r2, [r0, #0]
 800710a:	4603      	mov	r3, r0
 800710c:	07d2      	lsls	r2, r2, #31
 800710e:	d405      	bmi.n	800711c <__cxa_guard_acquire+0x14>
 8007110:	7842      	ldrb	r2, [r0, #1]
 8007112:	b102      	cbz	r2, 8007116 <__cxa_guard_acquire+0xe>
 8007114:	deff      	udf	#255	; 0xff
 8007116:	2001      	movs	r0, #1
 8007118:	7058      	strb	r0, [r3, #1]
 800711a:	4770      	bx	lr
 800711c:	2000      	movs	r0, #0
 800711e:	4770      	bx	lr

08007120 <__cxa_guard_release>:
 8007120:	2301      	movs	r3, #1
 8007122:	6003      	str	r3, [r0, #0]
 8007124:	4770      	bx	lr
	...

08007128 <ceilf>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800712e:	3d7f      	subs	r5, #127	; 0x7f
 8007130:	2d16      	cmp	r5, #22
 8007132:	4601      	mov	r1, r0
 8007134:	4604      	mov	r4, r0
 8007136:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800713a:	dc25      	bgt.n	8007188 <ceilf+0x60>
 800713c:	2d00      	cmp	r5, #0
 800713e:	da0e      	bge.n	800715e <ceilf+0x36>
 8007140:	4917      	ldr	r1, [pc, #92]	; (80071a0 <ceilf+0x78>)
 8007142:	f7f9 fc27 	bl	8000994 <__addsf3>
 8007146:	2100      	movs	r1, #0
 8007148:	f7f9 fee8 	bl	8000f1c <__aeabi_fcmpgt>
 800714c:	b128      	cbz	r0, 800715a <ceilf+0x32>
 800714e:	2c00      	cmp	r4, #0
 8007150:	db22      	blt.n	8007198 <ceilf+0x70>
 8007152:	2e00      	cmp	r6, #0
 8007154:	bf18      	it	ne
 8007156:	f04f 547e 	movne.w	r4, #1065353216	; 0x3f800000
 800715a:	4621      	mov	r1, r4
 800715c:	e01a      	b.n	8007194 <ceilf+0x6c>
 800715e:	4e11      	ldr	r6, [pc, #68]	; (80071a4 <ceilf+0x7c>)
 8007160:	412e      	asrs	r6, r5
 8007162:	4230      	tst	r0, r6
 8007164:	d016      	beq.n	8007194 <ceilf+0x6c>
 8007166:	490e      	ldr	r1, [pc, #56]	; (80071a0 <ceilf+0x78>)
 8007168:	f7f9 fc14 	bl	8000994 <__addsf3>
 800716c:	2100      	movs	r1, #0
 800716e:	f7f9 fed5 	bl	8000f1c <__aeabi_fcmpgt>
 8007172:	2800      	cmp	r0, #0
 8007174:	d0f1      	beq.n	800715a <ceilf+0x32>
 8007176:	2c00      	cmp	r4, #0
 8007178:	bfc2      	ittt	gt
 800717a:	f44f 0300 	movgt.w	r3, #8388608	; 0x800000
 800717e:	412b      	asrgt	r3, r5
 8007180:	18e4      	addgt	r4, r4, r3
 8007182:	ea24 0406 	bic.w	r4, r4, r6
 8007186:	e7e8      	b.n	800715a <ceilf+0x32>
 8007188:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800718c:	d302      	bcc.n	8007194 <ceilf+0x6c>
 800718e:	f7f9 fc01 	bl	8000994 <__addsf3>
 8007192:	4601      	mov	r1, r0
 8007194:	4608      	mov	r0, r1
 8007196:	bd70      	pop	{r4, r5, r6, pc}
 8007198:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800719c:	e7dd      	b.n	800715a <ceilf+0x32>
 800719e:	bf00      	nop
 80071a0:	7149f2ca 	.word	0x7149f2ca
 80071a4:	007fffff 	.word	0x007fffff

080071a8 <memset>:
 80071a8:	4603      	mov	r3, r0
 80071aa:	4402      	add	r2, r0
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d100      	bne.n	80071b2 <memset+0xa>
 80071b0:	4770      	bx	lr
 80071b2:	f803 1b01 	strb.w	r1, [r3], #1
 80071b6:	e7f9      	b.n	80071ac <memset+0x4>

080071b8 <__libc_init_array>:
 80071b8:	b570      	push	{r4, r5, r6, lr}
 80071ba:	2600      	movs	r6, #0
 80071bc:	4d0c      	ldr	r5, [pc, #48]	; (80071f0 <__libc_init_array+0x38>)
 80071be:	4c0d      	ldr	r4, [pc, #52]	; (80071f4 <__libc_init_array+0x3c>)
 80071c0:	1b64      	subs	r4, r4, r5
 80071c2:	10a4      	asrs	r4, r4, #2
 80071c4:	42a6      	cmp	r6, r4
 80071c6:	d109      	bne.n	80071dc <__libc_init_array+0x24>
 80071c8:	f000 f81a 	bl	8007200 <_init>
 80071cc:	2600      	movs	r6, #0
 80071ce:	4d0a      	ldr	r5, [pc, #40]	; (80071f8 <__libc_init_array+0x40>)
 80071d0:	4c0a      	ldr	r4, [pc, #40]	; (80071fc <__libc_init_array+0x44>)
 80071d2:	1b64      	subs	r4, r4, r5
 80071d4:	10a4      	asrs	r4, r4, #2
 80071d6:	42a6      	cmp	r6, r4
 80071d8:	d105      	bne.n	80071e6 <__libc_init_array+0x2e>
 80071da:	bd70      	pop	{r4, r5, r6, pc}
 80071dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80071e0:	4798      	blx	r3
 80071e2:	3601      	adds	r6, #1
 80071e4:	e7ee      	b.n	80071c4 <__libc_init_array+0xc>
 80071e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ea:	4798      	blx	r3
 80071ec:	3601      	adds	r6, #1
 80071ee:	e7f2      	b.n	80071d6 <__libc_init_array+0x1e>
 80071f0:	08007244 	.word	0x08007244
 80071f4:	08007244 	.word	0x08007244
 80071f8:	08007244 	.word	0x08007244
 80071fc:	0800724c 	.word	0x0800724c

08007200 <_init>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	bf00      	nop
 8007204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007206:	bc08      	pop	{r3}
 8007208:	469e      	mov	lr, r3
 800720a:	4770      	bx	lr

0800720c <_fini>:
 800720c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720e:	bf00      	nop
 8007210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007212:	bc08      	pop	{r3}
 8007214:	469e      	mov	lr, r3
 8007216:	4770      	bx	lr
