digraph "0_linux_251e22abde21833b3d29577e4d8c7aaccd650eee@pointer" {
"1000121" [label="(Call,!gpio_dev)"];
"1000110" [label="(Call,gpio_dev = devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000112" [label="(Call,devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000313" [label="(Call,pinctrl_register(&amd_pinctrl_desc,\n\t\t\t\t\t&pdev->dev, gpio_dev))"];
"1000309" [label="(Call,gpio_dev->pctrl = pinctrl_register(&amd_pinctrl_desc,\n\t\t\t\t\t&pdev->dev, gpio_dev))"];
"1000322" [label="(Call,IS_ERR(gpio_dev->pctrl))"];
"1000334" [label="(Call,PTR_ERR(gpio_dev->pctrl))"];
"1000333" [label="(Return,return PTR_ERR(gpio_dev->pctrl);)"];
"1000427" [label="(Call,pinctrl_unregister(gpio_dev->pctrl))"];
"1000327" [label="(Call,dev_err(&pdev->dev, \"Couldn't register pinctrl driver\n\"))"];
"1000340" [label="(Call,gpiochip_add_data(&gpio_dev->gc, gpio_dev))"];
"1000338" [label="(Call,ret = gpiochip_add_data(&gpio_dev->gc, gpio_dev))"];
"1000431" [label="(Return,return ret;)"];
"1000351" [label="(Call,gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000349" [label="(Call,ret = gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000376" [label="(Call,gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000374" [label="(Call,ret = gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000418" [label="(Return,return ret;)"];
"1000400" [label="(Call,gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler))"];
"1000421" [label="(Call,gpiochip_remove(&gpio_dev->gc))"];
"1000409" [label="(Call,platform_set_drvdata(pdev, gpio_dev))"];
"1000356" [label="(Call,dev_name(&pdev->dev))"];
"1000367" [label="(Call,dev_err(&pdev->dev, \"Failed to add pin range\n\"))"];
"1000389" [label="(Call,dev_err(&pdev->dev, \"could not add irqchip\n\"))"];
"1000412" [label="(Call,dev_dbg(&pdev->dev, \"amd gpio driver loaded\n\"))"];
"1000433" [label="(MethodReturn,static int)"];
"1000141" [label="(Call,dev_err(&pdev->dev, \"Failed to get gpio io resource.\n\"))"];
"1000432" [label="(Identifier,ret)"];
"1000383" [label="(Literal,0)"];
"1000101" [label="(MethodParameterIn,struct platform_device *pdev)"];
"1000340" [label="(Call,gpiochip_add_data(&gpio_dev->gc, gpio_dev))"];
"1000366" [label="(Block,)"];
"1000324" [label="(Identifier,gpio_dev)"];
"1000431" [label="(Return,return ret;)"];
"1000410" [label="(Identifier,pdev)"];
"1000408" [label="(Identifier,amd_gpio_irq_handler)"];
"1000345" [label="(Identifier,gpio_dev)"];
"1000110" [label="(Call,gpio_dev = devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000417" [label="(Literal,\"amd gpio driver loaded\n\")"];
"1000330" [label="(Identifier,pdev)"];
"1000351" [label="(Call,gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000400" [label="(Call,gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler))"];
"1000304" [label="(Call,dev_name(&pdev->dev))"];
"1000407" [label="(Identifier,irq_base)"];
"1000334" [label="(Call,PTR_ERR(gpio_dev->pctrl))"];
"1000178" [label="(Call,irq_base < 0)"];
"1000373" [label="(ControlStructure,goto out2;)"];
"1000335" [label="(Call,gpio_dev->pctrl)"];
"1000129" [label="(Identifier,gpio_dev)"];
"1000323" [label="(Call,gpio_dev->pctrl)"];
"1000395" [label="(Call,ret = -ENODEV)"];
"1000413" [label="(Call,&pdev->dev)"];
"1000117" [label="(Call,sizeof(struct amd_gpio))"];
"1000427" [label="(Call,pinctrl_unregister(gpio_dev->pctrl))"];
"1000120" [label="(ControlStructure,if (!gpio_dev))"];
"1000357" [label="(Call,&pdev->dev)"];
"1000320" [label="(Identifier,gpio_dev)"];
"1000322" [label="(Call,IS_ERR(gpio_dev->pctrl))"];
"1000426" [label="(JumpTarget,out1:)"];
"1000367" [label="(Call,dev_err(&pdev->dev, \"Failed to add pin range\n\"))"];
"1000339" [label="(Identifier,ret)"];
"1000421" [label="(Call,gpiochip_remove(&gpio_dev->gc))"];
"1000394" [label="(Literal,\"could not add irqchip\n\")"];
"1000415" [label="(Identifier,pdev)"];
"1000316" [label="(Call,&pdev->dev)"];
"1000381" [label="(Call,&amd_gpio_irqchip)"];
"1000119" [label="(Identifier,GFP_KERNEL)"];
"1000396" [label="(Identifier,ret)"];
"1000349" [label="(Call,ret = gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),\n \t\t\t\t0, 0, TOTAL_NUMBER_OF_PINS))"];
"1000314" [label="(Call,&amd_pinctrl_desc)"];
"1000350" [label="(Identifier,ret)"];
"1000409" [label="(Call,platform_set_drvdata(pdev, gpio_dev))"];
"1000352" [label="(Call,&gpio_dev->gc)"];
"1000356" [label="(Call,dev_name(&pdev->dev))"];
"1000362" [label="(Literal,0)"];
"1000309" [label="(Call,gpio_dev->pctrl = pinctrl_register(&amd_pinctrl_desc,\n\t\t\t\t\t&pdev->dev, gpio_dev))"];
"1000102" [label="(Block,)"];
"1000374" [label="(Call,ret = gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000377" [label="(Call,&gpio_dev->gc)"];
"1000336" [label="(Identifier,gpio_dev)"];
"1000376" [label="(Call,gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000333" [label="(Return,return PTR_ERR(gpio_dev->pctrl);)"];
"1000327" [label="(Call,dev_err(&pdev->dev, \"Couldn't register pinctrl driver\n\"))"];
"1000412" [label="(Call,dev_dbg(&pdev->dev, \"amd gpio driver loaded\n\"))"];
"1000418" [label="(Return,return ret;)"];
"1000154" [label="(Call,devm_ioremap_nocache(&pdev->dev, res->start,\n\t\t\t\t\t\tresource_size(res)))"];
"1000113" [label="(Call,&pdev->dev)"];
"1000122" [label="(Identifier,gpio_dev)"];
"1000365" [label="(Identifier,ret)"];
"1000347" [label="(Identifier,ret)"];
"1000363" [label="(Identifier,TOTAL_NUMBER_OF_PINS)"];
"1000390" [label="(Call,&pdev->dev)"];
"1000422" [label="(Call,&gpio_dev->gc)"];
"1000372" [label="(Literal,\"Failed to add pin range\n\")"];
"1000388" [label="(Block,)"];
"1000112" [label="(Call,devm_kzalloc(&pdev->dev,\n\t\t\t\tsizeof(struct amd_gpio), GFP_KERNEL))"];
"1000361" [label="(Literal,0)"];
"1000401" [label="(Call,&gpio_dev->gc)"];
"1000389" [label="(Call,dev_err(&pdev->dev, \"could not add irqchip\n\"))"];
"1000310" [label="(Call,gpio_dev->pctrl)"];
"1000411" [label="(Identifier,gpio_dev)"];
"1000111" [label="(Identifier,gpio_dev)"];
"1000332" [label="(Literal,\"Couldn't register pinctrl driver\n\")"];
"1000375" [label="(Identifier,ret)"];
"1000313" [label="(Call,pinctrl_register(&amd_pinctrl_desc,\n\t\t\t\t\t&pdev->dev, gpio_dev))"];
"1000174" [label="(Call,platform_get_irq(pdev, 0))"];
"1000326" [label="(Block,)"];
"1000125" [label="(Identifier,ENOMEM)"];
"1000368" [label="(Call,&pdev->dev)"];
"1000321" [label="(ControlStructure,if (IS_ERR(gpio_dev->pctrl)))"];
"1000121" [label="(Call,!gpio_dev)"];
"1000385" [label="(Identifier,IRQ_TYPE_NONE)"];
"1000384" [label="(Identifier,handle_simple_irq)"];
"1000405" [label="(Call,&amd_gpio_irqchip)"];
"1000328" [label="(Call,&pdev->dev)"];
"1000419" [label="(Identifier,ret)"];
"1000428" [label="(Call,gpio_dev->pctrl)"];
"1000341" [label="(Call,&gpio_dev->gc)"];
"1000338" [label="(Call,ret = gpiochip_add_data(&gpio_dev->gc, gpio_dev))"];
"1000387" [label="(Identifier,ret)"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000129" -> "1000121"  [label="CFG: "];
"1000121" -> "1000433"  [label="DDG: "];
"1000121" -> "1000433"  [label="DDG: "];
"1000110" -> "1000121"  [label="DDG: "];
"1000121" -> "1000313"  [label="DDG: "];
"1000110" -> "1000102"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000122" -> "1000110"  [label="CFG: "];
"1000110" -> "1000433"  [label="DDG: "];
"1000112" -> "1000110"  [label="DDG: "];
"1000112" -> "1000110"  [label="DDG: "];
"1000112" -> "1000119"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000117" -> "1000112"  [label="AST: "];
"1000119" -> "1000112"  [label="AST: "];
"1000112" -> "1000433"  [label="DDG: "];
"1000112" -> "1000433"  [label="DDG: "];
"1000112" -> "1000141"  [label="DDG: "];
"1000112" -> "1000154"  [label="DDG: "];
"1000313" -> "1000309"  [label="AST: "];
"1000313" -> "1000320"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000316" -> "1000313"  [label="AST: "];
"1000320" -> "1000313"  [label="AST: "];
"1000309" -> "1000313"  [label="CFG: "];
"1000313" -> "1000433"  [label="DDG: "];
"1000313" -> "1000433"  [label="DDG: "];
"1000313" -> "1000433"  [label="DDG: "];
"1000313" -> "1000309"  [label="DDG: "];
"1000313" -> "1000309"  [label="DDG: "];
"1000313" -> "1000309"  [label="DDG: "];
"1000304" -> "1000313"  [label="DDG: "];
"1000313" -> "1000327"  [label="DDG: "];
"1000313" -> "1000340"  [label="DDG: "];
"1000313" -> "1000356"  [label="DDG: "];
"1000309" -> "1000102"  [label="AST: "];
"1000310" -> "1000309"  [label="AST: "];
"1000324" -> "1000309"  [label="CFG: "];
"1000309" -> "1000433"  [label="DDG: "];
"1000309" -> "1000322"  [label="DDG: "];
"1000322" -> "1000321"  [label="AST: "];
"1000322" -> "1000323"  [label="CFG: "];
"1000323" -> "1000322"  [label="AST: "];
"1000330" -> "1000322"  [label="CFG: "];
"1000339" -> "1000322"  [label="CFG: "];
"1000322" -> "1000433"  [label="DDG: "];
"1000322" -> "1000433"  [label="DDG: "];
"1000322" -> "1000334"  [label="DDG: "];
"1000322" -> "1000427"  [label="DDG: "];
"1000334" -> "1000333"  [label="AST: "];
"1000334" -> "1000335"  [label="CFG: "];
"1000335" -> "1000334"  [label="AST: "];
"1000333" -> "1000334"  [label="CFG: "];
"1000334" -> "1000433"  [label="DDG: "];
"1000334" -> "1000433"  [label="DDG: "];
"1000334" -> "1000333"  [label="DDG: "];
"1000333" -> "1000326"  [label="AST: "];
"1000433" -> "1000333"  [label="CFG: "];
"1000333" -> "1000433"  [label="DDG: "];
"1000427" -> "1000102"  [label="AST: "];
"1000427" -> "1000428"  [label="CFG: "];
"1000428" -> "1000427"  [label="AST: "];
"1000432" -> "1000427"  [label="CFG: "];
"1000427" -> "1000433"  [label="DDG: "];
"1000427" -> "1000433"  [label="DDG: "];
"1000327" -> "1000326"  [label="AST: "];
"1000327" -> "1000332"  [label="CFG: "];
"1000328" -> "1000327"  [label="AST: "];
"1000332" -> "1000327"  [label="AST: "];
"1000336" -> "1000327"  [label="CFG: "];
"1000327" -> "1000433"  [label="DDG: "];
"1000327" -> "1000433"  [label="DDG: "];
"1000340" -> "1000338"  [label="AST: "];
"1000340" -> "1000345"  [label="CFG: "];
"1000341" -> "1000340"  [label="AST: "];
"1000345" -> "1000340"  [label="AST: "];
"1000338" -> "1000340"  [label="CFG: "];
"1000340" -> "1000433"  [label="DDG: "];
"1000340" -> "1000433"  [label="DDG: "];
"1000340" -> "1000338"  [label="DDG: "];
"1000340" -> "1000338"  [label="DDG: "];
"1000340" -> "1000351"  [label="DDG: "];
"1000340" -> "1000409"  [label="DDG: "];
"1000338" -> "1000102"  [label="AST: "];
"1000339" -> "1000338"  [label="AST: "];
"1000347" -> "1000338"  [label="CFG: "];
"1000338" -> "1000433"  [label="DDG: "];
"1000338" -> "1000433"  [label="DDG: "];
"1000338" -> "1000431"  [label="DDG: "];
"1000431" -> "1000102"  [label="AST: "];
"1000431" -> "1000432"  [label="CFG: "];
"1000432" -> "1000431"  [label="AST: "];
"1000433" -> "1000431"  [label="CFG: "];
"1000431" -> "1000433"  [label="DDG: "];
"1000432" -> "1000431"  [label="DDG: "];
"1000395" -> "1000431"  [label="DDG: "];
"1000349" -> "1000431"  [label="DDG: "];
"1000351" -> "1000349"  [label="AST: "];
"1000351" -> "1000363"  [label="CFG: "];
"1000352" -> "1000351"  [label="AST: "];
"1000356" -> "1000351"  [label="AST: "];
"1000361" -> "1000351"  [label="AST: "];
"1000362" -> "1000351"  [label="AST: "];
"1000363" -> "1000351"  [label="AST: "];
"1000349" -> "1000351"  [label="CFG: "];
"1000351" -> "1000433"  [label="DDG: "];
"1000351" -> "1000433"  [label="DDG: "];
"1000351" -> "1000349"  [label="DDG: "];
"1000351" -> "1000349"  [label="DDG: "];
"1000351" -> "1000349"  [label="DDG: "];
"1000351" -> "1000349"  [label="DDG: "];
"1000356" -> "1000351"  [label="DDG: "];
"1000351" -> "1000376"  [label="DDG: "];
"1000351" -> "1000421"  [label="DDG: "];
"1000349" -> "1000102"  [label="AST: "];
"1000350" -> "1000349"  [label="AST: "];
"1000365" -> "1000349"  [label="CFG: "];
"1000349" -> "1000433"  [label="DDG: "];
"1000349" -> "1000433"  [label="DDG: "];
"1000376" -> "1000374"  [label="AST: "];
"1000376" -> "1000385"  [label="CFG: "];
"1000377" -> "1000376"  [label="AST: "];
"1000381" -> "1000376"  [label="AST: "];
"1000383" -> "1000376"  [label="AST: "];
"1000384" -> "1000376"  [label="AST: "];
"1000385" -> "1000376"  [label="AST: "];
"1000374" -> "1000376"  [label="CFG: "];
"1000376" -> "1000433"  [label="DDG: "];
"1000376" -> "1000433"  [label="DDG: "];
"1000376" -> "1000433"  [label="DDG: "];
"1000376" -> "1000374"  [label="DDG: "];
"1000376" -> "1000374"  [label="DDG: "];
"1000376" -> "1000374"  [label="DDG: "];
"1000376" -> "1000374"  [label="DDG: "];
"1000376" -> "1000374"  [label="DDG: "];
"1000376" -> "1000400"  [label="DDG: "];
"1000376" -> "1000400"  [label="DDG: "];
"1000376" -> "1000421"  [label="DDG: "];
"1000374" -> "1000102"  [label="AST: "];
"1000375" -> "1000374"  [label="AST: "];
"1000387" -> "1000374"  [label="CFG: "];
"1000374" -> "1000433"  [label="DDG: "];
"1000374" -> "1000433"  [label="DDG: "];
"1000374" -> "1000418"  [label="DDG: "];
"1000418" -> "1000102"  [label="AST: "];
"1000418" -> "1000419"  [label="CFG: "];
"1000419" -> "1000418"  [label="AST: "];
"1000433" -> "1000418"  [label="CFG: "];
"1000418" -> "1000433"  [label="DDG: "];
"1000419" -> "1000418"  [label="DDG: "];
"1000400" -> "1000102"  [label="AST: "];
"1000400" -> "1000408"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000405" -> "1000400"  [label="AST: "];
"1000407" -> "1000400"  [label="AST: "];
"1000408" -> "1000400"  [label="AST: "];
"1000410" -> "1000400"  [label="CFG: "];
"1000400" -> "1000433"  [label="DDG: "];
"1000400" -> "1000433"  [label="DDG: "];
"1000400" -> "1000433"  [label="DDG: "];
"1000400" -> "1000433"  [label="DDG: "];
"1000400" -> "1000433"  [label="DDG: "];
"1000178" -> "1000400"  [label="DDG: "];
"1000421" -> "1000102"  [label="AST: "];
"1000421" -> "1000422"  [label="CFG: "];
"1000422" -> "1000421"  [label="AST: "];
"1000426" -> "1000421"  [label="CFG: "];
"1000421" -> "1000433"  [label="DDG: "];
"1000421" -> "1000433"  [label="DDG: "];
"1000409" -> "1000102"  [label="AST: "];
"1000409" -> "1000411"  [label="CFG: "];
"1000410" -> "1000409"  [label="AST: "];
"1000411" -> "1000409"  [label="AST: "];
"1000415" -> "1000409"  [label="CFG: "];
"1000409" -> "1000433"  [label="DDG: "];
"1000409" -> "1000433"  [label="DDG: "];
"1000409" -> "1000433"  [label="DDG: "];
"1000101" -> "1000409"  [label="DDG: "];
"1000174" -> "1000409"  [label="DDG: "];
"1000356" -> "1000357"  [label="CFG: "];
"1000357" -> "1000356"  [label="AST: "];
"1000361" -> "1000356"  [label="CFG: "];
"1000356" -> "1000367"  [label="DDG: "];
"1000356" -> "1000389"  [label="DDG: "];
"1000356" -> "1000412"  [label="DDG: "];
"1000367" -> "1000366"  [label="AST: "];
"1000367" -> "1000372"  [label="CFG: "];
"1000368" -> "1000367"  [label="AST: "];
"1000372" -> "1000367"  [label="AST: "];
"1000373" -> "1000367"  [label="CFG: "];
"1000367" -> "1000433"  [label="DDG: "];
"1000367" -> "1000433"  [label="DDG: "];
"1000389" -> "1000388"  [label="AST: "];
"1000389" -> "1000394"  [label="CFG: "];
"1000390" -> "1000389"  [label="AST: "];
"1000394" -> "1000389"  [label="AST: "];
"1000396" -> "1000389"  [label="CFG: "];
"1000389" -> "1000433"  [label="DDG: "];
"1000389" -> "1000433"  [label="DDG: "];
"1000412" -> "1000102"  [label="AST: "];
"1000412" -> "1000417"  [label="CFG: "];
"1000413" -> "1000412"  [label="AST: "];
"1000417" -> "1000412"  [label="AST: "];
"1000419" -> "1000412"  [label="CFG: "];
"1000412" -> "1000433"  [label="DDG: "];
"1000412" -> "1000433"  [label="DDG: "];
}
