#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jan  7 10:18:09 2025
# Process ID: 189031
# Current directory: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1
# Command line: vivado -log meisha_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_wrapper.tcl
# Log file: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/meisha_wrapper.vds
# Journal file: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source meisha_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/vivado2016/Vivado/2016.4/data/ip'.
Command: synth_design -top meisha_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 189049 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1325.133 ; gain = 304.426 ; free physical = 1863510 ; free virtual = 2013853
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'meisha_wrapper' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'meisha' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:13]
INFO: [Synth 8-638] synthesizing module 'meisha_DevKitWrapper_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_DevKitWrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_DevKitWrapper_0_0' (1#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_DevKitWrapper_0_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'spi_master_sdi' does not match port width (4) of module 'meisha_DevKitWrapper_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:258]
WARNING: [Synth 8-350] instance 'DevKitWrapper_0' of module 'meisha_DevKitWrapper_0_0' requires 47 connections, but only 31 given [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:232]
INFO: [Synth 8-638] synthesizing module 'meisha_axi_interconnect_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:486]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_QZH0SS' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:846]
INFO: [Synth 8-638] synthesizing module 'meisha_auto_cc_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_auto_cc_0' (2#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'meisha_auto_cc_0' requires 82 connections, but only 80 given [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:1129]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_QZH0SS' (3#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:846]
INFO: [Synth 8-256] done synthesizing module 'meisha_axi_interconnect_0_0' (4#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:486]
INFO: [Synth 8-638] synthesizing module 'meisha_chiplink_master_0_1' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_chiplink_master_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_chiplink_master_0_1' (5#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_chiplink_master_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_clk_wiz_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'meisha_clk_wiz_0_0' (6#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'meisha_clk_wiz_1_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'meisha_clk_wiz_1_0' (7#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'meisha_mig_7series_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'meisha_mig_7series_0_0' (8#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'meisha_mig_7series_0_0' requires 63 connections, but only 59 given [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:388]
INFO: [Synth 8-638] synthesizing module 'meisha_proc_sys_reset_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_proc_sys_reset_0_0' (9#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'meisha_proc_sys_reset_0_0' requires 10 connections, but only 6 given [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:448]
INFO: [Synth 8-638] synthesizing module 'meisha_proc_sys_reset_0_1' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_proc_sys_reset_0_1' (10#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'meisha_proc_sys_reset_0_1' requires 10 connections, but only 6 given [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:455]
INFO: [Synth 8-638] synthesizing module 'meisha_util_ds_buf_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_util_ds_buf_0_0' (11#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_util_vector_logic_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_util_vector_logic_0_0' (12#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_util_vector_logic_0_1' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_util_vector_logic_0_1' (13#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_util_vector_logic_1_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_util_vector_logic_1_0' (14#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_util_vector_logic_3_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_util_vector_logic_3_0' (15#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_util_vector_logic_4_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'meisha_util_vector_logic_4_0' (16#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_util_vector_logic_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'meisha_xlconstant_0_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'meisha_xlconstant_0_0' (17#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/realtime/meisha_xlconstant_0_0_stub.v:5]
WARNING: [Synth 8-3848] Net uart_rtsn in module/entity meisha does not have driver. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:79]
INFO: [Synth 8-256] done synthesizing module 'meisha' (18#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:13]
INFO: [Synth 8-256] done synthesizing module 'meisha_wrapper' (19#1) [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha_wrapper.v:12]
WARNING: [Synth 8-3331] design meisha_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design meisha_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design meisha has unconnected port uart_rtsn
WARNING: [Synth 8-3331] design meisha has unconnected port sdio_sdio_dat_1
WARNING: [Synth 8-3331] design meisha has unconnected port sdio_sdio_dat_2
WARNING: [Synth 8-3331] design meisha has unconnected port uart_ctsn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.609 ; gain = 345.902 ; free physical = 1863467 ; free virtual = 2013810
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1366.609 ; gain = 345.902 ; free physical = 1863467 ; free virtual = 2013810
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_DevKitWrapper_0_0' instantiated as 'meisha_i/DevKitWrapper_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:232]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_auto_cc_0' instantiated as 'meisha_i/axi_interconnect_0/s00_couplers/auto_cc' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:1129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_chiplink_master_0_1' instantiated as 'meisha_i/chiplink_master_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:337]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_clk_wiz_0_0' instantiated as 'meisha_i/clk_wiz_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:377]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_clk_wiz_1_0' instantiated as 'meisha_i/clk_wiz_1' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:383]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_mig_7series_0_0' instantiated as 'meisha_i/mig_7series_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:388]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_proc_sys_reset_0_0' instantiated as 'meisha_i/proc_sys_reset_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:448]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_proc_sys_reset_0_1' instantiated as 'meisha_i/proc_sys_reset_1' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:455]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_util_ds_buf_0_0' instantiated as 'meisha_i/util_ds_buf_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:462]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_util_vector_logic_0_0' instantiated as 'meisha_i/util_vector_logic_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:466]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_util_vector_logic_0_1' instantiated as 'meisha_i/util_vector_logic_1' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:469]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_util_vector_logic_1_0' instantiated as 'meisha_i/util_vector_logic_2' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:472]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_util_vector_logic_3_0' instantiated as 'meisha_i/util_vector_logic_3' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:475]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_util_vector_logic_4_0' instantiated as 'meisha_i/util_vector_logic_4' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:478]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'meisha_xlconstant_0_0' instantiated as 'meisha_i/xlconstant_0' [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/hdl/meisha.v:482]
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp/meisha_clk_wiz_0_0_in_context.xdc] for cell 'meisha_i/clk_wiz_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp/meisha_clk_wiz_0_0_in_context.xdc] for cell 'meisha_i/clk_wiz_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_2/meisha_util_ds_buf_0_0_in_context.xdc] for cell 'meisha_i/util_ds_buf_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_2/meisha_util_ds_buf_0_0_in_context.xdc] for cell 'meisha_i/util_ds_buf_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc] for cell 'meisha_i/mig_7series_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc] for cell 'meisha_i/mig_7series_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_4/meisha_proc_sys_reset_0_0_in_context.xdc] for cell 'meisha_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_4/meisha_proc_sys_reset_0_0_in_context.xdc] for cell 'meisha_i/proc_sys_reset_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_5/meisha_util_vector_logic_0_1_in_context.xdc] for cell 'meisha_i/util_vector_logic_1'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_5/meisha_util_vector_logic_0_1_in_context.xdc] for cell 'meisha_i/util_vector_logic_1'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_6/meisha_proc_sys_reset_0_0_in_context.xdc] for cell 'meisha_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_6/meisha_proc_sys_reset_0_0_in_context.xdc] for cell 'meisha_i/proc_sys_reset_1'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_7/meisha_util_vector_logic_0_1_in_context.xdc] for cell 'meisha_i/util_vector_logic_2'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_7/meisha_util_vector_logic_0_1_in_context.xdc] for cell 'meisha_i/util_vector_logic_2'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_8/meisha_clk_wiz_1_0_in_context.xdc] for cell 'meisha_i/clk_wiz_1'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_8/meisha_clk_wiz_1_0_in_context.xdc] for cell 'meisha_i/clk_wiz_1'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_9/meisha_util_vector_logic_0_0_in_context.xdc] for cell 'meisha_i/util_vector_logic_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_9/meisha_util_vector_logic_0_0_in_context.xdc] for cell 'meisha_i/util_vector_logic_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_10/meisha_DevKitWrapper_0_0_in_context.xdc] for cell 'meisha_i/DevKitWrapper_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_10/meisha_DevKitWrapper_0_0_in_context.xdc] for cell 'meisha_i/DevKitWrapper_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_11/meisha_xlconstant_0_0_in_context.xdc] for cell 'meisha_i/xlconstant_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_11/meisha_xlconstant_0_0_in_context.xdc] for cell 'meisha_i/xlconstant_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_12/meisha_util_vector_logic_0_0_in_context.xdc] for cell 'meisha_i/util_vector_logic_3'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_12/meisha_util_vector_logic_0_0_in_context.xdc] for cell 'meisha_i/util_vector_logic_3'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_13/meisha_util_vector_logic_4_0_in_context.xdc] for cell 'meisha_i/util_vector_logic_4'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_13/meisha_util_vector_logic_4_0_in_context.xdc] for cell 'meisha_i/util_vector_logic_4'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_14/meisha_chiplink_master_0_1_in_context.xdc] for cell 'meisha_i/chiplink_master_0'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_14/meisha_chiplink_master_0_1_in_context.xdc] for cell 'meisha_i/chiplink_master_0'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_15/meisha_auto_cc_0_in_context.xdc] for cell 'meisha_i/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_15/meisha_auto_cc_0_in_context.xdc] for cell 'meisha_i/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -flat -endpoints_only [get_ports uart_ctsn]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanout -flat -endpoints_only [get_ports uart_ctsn]]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:46]
WARNING: [Vivado 12-829] No fanin objects found for 'all_fanin -flat -startpoints_only [get_ports uart_rtsn]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rtsn]]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:49]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:52]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:55]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:59]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:62]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:65]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_sdio_dat_1]]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:68]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_sdio_dat_2]]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:71]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'meisha_i/util_ds_buf_0/U0/IBUF_OUT[0]'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:81]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_out2' completely overrides clock 'meisha_i/clk_wiz_0/clk_out2'.
New: create_clock -period 20.000 -name clk_out2 -waveform {0.000 2.500} [get_pins meisha_i/clk_wiz_0/clk_out2], [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:83]
Previous: create_generated_clock -source [get_pins meisha_i/clk_wiz_0/clk_in1] -edges {1 2 3} -edge_shift {0.000 7.500 15.000} [get_pins meisha_i/clk_wiz_0/clk_out2], [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp/meisha_clk_wiz_0_0_in_context.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'meisha_i/clk_wiz_0/clk_out1', please type 'create_clock -help' for usage info. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'meisha_i/clk_wiz_0/reset'. [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc:85]
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/meisha_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/meisha_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/meisha_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1774.082 ; gain = 0.000 ; free physical = 1863136 ; free virtual = 2013478
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863136 ; free virtual = 2013479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863136 ; free virtual = 2013479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_2/meisha_util_ds_buf_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_2/meisha_util_ds_buf_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_2/meisha_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_2/meisha_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cs_n[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cs_n[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[16]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[16]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[17]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[17]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[18]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[18]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[19]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[19]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[20]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[20]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[21]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[21]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[22]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[22]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[23]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[23]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[24]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[24]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[25]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[25]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[26]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[26]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[27]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[27]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[28]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[28]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[29]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[29]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[30]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[30]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[31]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[31]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[32]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[32]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[33]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[33]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[34]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[34]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[35]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[35]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[36]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[36]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[37]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[37]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[38]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[38]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[39]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[39]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[40]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[40]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[41]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[41]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[42]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[42]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[43]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[43]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[44]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[44]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[45]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[45]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[46]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[46]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[47]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[47]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[48]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[48]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[49]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[49]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[50]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[50]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[51]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[51]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[52]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[52]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[53]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[53]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[54]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[54]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[55]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[55]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[56]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[56]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[57]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[57]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[58]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[58]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[59]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[59]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[60]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[60]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[61]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[61]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[62]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[62]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[63]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[63]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[2]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[3]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[4]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[5]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[6]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[7]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/.Xil/Vivado-189031-meisha/dcp_3/meisha_mig_7series_0_0_in_context.xdc, line 225).
Applied set_property IOB = TRUE for meisha_i/proc_sys_reset_0. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc, line 74).
Applied set_property IOB = TRUE for meisha_i/proc_sys_reset_1. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc, line 74).
Applied set_property IOB = TRUE for meisha_i/util_vector_logic_3. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc, line 74).
Applied set_property IOB = TRUE for meisha_i/clk_wiz_0. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc, line 74).
Applied set_property IOB = TRUE for meisha_i/mig_7series_0. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc, line 74).
Applied set_property IOB = TRUE for meisha_i/xlconstant_0. (constraint file  /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/constrs_1/imports/meisha_ok/meisha.xdc, line 74).
Applied set_property DONT_TOUCH = true for meisha_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/DevKitWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/chiplink_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for meisha_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863136 ; free virtual = 2013479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863136 ; free virtual = 2013479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design meisha_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design meisha_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design meisha has unconnected port uart_rtsn
WARNING: [Synth 8-3331] design meisha has unconnected port sdio_sdio_dat_1
WARNING: [Synth 8-3331] design meisha has unconnected port sdio_sdio_dat_2
WARNING: [Synth 8-3331] design meisha has unconnected port uart_ctsn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863133 ; free virtual = 2013476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'meisha_i/clk_wiz_0/clk_out1' to pin 'meisha_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'meisha_i/clk_wiz_0/clk_in1' to 'meisha_i/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'meisha_i/clk_wiz_0/clk_out2' to pin 'meisha_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'meisha_i/clk_wiz_0/clk_in1' to 'meisha_i/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'meisha_i/mig_7series_0/ui_clk' to pin 'meisha_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'meisha_i/clk_wiz_1/clk_in1' to pin '{meisha_i/util_ds_buf_0/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'meisha_i/clk_wiz_1/clk_out1' to pin 'meisha_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'meisha_i/clk_wiz_1/clk_in1' to 'meisha_i/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863129 ; free virtual = 2013472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863129 ; free virtual = 2013472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |meisha_DevKitWrapper_0_0     |         1|
|2     |meisha_auto_cc_0             |         1|
|3     |meisha_chiplink_master_0_1   |         1|
|4     |meisha_clk_wiz_0_0           |         1|
|5     |meisha_clk_wiz_1_0           |         1|
|6     |meisha_mig_7series_0_0       |         1|
|7     |meisha_proc_sys_reset_0_0    |         1|
|8     |meisha_proc_sys_reset_0_1    |         1|
|9     |meisha_util_ds_buf_0_0       |         1|
|10    |meisha_util_vector_logic_0_0 |         1|
|11    |meisha_util_vector_logic_0_1 |         1|
|12    |meisha_util_vector_logic_1_0 |         1|
|13    |meisha_util_vector_logic_3_0 |         1|
|14    |meisha_util_vector_logic_4_0 |         1|
|15    |meisha_xlconstant_0_0        |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |meisha_DevKitWrapper_0_0     |     1|
|2     |meisha_auto_cc_0             |     1|
|3     |meisha_chiplink_master_0_1   |     1|
|4     |meisha_clk_wiz_0_0           |     1|
|5     |meisha_clk_wiz_1_0           |     1|
|6     |meisha_mig_7series_0_0       |     1|
|7     |meisha_proc_sys_reset_0_0    |     1|
|8     |meisha_proc_sys_reset_0_1    |     1|
|9     |meisha_util_ds_buf_0_0       |     1|
|10    |meisha_util_vector_logic_0_0 |     1|
|11    |meisha_util_vector_logic_0_1 |     1|
|12    |meisha_util_vector_logic_1_0 |     1|
|13    |meisha_util_vector_logic_3_0 |     1|
|14    |meisha_util_vector_logic_4_0 |     1|
|15    |meisha_xlconstant_0_0        |     1|
|16    |IBUF                         |    10|
|17    |OBUF                         |     9|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |   713|
|2     |  meisha_i             |meisha                      |   694|
|3     |    axi_interconnect_0 |meisha_axi_interconnect_0_0 |   290|
|4     |      s00_couplers     |s00_couplers_imp_QZH0SS     |   290|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013464
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1774.082 ; gain = 107.473 ; free physical = 1863121 ; free virtual = 2013464
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1774.082 ; gain = 753.375 ; free physical = 1863121 ; free virtual = 2013464
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 43 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.082 ; gain = 601.871 ; free physical = 1863110 ; free virtual = 2013454
INFO: [Common 17-1381] The checkpoint '/home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1/meisha_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1774.082 ; gain = 0.000 ; free physical = 1863108 ; free virtual = 2013452
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 10:18:41 2025...
