 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: T-2022.03
Date   : Fri Feb 10 17:01:21 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: costmp_reg[1]
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: MatchCount_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (fall edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  costmp_reg[1]/CKN (DFFNSRX1)             0.00       5.50 f
  costmp_reg[1]/QN (DFFNSRX1)              0.67       6.17 f
  U1259/Y (OAI22XL)                        0.79       6.95 r
  U1258/Y (OAI222XL)                       0.48       7.43 f
  U1655/Y (AOI222X1)                       0.45       7.88 r
  U1937/Y (OAI222X1)                       0.33       8.21 f
  U1627/Y (AOI22X2)                        0.29       8.50 r
  U1938/Y (OAI22X4)                        0.18       8.68 f
  U1939/Y (NAND2X2)                        0.14       8.82 r
  U1241/Y (CLKBUFX8)                       0.29       9.12 r
  U1515/Y (INVX6)                          0.17       9.29 f
  U1982/Y (NOR2X4)                         0.18       9.46 r
  U1696/Y (AOI221X2)                       0.14       9.60 f
  U1774/Y (OAI21X1)                        0.24       9.84 r
  U1597/Y (NAND2X1)                        0.16      10.01 f
  U1508/Y (OAI31X1)                        0.18      10.18 r
  MatchCount_reg[3]/D (DFFRX2)             0.00      10.18 r
  data arrival time                                  10.18

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  MatchCount_reg[3]/CK (DFFRX2)            0.00      10.40 r
  library setup time                      -0.21      10.19
  data required time                                 10.19
  -----------------------------------------------------------
  data required time                                 10.19
  data arrival time                                 -10.18
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
