0.6
2017.2
Jun 15 2017
18:41:53
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sim_1/new/matmul_tb.vhd,1521592816,vhdl,,,,matmul_tb,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/activation_fifo/activation_fifo_sim_netlist.vhdl,1520722690,vhdl,,,,activation_fifo;activation_fifo_dmem;activation_fifo_fifo_generator_ramfifo;activation_fifo_fifo_generator_top;activation_fifo_fifo_generator_v13_1_4;activation_fifo_fifo_generator_v13_1_4_synth;activation_fifo_memory;activation_fifo_rd_bin_cntr;activation_fifo_rd_logic;activation_fifo_rd_status_flags_ss;activation_fifo_wr_bin_cntr;activation_fifo_wr_logic;activation_fifo_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,1521600814,vhdl,,,,\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_3_6;blk_mem_gen_0_blk_mem_gen_v8_3_6_synth,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl,1520213885,vhdl,,,,fifo_generator_0;fifo_generator_0_dmem;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_1_4;fifo_generator_0_fifo_generator_v13_1_4_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_ss;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_sim_netlist.vhdl,1521579955,vhdl,,,,fifo_generator_1;fifo_generator_1_dmem;fifo_generator_1_fifo_generator_ramfifo;fifo_generator_1_fifo_generator_top;fifo_generator_1_fifo_generator_v13_1_4;fifo_generator_1_fifo_generator_v13_1_4_synth;fifo_generator_1_memory;fifo_generator_1_rd_bin_cntr;fifo_generator_1_rd_logic;fifo_generator_1_rd_status_flags_ss;fifo_generator_1_wr_bin_cntr;fifo_generator_1_wr_logic;fifo_generator_1_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/fully_connected_coefficients_1/fully_connected_coefficients_1_sim_netlist.vhdl,1520723095,vhdl,,,,\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized0\;\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized1\;\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized2\;\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized3\;\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized4\;\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized5\;\fully_connected_coefficients_1_blk_mem_gen_prim_width__parameterized6\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized0\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized1\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized2\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized3\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized4\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized5\;\fully_connected_coefficients_1_blk_mem_gen_prim_wrapper__parameterized6\;fully_connected_coefficients_1;fully_connected_coefficients_1_blk_mem_gen_generic_cstr;fully_connected_coefficients_1_blk_mem_gen_prim_width;fully_connected_coefficients_1_blk_mem_gen_prim_wrapper;fully_connected_coefficients_1_blk_mem_gen_top;fully_connected_coefficients_1_blk_mem_gen_v8_3_6;fully_connected_coefficients_1_blk_mem_gen_v8_3_6_synth,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/dot_n.vhd,1521581183,vhdl,,,,dot_n,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd,1521672907,vhdl,,,,matmul,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd,1520205907,vhdl,,,,mux_3,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd,1520711122,vhdl,,,,slope_bias_loader,,,,,,,,
