<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.1.502
Fri Oct 14 16:46:43 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     TriggerTDC
Device,speed:    LFE3-150EA,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'MCLK_c' 200.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "MCLK_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[4]' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[4]" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.153ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_28">ts/hc/cnt31/cnt[2]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.325ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      0.325ns physical path delay ts/hc/cnt31/SLICE_28 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.153ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C111B.CLK,R63C111B.Q1,ts/hc/cnt31/SLICE_28:ROUTE, 0.229,R63C111B.Q1,EBR_R61C110.DIA14,ts/fifodata[2]">Data path</A> ts/hc/cnt31/SLICE_28 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C111B.CLK to    R63C111B.Q1 <A href="#@comp:ts/hc/cnt31/SLICE_28">ts/hc/cnt31/SLICE_28</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.229<A href="#@net:ts/fifodata[2]:R63C111B.Q1:EBR_R61C110.DIA14:0.229">    R63C111B.Q1 to EBR_R61C110.DIA14</A> <A href="#@net:ts/fifodata[2]">ts/fifodata[2]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.325   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C111B.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C111B.CLK:0.494"> PLL_R79C5.CLKOP to R63C111B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.154ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_27">ts/hc/cnt31/cnt[0]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.326ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay ts/hc/cnt31/SLICE_27 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.154ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C111A.CLK,R63C111A.Q1,ts/hc/cnt31/SLICE_27:ROUTE, 0.230,R63C111A.Q1,EBR_R61C110.DIA16,ts/fifodata[0]">Data path</A> ts/hc/cnt31/SLICE_27 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C111A.CLK to    R63C111A.Q1 <A href="#@comp:ts/hc/cnt31/SLICE_27">ts/hc/cnt31/SLICE_27</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.230<A href="#@net:ts/fifodata[0]:R63C111A.Q1:EBR_R61C110.DIA16:0.230">    R63C111A.Q1 to EBR_R61C110.DIA16</A> <A href="#@net:ts/fifodata[0]">ts/fifodata[0]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.326   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C111A.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C111A.CLK:0.494"> PLL_R79C5.CLKOP to R63C111A.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.161ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_32">ts/hc/cnt31/cnt[9]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.333ns  (28.8% logic, 71.2% route), 1 logic levels.

 Constraint Details:

      0.333ns physical path delay ts/hc/cnt31/SLICE_32 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.161ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C112C.CLK,R63C112C.Q0,ts/hc/cnt31/SLICE_32:ROUTE, 0.237,R63C112C.Q0,EBR_R61C110.DIA6,ts/fifodata[9]">Data path</A> ts/hc/cnt31/SLICE_32 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C112C.CLK to    R63C112C.Q0 <A href="#@comp:ts/hc/cnt31/SLICE_32">ts/hc/cnt31/SLICE_32</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.237<A href="#@net:ts/fifodata[9]:R63C112C.Q0:EBR_R61C110.DIA6:0.237">    R63C112C.Q0 to EBR_R61C110.DIA6</A> <A href="#@net:ts/fifodata[9]">ts/fifodata[9]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.333   (28.8% logic, 71.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C112C.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C112C.CLK:0.494"> PLL_R79C5.CLKOP to R63C112C.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.174ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_31">ts/hc/cnt31/cnt[8]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.346ns  (27.7% logic, 72.3% route), 1 logic levels.

 Constraint Details:

      0.346ns physical path delay ts/hc/cnt31/SLICE_31 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.174ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C112B.CLK,R63C112B.Q1,ts/hc/cnt31/SLICE_31:ROUTE, 0.250,R63C112B.Q1,EBR_R61C110.DIA7,ts/fifodata[8]">Data path</A> ts/hc/cnt31/SLICE_31 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C112B.CLK to    R63C112B.Q1 <A href="#@comp:ts/hc/cnt31/SLICE_31">ts/hc/cnt31/SLICE_31</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.250<A href="#@net:ts/fifodata[8]:R63C112B.Q1:EBR_R61C110.DIA7:0.250">    R63C112B.Q1 to EBR_R61C110.DIA7</A> <A href="#@net:ts/fifodata[8]">ts/fifodata[8]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.346   (27.7% logic, 72.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C112B.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C112B.CLK:0.494"> PLL_R79C5.CLKOP to R63C112B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.174ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_31">ts/hc/cnt31/cnt[7]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.346ns  (27.7% logic, 72.3% route), 1 logic levels.

 Constraint Details:

      0.346ns physical path delay ts/hc/cnt31/SLICE_31 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.174ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C112B.CLK,R63C112B.Q0,ts/hc/cnt31/SLICE_31:ROUTE, 0.250,R63C112B.Q0,EBR_R61C110.DIA9,ts/fifodata[7]">Data path</A> ts/hc/cnt31/SLICE_31 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C112B.CLK to    R63C112B.Q0 <A href="#@comp:ts/hc/cnt31/SLICE_31">ts/hc/cnt31/SLICE_31</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.250<A href="#@net:ts/fifodata[7]:R63C112B.Q0:EBR_R61C110.DIA9:0.250">    R63C112B.Q0 to EBR_R61C110.DIA9</A> <A href="#@net:ts/fifodata[7]">ts/fifodata[7]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.346   (27.7% logic, 72.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C112B.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C112B.CLK:0.494"> PLL_R79C5.CLKOP to R63C112B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.174ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_32">ts/hc/cnt31/cnt[10]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.346ns  (27.7% logic, 72.3% route), 1 logic levels.

 Constraint Details:

      0.346ns physical path delay ts/hc/cnt31/SLICE_32 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.174ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C112C.CLK,R63C112C.Q1,ts/hc/cnt31/SLICE_32:ROUTE, 0.250,R63C112C.Q1,EBR_R61C110.DIA5,ts/fifodata[10]">Data path</A> ts/hc/cnt31/SLICE_32 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C112C.CLK to    R63C112C.Q1 <A href="#@comp:ts/hc/cnt31/SLICE_32">ts/hc/cnt31/SLICE_32</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.250<A href="#@net:ts/fifodata[10]:R63C112C.Q1:EBR_R61C110.DIA5:0.250">    R63C112C.Q1 to EBR_R61C110.DIA5</A> <A href="#@net:ts/fifodata[10]">ts/fifodata[10]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.346   (27.7% logic, 72.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C112C.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C112C.CLK:0.494"> PLL_R79C5.CLKOP to R63C112C.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.184ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/hc/cnt31/SLICE_34">ts/hc/cnt31/cnt[14]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.356ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      0.356ns physical path delay ts/hc/cnt31/SLICE_34 to ts/rfif/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.184ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C113B.CLK,R63C113B.Q1,ts/hc/cnt31/SLICE_34:ROUTE, 0.260,R63C113B.Q1,EBR_R61C110.DIA1,ts/fifodata[14]">Data path</A> ts/hc/cnt31/SLICE_34 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C113B.CLK to    R63C113B.Q1 <A href="#@comp:ts/hc/cnt31/SLICE_34">ts/hc/cnt31/SLICE_34</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         3     0.260<A href="#@net:ts/fifodata[14]:R63C113B.Q1:EBR_R61C110.DIA1:0.260">    R63C113B.Q1 to EBR_R61C110.DIA1</A> <A href="#@net:ts/fifodata[14]">ts/fifodata[14]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.356   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C113B.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/hc/cnt31/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C113B.CLK:0.494"> PLL_R79C5.CLKOP to R63C113B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.203ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_4887">ts/rfif/FF_85</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.321ns  (29.9% logic, 70.1% route), 1 logic levels.

 Constraint Details:

      0.321ns physical path delay ts/rfif/SLICE_4887 to ts/rfif/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.065ns skew requirement (totaling 0.118ns) by 0.203ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R64C110B.CLK,R64C110B.Q0,ts/rfif/SLICE_4887:ROUTE, 0.225,R64C110B.Q0,EBR_R61C110.ADA4,ts/rfif/wptr_0">Data path</A> ts/rfif/SLICE_4887 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R64C110B.CLK to    R64C110B.Q0 <A href="#@comp:ts/rfif/SLICE_4887">ts/rfif/SLICE_4887</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         1     0.225<A href="#@net:ts/rfif/wptr_0:R64C110B.Q0:EBR_R61C110.ADA4:0.225">    R64C110B.Q0 to EBR_R61C110.ADA4</A> <A href="#@net:ts/rfif/wptr_0">ts/rfif/wptr_0</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.321   (29.9% logic, 70.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.488,PLL_R79C5.CLKOP,R64C110B.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/rfif/SLICE_4887:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R64C110B.CLK:0.488"> PLL_R79C5.CLKOP to R64C110B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.553,PLL_R79C5.CLKOP,EBR_R61C110.CLKA,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553<A href="#@net:clk[4]:PLL_R79C5.CLKOP:EBR_R61C110.CLKA:0.553"> PLL_R79C5.CLKOP to EBR_R61C110.CLKA</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.207ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3931">Tdc/fb9/switch</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3931">Tdc/fb9/switch</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay Tdc/fb9/SLICE_3931 to Tdc/fb9/SLICE_3931 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R50C36A.CLK,R50C36A.Q0,Tdc/fb9/SLICE_3931:ROUTE, 0.042,R50C36A.Q0,R50C36A.D0,Tdc/fb9/switch:CTOF_DEL, 0.058,R50C36A.D0,R50C36A.F0,Tdc/fb9/SLICE_3931:ROUTE, 0.000,R50C36A.F0,R50C36A.DI0,Tdc/fb9/switch_i">Data path</A> Tdc/fb9/SLICE_3931 to Tdc/fb9/SLICE_3931:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R50C36A.CLK to     R50C36A.Q0 <A href="#@comp:Tdc/fb9/SLICE_3931">Tdc/fb9/SLICE_3931</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         4     0.042<A href="#@net:Tdc/fb9/switch:R50C36A.Q0:R50C36A.D0:0.042">     R50C36A.Q0 to R50C36A.D0    </A> <A href="#@net:Tdc/fb9/switch">Tdc/fb9/switch</A>
CTOF_DEL    ---     0.058     R50C36A.D0 to     R50C36A.F0 <A href="#@comp:Tdc/fb9/SLICE_3931">Tdc/fb9/SLICE_3931</A>
ROUTE         1     0.000<A href="#@net:Tdc/fb9/switch_i:R50C36A.F0:R50C36A.DI0:0.000">     R50C36A.F0 to R50C36A.DI0   </A> <A href="#@net:Tdc/fb9/switch_i">Tdc/fb9/switch_i</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.495,PLL_R79C5.CLKOP,R50C36A.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to Tdc/fb9/SLICE_3931:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R50C36A.CLK:0.495"> PLL_R79C5.CLKOP to R50C36A.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.495,PLL_R79C5.CLKOP,R50C36A.CLK,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to Tdc/fb9/SLICE_3931:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R50C36A.CLK:0.495"> PLL_R79C5.CLKOP to R50C36A.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.207ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/sm/SLICE_4894">ts/sm/ce</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/sm/SLICE_4894">ts/sm/ce</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay ts/sm/SLICE_4894 to ts/sm/SLICE_4894 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.096,R63C120B.CLK,R63C120B.Q0,ts/sm/SLICE_4894:ROUTE, 0.042,R63C120B.Q0,R63C120B.D0,ts/sm/takedata:CTOF_DEL, 0.058,R63C120B.D0,R63C120B.F0,ts/sm/SLICE_4894:ROUTE, 0.000,R63C120B.F0,R63C120B.DI0,ts/sm/fb_0">Data path</A> ts/sm/SLICE_4894 to ts/sm/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C120B.CLK to    R63C120B.Q0 <A href="#@comp:ts/sm/SLICE_4894">ts/sm/SLICE_4894</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE        17     0.042<A href="#@net:ts/sm/takedata:R63C120B.Q0:R63C120B.D0:0.042">    R63C120B.Q0 to R63C120B.D0   </A> <A href="#@net:ts/sm/takedata">ts/sm/takedata</A>
CTOF_DEL    ---     0.058    R63C120B.D0 to    R63C120B.F0 <A href="#@comp:ts/sm/SLICE_4894">ts/sm/SLICE_4894</A>
ROUTE         1     0.000<A href="#@net:ts/sm/fb_0:R63C120B.F0:R63C120B.DI0:0.000">    R63C120B.F0 to R63C120B.DI0  </A> <A href="#@net:ts/sm/fb_0">ts/sm/fb_0</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C120B.CLK,clk[4]">Source Clock Path</A> PClk/PLLInst_0 to ts/sm/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C120B.CLK:0.494"> PLL_R79C5.CLKOP to R63C120B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:ROUTE, 0.494,PLL_R79C5.CLKOP,R63C120B.CLK,clk[4]">Destination Clock Path</A> PClk/PLLInst_0 to ts/sm/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C120B.CLK:0.494"> PLL_R79C5.CLKOP to R63C120B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'clk[2]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[2]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3913">Tdc/fb9/c[10]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3913">Tdc/fb9/c[14]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3913 to Tdc/fb9/SLICE_3913 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R63C48A.CLK,R63C48A.Q1,Tdc/fb9/SLICE_3913:ROUTE, 0.092,R63C48A.Q1,R63C48A.M0,Tdc/fb9/c[10]">Data path</A> Tdc/fb9/SLICE_3913 to Tdc/fb9/SLICE_3913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R63C48A.CLK to     R63C48A.Q1 <A href="#@comp:Tdc/fb9/SLICE_3913">Tdc/fb9/SLICE_3913</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[10]:R63C48A.Q1:R63C48A.M0:0.092">     R63C48A.Q1 to R63C48A.M0    </A> <A href="#@net:Tdc/fb9/c[10]">Tdc/fb9/c[10]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R63C48A.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb9/SLICE_3913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R63C48A.CLK:0.519"> PLL_R97C5.CLKOS to R63C48A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R63C48A.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb9/SLICE_3913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R63C48A.CLK:0.519"> PLL_R97C5.CLKOS to R63C48A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3759">Tdc/fb7/c[2]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3759">Tdc/fb7/c[6]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3759 to Tdc/fb7/SLICE_3759 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R55C47B.CLK,R55C47B.Q1,Tdc/fb7/SLICE_3759:ROUTE, 0.092,R55C47B.Q1,R55C47B.M0,Tdc/fb7/c[2]">Data path</A> Tdc/fb7/SLICE_3759 to Tdc/fb7/SLICE_3759:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R55C47B.CLK to     R55C47B.Q1 <A href="#@comp:Tdc/fb7/SLICE_3759">Tdc/fb7/SLICE_3759</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[2]:R55C47B.Q1:R55C47B.M0:0.092">     R55C47B.Q1 to R55C47B.M0    </A> <A href="#@net:Tdc/fb7/c[2]">Tdc/fb7/c[2]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R55C47B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb7/SLICE_3759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R55C47B.CLK:0.519"> PLL_R97C5.CLKOS to R55C47B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R55C47B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb7/SLICE_3759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R55C47B.CLK:0.519"> PLL_R97C5.CLKOS to R55C47B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3775">Tdc/fb7/c[18]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3775">Tdc/fb7/c[22]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3775 to Tdc/fb7/SLICE_3775 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R56C39B.CLK,R56C39B.Q1,Tdc/fb7/SLICE_3775:ROUTE, 0.092,R56C39B.Q1,R56C39B.M0,Tdc/fb7/c[18]">Data path</A> Tdc/fb7/SLICE_3775 to Tdc/fb7/SLICE_3775:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R56C39B.CLK to     R56C39B.Q1 <A href="#@comp:Tdc/fb7/SLICE_3775">Tdc/fb7/SLICE_3775</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[18]:R56C39B.Q1:R56C39B.M0:0.092">     R56C39B.Q1 to R56C39B.M0    </A> <A href="#@net:Tdc/fb7/c[18]">Tdc/fb7/c[18]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R56C39B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb7/SLICE_3775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R56C39B.CLK:0.519"> PLL_R97C5.CLKOS to R56C39B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R56C39B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb7/SLICE_3775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R56C39B.CLK:0.519"> PLL_R97C5.CLKOS to R56C39B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3856">Tdc/fb8/c[26]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3856">Tdc/fb8/c[30]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3856 to Tdc/fb8/SLICE_3856 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R69C37C.CLK,R69C37C.Q1,Tdc/fb8/SLICE_3856:ROUTE, 0.092,R69C37C.Q1,R69C37C.M0,Tdc/fb8/c[26]">Data path</A> Tdc/fb8/SLICE_3856 to Tdc/fb8/SLICE_3856:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C37C.CLK to     R69C37C.Q1 <A href="#@comp:Tdc/fb8/SLICE_3856">Tdc/fb8/SLICE_3856</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[26]:R69C37C.Q1:R69C37C.M0:0.092">     R69C37C.Q1 to R69C37C.M0    </A> <A href="#@net:Tdc/fb8/c[26]">Tdc/fb8/c[26]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R69C37C.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb8/SLICE_3856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R69C37C.CLK:0.519"> PLL_R97C5.CLKOS to R69C37C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R69C37C.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb8/SLICE_3856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R69C37C.CLK:0.519"> PLL_R97C5.CLKOS to R69C37C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb6/SLICE_3694">Tdc/fb6/c[10]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb6/SLICE_3694">Tdc/fb6/c[14]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb6/SLICE_3694 to Tdc/fb6/SLICE_3694 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R49C42C.CLK,R49C42C.Q1,Tdc/fb6/SLICE_3694:ROUTE, 0.092,R49C42C.Q1,R49C42C.M0,Tdc/fb6/c[10]">Data path</A> Tdc/fb6/SLICE_3694 to Tdc/fb6/SLICE_3694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R49C42C.CLK to     R49C42C.Q1 <A href="#@comp:Tdc/fb6/SLICE_3694">Tdc/fb6/SLICE_3694</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb6/c[10]:R49C42C.Q1:R49C42C.M0:0.092">     R49C42C.Q1 to R49C42C.M0    </A> <A href="#@net:Tdc/fb6/c[10]">Tdc/fb6/c[10]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.520,PLL_R97C5.CLKOS,R49C42C.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb6/SLICE_3694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.520<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R49C42C.CLK:0.520"> PLL_R97C5.CLKOS to R49C42C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.520,PLL_R97C5.CLKOS,R49C42C.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb6/SLICE_3694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.520<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R49C42C.CLK:0.520"> PLL_R97C5.CLKOS to R49C42C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3905">Tdc/fb9/c[2]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3905">Tdc/fb9/c[6]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3905 to Tdc/fb9/SLICE_3905 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R59C52B.CLK,R59C52B.Q1,Tdc/fb9/SLICE_3905:ROUTE, 0.092,R59C52B.Q1,R59C52B.M0,Tdc/fb9/c[2]">Data path</A> Tdc/fb9/SLICE_3905 to Tdc/fb9/SLICE_3905:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C52B.CLK to     R59C52B.Q1 <A href="#@comp:Tdc/fb9/SLICE_3905">Tdc/fb9/SLICE_3905</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[2]:R59C52B.Q1:R59C52B.M0:0.092">     R59C52B.Q1 to R59C52B.M0    </A> <A href="#@net:Tdc/fb9/c[2]">Tdc/fb9/c[2]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R59C52B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb9/SLICE_3905:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R59C52B.CLK:0.519"> PLL_R97C5.CLKOS to R59C52B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R59C52B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb9/SLICE_3905:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R59C52B.CLK:0.519"> PLL_R97C5.CLKOS to R59C52B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3832">Tdc/fb8/c[2]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3832">Tdc/fb8/c[6]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3832 to Tdc/fb8/SLICE_3832 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R68C33C.CLK,R68C33C.Q1,Tdc/fb8/SLICE_3832:ROUTE, 0.092,R68C33C.Q1,R68C33C.M0,Tdc/fb8/c[2]">Data path</A> Tdc/fb8/SLICE_3832 to Tdc/fb8/SLICE_3832:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C33C.CLK to     R68C33C.Q1 <A href="#@comp:Tdc/fb8/SLICE_3832">Tdc/fb8/SLICE_3832</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[2]:R68C33C.Q1:R68C33C.M0:0.092">     R68C33C.Q1 to R68C33C.M0    </A> <A href="#@net:Tdc/fb8/c[2]">Tdc/fb8/c[2]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R68C33C.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb8/SLICE_3832:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R68C33C.CLK:0.519"> PLL_R97C5.CLKOS to R68C33C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R68C33C.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb8/SLICE_3832:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R68C33C.CLK:0.519"> PLL_R97C5.CLKOS to R68C33C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3921">Tdc/fb9/c[18]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3921">Tdc/fb9/c[22]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3921 to Tdc/fb9/SLICE_3921 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R65C48A.CLK,R65C48A.Q1,Tdc/fb9/SLICE_3921:ROUTE, 0.092,R65C48A.Q1,R65C48A.M0,Tdc/fb9/c[18]">Data path</A> Tdc/fb9/SLICE_3921 to Tdc/fb9/SLICE_3921:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R65C48A.CLK to     R65C48A.Q1 <A href="#@comp:Tdc/fb9/SLICE_3921">Tdc/fb9/SLICE_3921</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[18]:R65C48A.Q1:R65C48A.M0:0.092">     R65C48A.Q1 to R65C48A.M0    </A> <A href="#@net:Tdc/fb9/c[18]">Tdc/fb9/c[18]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R65C48A.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb9/SLICE_3921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R65C48A.CLK:0.519"> PLL_R97C5.CLKOS to R65C48A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R65C48A.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb9/SLICE_3921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R65C48A.CLK:0.519"> PLL_R97C5.CLKOS to R65C48A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb6/SLICE_3702">Tdc/fb6/c[18]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb6/SLICE_3702">Tdc/fb6/c[22]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb6/SLICE_3702 to Tdc/fb6/SLICE_3702 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R49C40A.CLK,R49C40A.Q1,Tdc/fb6/SLICE_3702:ROUTE, 0.092,R49C40A.Q1,R49C40A.M0,Tdc/fb6/c[18]">Data path</A> Tdc/fb6/SLICE_3702 to Tdc/fb6/SLICE_3702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R49C40A.CLK to     R49C40A.Q1 <A href="#@comp:Tdc/fb6/SLICE_3702">Tdc/fb6/SLICE_3702</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb6/c[18]:R49C40A.Q1:R49C40A.M0:0.092">     R49C40A.Q1 to R49C40A.M0    </A> <A href="#@net:Tdc/fb6/c[18]">Tdc/fb6/c[18]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.520,PLL_R97C5.CLKOS,R49C40A.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb6/SLICE_3702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.520<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R49C40A.CLK:0.520"> PLL_R97C5.CLKOS to R49C40A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.520,PLL_R97C5.CLKOS,R49C40A.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb6/SLICE_3702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.520<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R49C40A.CLK:0.520"> PLL_R97C5.CLKOS to R49C40A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3767">Tdc/fb7/c[10]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3767">Tdc/fb7/c[14]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3767 to Tdc/fb7/SLICE_3767 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.096,R55C37C.CLK,R55C37C.Q1,Tdc/fb7/SLICE_3767:ROUTE, 0.092,R55C37C.Q1,R55C37C.M0,Tdc/fb7/c[10]">Data path</A> Tdc/fb7/SLICE_3767 to Tdc/fb7/SLICE_3767:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R55C37C.CLK to     R55C37C.Q1 <A href="#@comp:Tdc/fb7/SLICE_3767">Tdc/fb7/SLICE_3767</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[10]:R55C37C.Q1:R55C37C.M0:0.092">     R55C37C.Q1 to R55C37C.M0    </A> <A href="#@net:Tdc/fb7/c[10]">Tdc/fb7/c[10]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R55C37C.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb7/SLICE_3767:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R55C37C.CLK:0.519"> PLL_R97C5.CLKOS to R55C37C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 0.519,PLL_R97C5.CLKOS,R55C37C.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb7/SLICE_3767:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R55C37C.CLK:0.519"> PLL_R97C5.CLKOS to R55C37C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'P3Clk/CLKOP' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "P3Clk/CLKOP" 400.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[3]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[3]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.235ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb45/SLICE_3354">Tdc/fb45/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb45/SLICE_3395">Tdc/fb45/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay Tdc/fb45/SLICE_3354 to Tdc/fb45/SLICE_3395 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R50C90A.CLK,R50C90A.Q0,Tdc/fb45/SLICE_3354:ROUTE, 0.090,R50C90A.Q0,R50C90C.M1,Tdc/fb45/CIn[3]">Data path</A> Tdc/fb45/SLICE_3354 to Tdc/fb45/SLICE_3395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R50C90A.CLK to     R50C90A.Q0 <A href="#@comp:Tdc/fb45/SLICE_3354">Tdc/fb45/SLICE_3354</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.090<A href="#@net:Tdc/fb45/CIn[3]:R50C90A.Q0:R50C90C.M1:0.090">     R50C90A.Q0 to R50C90C.M1    </A> <A href="#@net:Tdc/fb45/CIn[3]">Tdc/fb45/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.468,PLL_R61C5.CLKOS,R50C90A.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb45/SLICE_3354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.468<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R50C90A.CLK:0.468"> PLL_R61C5.CLKOS to R50C90A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.190   (11.4% logic, 88.6% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.534,PLL_R106C5.CLKOS,R50C90C.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb45/SLICE_3395:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.534<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R50C90C.CLK:0.534"> PLL_R106C5.CLKOS to R50C90C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.368   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.235ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb33/SLICE_2405">Tdc/fb33/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb33/SLICE_2446">Tdc/fb33/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay Tdc/fb33/SLICE_2405 to Tdc/fb33/SLICE_2446 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R54C99A.CLK,R54C99A.Q0,Tdc/fb33/SLICE_2405:ROUTE, 0.090,R54C99A.Q0,R54C99C.M1,Tdc/fb33/CIn[3]">Data path</A> Tdc/fb33/SLICE_2405 to Tdc/fb33/SLICE_2446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R54C99A.CLK to     R54C99A.Q0 <A href="#@comp:Tdc/fb33/SLICE_2405">Tdc/fb33/SLICE_2405</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.090<A href="#@net:Tdc/fb33/CIn[3]:R54C99A.Q0:R54C99C.M1:0.090">     R54C99A.Q0 to R54C99C.M1    </A> <A href="#@net:Tdc/fb33/CIn[3]">Tdc/fb33/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.467,PLL_R61C5.CLKOS,R54C99A.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb33/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.467<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R54C99A.CLK:0.467"> PLL_R61C5.CLKOS to R54C99A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.189   (11.4% logic, 88.6% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.533,PLL_R106C5.CLKOS,R54C99C.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb33/SLICE_2446:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.533<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R54C99C.CLK:0.533"> PLL_R106C5.CLKOS to R54C99C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.367   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.235ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb41/SLICE_3062">Tdc/fb41/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb41/SLICE_3103">Tdc/fb41/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay Tdc/fb41/SLICE_3062 to Tdc/fb41/SLICE_3103 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R50C84A.CLK,R50C84A.Q0,Tdc/fb41/SLICE_3062:ROUTE, 0.090,R50C84A.Q0,R50C84B.M1,Tdc/fb41/CIn[3]">Data path</A> Tdc/fb41/SLICE_3062 to Tdc/fb41/SLICE_3103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R50C84A.CLK to     R50C84A.Q0 <A href="#@comp:Tdc/fb41/SLICE_3062">Tdc/fb41/SLICE_3062</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.090<A href="#@net:Tdc/fb41/CIn[3]:R50C84A.Q0:R50C84B.M1:0.090">     R50C84A.Q0 to R50C84B.M1    </A> <A href="#@net:Tdc/fb41/CIn[3]">Tdc/fb41/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.468,PLL_R61C5.CLKOS,R50C84A.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb41/SLICE_3062:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.468<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R50C84A.CLK:0.468"> PLL_R61C5.CLKOS to R50C84A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.190   (11.4% logic, 88.6% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.534,PLL_R106C5.CLKOS,R50C84B.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb41/SLICE_3103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.534<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R50C84B.CLK:0.534"> PLL_R106C5.CLKOS to R50C84B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.368   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.235ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb27/SLICE_1894">Tdc/fb27/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb27/SLICE_1935">Tdc/fb27/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay Tdc/fb27/SLICE_1894 to Tdc/fb27/SLICE_1935 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R94C62B.CLK,R94C62B.Q0,Tdc/fb27/SLICE_1894:ROUTE, 0.090,R94C62B.Q0,R94C62C.M1,Tdc/fb27/CIn[3]">Data path</A> Tdc/fb27/SLICE_1894 to Tdc/fb27/SLICE_1935:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C62B.CLK to     R94C62B.Q0 <A href="#@comp:Tdc/fb27/SLICE_1894">Tdc/fb27/SLICE_1894</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.090<A href="#@net:Tdc/fb27/CIn[3]:R94C62B.Q0:R94C62C.M1:0.090">     R94C62B.Q0 to R94C62C.M1    </A> <A href="#@net:Tdc/fb27/CIn[3]">Tdc/fb27/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.474,PLL_R61C5.CLKOS,R94C62B.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb27/SLICE_1894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.474<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R94C62B.CLK:0.474"> PLL_R61C5.CLKOS to R94C62B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.196   (11.3% logic, 88.7% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.540,PLL_R106C5.CLKOS,R94C62C.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb27/SLICE_1935:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.540<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R94C62C.CLK:0.540"> PLL_R106C5.CLKOS to R94C62C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.374   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.235ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3792">Tdc/fb8/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3833">Tdc/fb8/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay Tdc/fb8/SLICE_3792 to Tdc/fb8/SLICE_3833 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R69C34B.CLK,R69C34B.Q0,Tdc/fb8/SLICE_3792:ROUTE, 0.090,R69C34B.Q0,R69C34C.M1,Tdc/fb8/CIn[3]">Data path</A> Tdc/fb8/SLICE_3792 to Tdc/fb8/SLICE_3833:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C34B.CLK to     R69C34B.Q0 <A href="#@comp:Tdc/fb8/SLICE_3792">Tdc/fb8/SLICE_3792</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.090<A href="#@net:Tdc/fb8/CIn[3]:R69C34B.Q0:R69C34C.M1:0.090">     R69C34B.Q0 to R69C34C.M1    </A> <A href="#@net:Tdc/fb8/CIn[3]">Tdc/fb8/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.473,PLL_R61C5.CLKOS,R69C34B.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb8/SLICE_3792:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R69C34B.CLK:0.473"> PLL_R61C5.CLKOS to R69C34B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.195   (11.3% logic, 88.7% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.539,PLL_R106C5.CLKOS,R69C34C.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb8/SLICE_3833:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R69C34C.CLK:0.539"> PLL_R106C5.CLKOS to R69C34C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.373   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.236ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb31/SLICE_2259">Tdc/fb31/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb31/SLICE_2300">Tdc/fb31/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.187ns  (51.3% logic, 48.7% route), 1 logic levels.

 Constraint Details:

      0.187ns physical path delay Tdc/fb31/SLICE_2259 to Tdc/fb31/SLICE_2300 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.236ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R85C60C.CLK,R85C60C.Q0,Tdc/fb31/SLICE_2259:ROUTE, 0.091,R85C60C.Q0,R83C60B.M1,Tdc/fb31/CIn[3]">Data path</A> Tdc/fb31/SLICE_2259 to Tdc/fb31/SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R85C60C.CLK to     R85C60C.Q0 <A href="#@comp:Tdc/fb31/SLICE_2259">Tdc/fb31/SLICE_2259</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.091<A href="#@net:Tdc/fb31/CIn[3]:R85C60C.Q0:R83C60B.M1:0.091">     R85C60C.Q0 to R83C60B.M1    </A> <A href="#@net:Tdc/fb31/CIn[3]">Tdc/fb31/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.187   (51.3% logic, 48.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.474,PLL_R61C5.CLKOS,R85C60C.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb31/SLICE_2259:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.474<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R85C60C.CLK:0.474"> PLL_R61C5.CLKOS to R85C60C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.196   (11.3% logic, 88.7% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.540,PLL_R106C5.CLKOS,R83C60B.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb31/SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.540<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R83C60B.CLK:0.540"> PLL_R106C5.CLKOS to R83C60B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.374   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.236ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb14/SLICE_872">Tdc/fb14/CIn[3]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb14/SLICE_913">Tdc/fb14/c[3]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.187ns  (51.3% logic, 48.7% route), 1 logic levels.

 Constraint Details:

      0.187ns physical path delay Tdc/fb14/SLICE_872 to Tdc/fb14/SLICE_913 meets
     -0.049ns M_HLD and
     -1.178ns delay constraint less
     -1.757ns skew less
      0.579ns feedback compensation requirement (totaling -0.049ns) by 0.236ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R73C42C.CLK,R73C42C.Q0,Tdc/fb14/SLICE_872:ROUTE, 0.091,R73C42C.Q0,R73C43B.M1,Tdc/fb14/CIn[3]">Data path</A> Tdc/fb14/SLICE_872 to Tdc/fb14/SLICE_913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R73C42C.CLK to     R73C42C.Q0 <A href="#@comp:Tdc/fb14/SLICE_872">Tdc/fb14/SLICE_872</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         1     0.091<A href="#@net:Tdc/fb14/CIn[3]:R73C42C.Q0:R73C43B.M1:0.091">     R73C42C.Q0 to R73C43B.M1    </A> <A href="#@net:Tdc/fb14/CIn[3]">Tdc/fb14/CIn[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.187   (51.3% logic, 48.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.474,PLL_R61C5.CLKOS,R73C42C.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb14/SLICE_872:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.474<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R73C42C.CLK:0.474"> PLL_R61C5.CLKOS to R73C42C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.196   (11.3% logic, 88.7% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.540,PLL_R106C5.CLKOS,R73C43B.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb14/SLICE_913:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.540<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R73C43B.CLK:0.540"> PLL_R106C5.CLKOS to R73C43B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.374   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3906">Tdc/fb9/c[3]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3906">Tdc/fb9/c[7]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3906 to Tdc/fb9/SLICE_3906 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R60C51B.CLK,R60C51B.Q1,Tdc/fb9/SLICE_3906:ROUTE, 0.092,R60C51B.Q1,R60C51B.M0,Tdc/fb9/c[3]">Data path</A> Tdc/fb9/SLICE_3906 to Tdc/fb9/SLICE_3906:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C51B.CLK to     R60C51B.Q1 <A href="#@comp:Tdc/fb9/SLICE_3906">Tdc/fb9/SLICE_3906</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[3]:R60C51B.Q1:R60C51B.M0:0.092">     R60C51B.Q1 to R60C51B.M0    </A> <A href="#@net:Tdc/fb9/c[3]">Tdc/fb9/c[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 0.539,PLL_R106C5.CLKOS,R60C51B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb9/SLICE_3906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R60C51B.CLK:0.539"> PLL_R106C5.CLKOS to R60C51B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 0.539,PLL_R106C5.CLKOS,R60C51B.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb9/SLICE_3906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R60C51B.CLK:0.539"> PLL_R106C5.CLKOS to R60C51B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3922">Tdc/fb9/c[19]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3922">Tdc/fb9/c[23]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3922 to Tdc/fb9/SLICE_3922 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R65C48C.CLK,R65C48C.Q1,Tdc/fb9/SLICE_3922:ROUTE, 0.092,R65C48C.Q1,R65C48C.M0,Tdc/fb9/c[19]">Data path</A> Tdc/fb9/SLICE_3922 to Tdc/fb9/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R65C48C.CLK to     R65C48C.Q1 <A href="#@comp:Tdc/fb9/SLICE_3922">Tdc/fb9/SLICE_3922</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[19]:R65C48C.Q1:R65C48C.M0:0.092">     R65C48C.Q1 to R65C48C.M0    </A> <A href="#@net:Tdc/fb9/c[19]">Tdc/fb9/c[19]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 0.539,PLL_R106C5.CLKOS,R65C48C.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb9/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R65C48C.CLK:0.539"> PLL_R106C5.CLKOS to R65C48C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 0.539,PLL_R106C5.CLKOS,R65C48C.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb9/SLICE_3922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R65C48C.CLK:0.539"> PLL_R106C5.CLKOS to R65C48C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3914">Tdc/fb9/c[11]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3914">Tdc/fb9/c[15]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3914 to Tdc/fb9/SLICE_3914 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.096,R63C48C.CLK,R63C48C.Q1,Tdc/fb9/SLICE_3914:ROUTE, 0.092,R63C48C.Q1,R63C48C.M0,Tdc/fb9/c[11]">Data path</A> Tdc/fb9/SLICE_3914 to Tdc/fb9/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R63C48C.CLK to     R63C48C.Q1 <A href="#@comp:Tdc/fb9/SLICE_3914">Tdc/fb9/SLICE_3914</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[11]:R63C48C.Q1:R63C48C.M0:0.092">     R63C48C.Q1 to R63C48C.M0    </A> <A href="#@net:Tdc/fb9/c[11]">Tdc/fb9/c[11]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 0.539,PLL_R106C5.CLKOS,R63C48C.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb9/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R63C48C.CLK:0.539"> PLL_R106C5.CLKOS to R63C48C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 0.539,PLL_R106C5.CLKOS,R63C48C.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb9/SLICE_3914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     0.539<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R63C48C.CLK:0.539"> PLL_R106C5.CLKOS to R63C48C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'clk[1]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[1]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3920">Tdc/fb9/c[17]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3920">Tdc/fb9/c[21]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3920 to Tdc/fb9/SLICE_3920 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R68C48A.CLK,R68C48A.Q1,Tdc/fb9/SLICE_3920:ROUTE, 0.092,R68C48A.Q1,R68C48A.M0,Tdc/fb9/c[17]">Data path</A> Tdc/fb9/SLICE_3920 to Tdc/fb9/SLICE_3920:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C48A.CLK to     R68C48A.Q1 <A href="#@comp:Tdc/fb9/SLICE_3920">Tdc/fb9/SLICE_3920</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[17]:R68C48A.Q1:R68C48A.M0:0.092">     R68C48A.Q1 to R68C48A.M0    </A> <A href="#@net:Tdc/fb9/c[17]">Tdc/fb9/c[17]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R68C48A.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C48A.CLK:0.473"> PLL_R61C5.CLKOS to R68C48A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R68C48A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C48A.CLK:0.473"> PLL_R61C5.CLKOS to R68C48A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3782">Tdc/fb7/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3782">Tdc/fb7/c[29]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3782 to Tdc/fb7/SLICE_3782 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R60C39B.CLK,R60C39B.Q1,Tdc/fb7/SLICE_3782:ROUTE, 0.092,R60C39B.Q1,R60C39B.M0,Tdc/fb7/c[25]">Data path</A> Tdc/fb7/SLICE_3782 to Tdc/fb7/SLICE_3782:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C39B.CLK to     R60C39B.Q1 <A href="#@comp:Tdc/fb7/SLICE_3782">Tdc/fb7/SLICE_3782</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[25]:R60C39B.Q1:R60C39B.M0:0.092">     R60C39B.Q1 to R60C39B.M0    </A> <A href="#@net:Tdc/fb7/c[25]">Tdc/fb7/c[25]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R60C39B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb7/SLICE_3782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R60C39B.CLK:0.473"> PLL_R61C5.CLKOS to R60C39B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R60C39B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb7/SLICE_3782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R60C39B.CLK:0.473"> PLL_R61C5.CLKOS to R60C39B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3847">Tdc/fb8/c[17]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3847">Tdc/fb8/c[21]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3847 to Tdc/fb8/SLICE_3847 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R68C35B.CLK,R68C35B.Q1,Tdc/fb8/SLICE_3847:ROUTE, 0.092,R68C35B.Q1,R68C35B.M0,Tdc/fb8/c[17]">Data path</A> Tdc/fb8/SLICE_3847 to Tdc/fb8/SLICE_3847:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C35B.CLK to     R68C35B.Q1 <A href="#@comp:Tdc/fb8/SLICE_3847">Tdc/fb8/SLICE_3847</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[17]:R68C35B.Q1:R68C35B.M0:0.092">     R68C35B.Q1 to R68C35B.M0    </A> <A href="#@net:Tdc/fb8/c[17]">Tdc/fb8/c[17]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R68C35B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb8/SLICE_3847:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C35B.CLK:0.473"> PLL_R61C5.CLKOS to R68C35B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R68C35B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb8/SLICE_3847:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C35B.CLK:0.473"> PLL_R61C5.CLKOS to R68C35B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3904">Tdc/fb9/c[1]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3904">Tdc/fb9/c[5]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3904 to Tdc/fb9/SLICE_3904 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R58C50B.CLK,R58C50B.Q1,Tdc/fb9/SLICE_3904:ROUTE, 0.092,R58C50B.Q1,R58C50B.M0,Tdc/fb9/c[1]">Data path</A> Tdc/fb9/SLICE_3904 to Tdc/fb9/SLICE_3904:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C50B.CLK to     R58C50B.Q1 <A href="#@comp:Tdc/fb9/SLICE_3904">Tdc/fb9/SLICE_3904</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[1]:R58C50B.Q1:R58C50B.M0:0.092">     R58C50B.Q1 to R58C50B.M0    </A> <A href="#@net:Tdc/fb9/c[1]">Tdc/fb9/c[1]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R58C50B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3904:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R58C50B.CLK:0.473"> PLL_R61C5.CLKOS to R58C50B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R58C50B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3904:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R58C50B.CLK:0.473"> PLL_R61C5.CLKOS to R58C50B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3766">Tdc/fb7/c[9]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3766">Tdc/fb7/c[13]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3766 to Tdc/fb7/SLICE_3766 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R58C41C.CLK,R58C41C.Q1,Tdc/fb7/SLICE_3766:ROUTE, 0.092,R58C41C.Q1,R58C41C.M0,Tdc/fb7/c[9]">Data path</A> Tdc/fb7/SLICE_3766 to Tdc/fb7/SLICE_3766:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C41C.CLK to     R58C41C.Q1 <A href="#@comp:Tdc/fb7/SLICE_3766">Tdc/fb7/SLICE_3766</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[9]:R58C41C.Q1:R58C41C.M0:0.092">     R58C41C.Q1 to R58C41C.M0    </A> <A href="#@net:Tdc/fb7/c[9]">Tdc/fb7/c[9]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R58C41C.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb7/SLICE_3766:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R58C41C.CLK:0.473"> PLL_R61C5.CLKOS to R58C41C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R58C41C.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb7/SLICE_3766:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R58C41C.CLK:0.473"> PLL_R61C5.CLKOS to R58C41C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3912">Tdc/fb9/c[9]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3912">Tdc/fb9/c[13]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3912 to Tdc/fb9/SLICE_3912 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R59C50B.CLK,R59C50B.Q1,Tdc/fb9/SLICE_3912:ROUTE, 0.092,R59C50B.Q1,R59C50B.M0,Tdc/fb9/c[9]">Data path</A> Tdc/fb9/SLICE_3912 to Tdc/fb9/SLICE_3912:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C50B.CLK to     R59C50B.Q1 <A href="#@comp:Tdc/fb9/SLICE_3912">Tdc/fb9/SLICE_3912</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[9]:R59C50B.Q1:R59C50B.M0:0.092">     R59C50B.Q1 to R59C50B.M0    </A> <A href="#@net:Tdc/fb9/c[9]">Tdc/fb9/c[9]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R59C50B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3912:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R59C50B.CLK:0.473"> PLL_R61C5.CLKOS to R59C50B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R59C50B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3912:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R59C50B.CLK:0.473"> PLL_R61C5.CLKOS to R59C50B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3855">Tdc/fb8/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3855">Tdc/fb8/c[29]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3855 to Tdc/fb8/SLICE_3855 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R68C37B.CLK,R68C37B.Q1,Tdc/fb8/SLICE_3855:ROUTE, 0.092,R68C37B.Q1,R68C37B.M0,Tdc/fb8/c[25]">Data path</A> Tdc/fb8/SLICE_3855 to Tdc/fb8/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C37B.CLK to     R68C37B.Q1 <A href="#@comp:Tdc/fb8/SLICE_3855">Tdc/fb8/SLICE_3855</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[25]:R68C37B.Q1:R68C37B.M0:0.092">     R68C37B.Q1 to R68C37B.M0    </A> <A href="#@net:Tdc/fb8/c[25]">Tdc/fb8/c[25]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R68C37B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb8/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C37B.CLK:0.473"> PLL_R61C5.CLKOS to R68C37B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R68C37B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb8/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C37B.CLK:0.473"> PLL_R61C5.CLKOS to R68C37B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3928">Tdc/fb9/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3928">Tdc/fb9/c[29]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3928 to Tdc/fb9/SLICE_3928 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R67C49B.CLK,R67C49B.Q1,Tdc/fb9/SLICE_3928:ROUTE, 0.092,R67C49B.Q1,R67C49B.M0,Tdc/fb9/c[25]">Data path</A> Tdc/fb9/SLICE_3928 to Tdc/fb9/SLICE_3928:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C49B.CLK to     R67C49B.Q1 <A href="#@comp:Tdc/fb9/SLICE_3928">Tdc/fb9/SLICE_3928</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[25]:R67C49B.Q1:R67C49B.M0:0.092">     R67C49B.Q1 to R67C49B.M0    </A> <A href="#@net:Tdc/fb9/c[25]">Tdc/fb9/c[25]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R67C49B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3928:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R67C49B.CLK:0.473"> PLL_R61C5.CLKOS to R67C49B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R67C49B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3928:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R67C49B.CLK:0.473"> PLL_R61C5.CLKOS to R67C49B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3774">Tdc/fb7/c[17]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3774">Tdc/fb7/c[21]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3774 to Tdc/fb7/SLICE_3774 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R62C39C.CLK,R62C39C.Q1,Tdc/fb7/SLICE_3774:ROUTE, 0.092,R62C39C.Q1,R62C39C.M0,Tdc/fb7/c[17]">Data path</A> Tdc/fb7/SLICE_3774 to Tdc/fb7/SLICE_3774:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R62C39C.CLK to     R62C39C.Q1 <A href="#@comp:Tdc/fb7/SLICE_3774">Tdc/fb7/SLICE_3774</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[17]:R62C39C.Q1:R62C39C.M0:0.092">     R62C39C.Q1 to R62C39C.M0    </A> <A href="#@net:Tdc/fb7/c[17]">Tdc/fb7/c[17]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R62C39C.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb7/SLICE_3774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R62C39C.CLK:0.473"> PLL_R61C5.CLKOS to R62C39C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R62C39C.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb7/SLICE_3774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R62C39C.CLK:0.473"> PLL_R61C5.CLKOS to R62C39C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3831">Tdc/fb8/c[1]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3831">Tdc/fb8/c[5]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3831 to Tdc/fb8/SLICE_3831 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.096,R69C34A.CLK,R69C34A.Q1,Tdc/fb8/SLICE_3831:ROUTE, 0.092,R69C34A.Q1,R69C34A.M0,Tdc/fb8/c[1]">Data path</A> Tdc/fb8/SLICE_3831 to Tdc/fb8/SLICE_3831:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C34A.CLK to     R69C34A.Q1 <A href="#@comp:Tdc/fb8/SLICE_3831">Tdc/fb8/SLICE_3831</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[1]:R69C34A.Q1:R69C34A.M0:0.092">     R69C34A.Q1 to R69C34A.M0    </A> <A href="#@net:Tdc/fb8/c[1]">Tdc/fb8/c[1]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R69C34A.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb8/SLICE_3831:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R69C34A.CLK:0.473"> PLL_R61C5.CLKOS to R69C34A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 0.473,PLL_R61C5.CLKOS,R69C34A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb8/SLICE_3831:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     0.473<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R69C34A.CLK:0.473"> PLL_R61C5.CLKOS to R69C34A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    0.473   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'P2Clk/CLKOP' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "P2Clk/CLKOP" 400.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[0]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[0]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3911">Tdc/fb9/c[8]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3911">Tdc/fb9/c[12]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3911 to Tdc/fb9/SLICE_3911 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R58C50C.CLK,R58C50C.Q1,Tdc/fb9/SLICE_3911:ROUTE, 0.092,R58C50C.Q1,R58C50C.M0,Tdc/fb9/c[8]">Data path</A> Tdc/fb9/SLICE_3911 to Tdc/fb9/SLICE_3911:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C50C.CLK to     R58C50C.Q1 <A href="#@comp:Tdc/fb9/SLICE_3911">Tdc/fb9/SLICE_3911</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[8]:R58C50C.Q1:R58C50C.M0:0.092">     R58C50C.Q1 to R58C50C.M0    </A> <A href="#@net:Tdc/fb9/c[8]">Tdc/fb9/c[8]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R58C50C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3911:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R58C50C.CLK:0.494"> PLL_R43C5.CLKOP to R58C50C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R58C50C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3911:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R58C50C.CLK:0.494"> PLL_R43C5.CLKOP to R58C50C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3789">Tdc/fb8/CIn[0]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3791">Tdc/fb8/CIn[2]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3789 to Tdc/fb8/SLICE_3791 meets
     -0.049ns M_HLD and
      1.111ns delay constraint less
      2.222ns skew less
     -1.111ns feedback compensation requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R69C32B.CLK,R69C32B.Q0,Tdc/fb8/SLICE_3789:ROUTE, 0.092,R69C32B.Q0,R69C32C.M0,Tdc/fb8/CIn[0]">Data path</A> Tdc/fb8/SLICE_3789 to Tdc/fb8/SLICE_3791:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C32B.CLK to     R69C32B.Q0 <A href="#@comp:Tdc/fb8/SLICE_3789">Tdc/fb8/SLICE_3789</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/CIn[0]:R69C32B.Q0:R69C32C.M0:0.092">     R69C32B.Q0 to R69C32C.M0    </A> <A href="#@net:Tdc/fb8/CIn[0]">Tdc/fb8/CIn[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.519,PLL_R97C5.CLKOS,R69C32B.CLK,clk[2]">Source Clock Path</A> MCLK to Tdc/fb8/SLICE_3789:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R69C32B.CLK:0.519"> PLL_R97C5.CLKOS to R69C32B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    2.774   (9.0% logic, 91.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R69C32C.CLK,clk[0]">Destination Clock Path</A> MCLK to Tdc/fb8/SLICE_3791:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R69C32C.CLK:0.494"> PLL_R43C5.CLKOP to R69C32C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.663   (15.0% logic, 85.0% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3838">Tdc/fb8/c[8]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3838">Tdc/fb8/c[12]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3838 to Tdc/fb8/SLICE_3838 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R68C33B.CLK,R68C33B.Q1,Tdc/fb8/SLICE_3838:ROUTE, 0.092,R68C33B.Q1,R68C33B.M0,Tdc/fb8/c[8]">Data path</A> Tdc/fb8/SLICE_3838 to Tdc/fb8/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C33B.CLK to     R68C33B.Q1 <A href="#@comp:Tdc/fb8/SLICE_3838">Tdc/fb8/SLICE_3838</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[8]:R68C33B.Q1:R68C33B.M0:0.092">     R68C33B.Q1 to R68C33B.M0    </A> <A href="#@net:Tdc/fb8/c[8]">Tdc/fb8/c[8]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R68C33B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb8/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C33B.CLK:0.494"> PLL_R43C5.CLKOP to R68C33B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R68C33B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb8/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C33B.CLK:0.494"> PLL_R43C5.CLKOP to R68C33B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3862">Tdc/fb9/CIn[0]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3903">Tdc/fb9/c[0]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3862 to Tdc/fb9/SLICE_3903 meets
     -0.049ns M_HLD and
      1.111ns delay constraint less
      2.222ns skew less
     -1.111ns feedback compensation requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R58C51B.CLK,R58C51B.Q0,Tdc/fb9/SLICE_3862:ROUTE, 0.092,R58C51B.Q0,R58C51C.M1,Tdc/fb9/CIn[0]">Data path</A> Tdc/fb9/SLICE_3862 to Tdc/fb9/SLICE_3903:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C51B.CLK to     R58C51B.Q0 <A href="#@comp:Tdc/fb9/SLICE_3862">Tdc/fb9/SLICE_3862</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/CIn[0]:R58C51B.Q0:R58C51C.M1:0.092">     R58C51B.Q0 to R58C51C.M1    </A> <A href="#@net:Tdc/fb9/CIn[0]">Tdc/fb9/CIn[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.519,PLL_R97C5.CLKOS,R58C51B.CLK,clk[2]">Source Clock Path</A> MCLK to Tdc/fb9/SLICE_3862:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.519<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R58C51B.CLK:0.519"> PLL_R97C5.CLKOS to R58C51B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    2.774   (9.0% logic, 91.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R58C51C.CLK,clk[0]">Destination Clock Path</A> MCLK to Tdc/fb9/SLICE_3903:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R58C51C.CLK:0.494"> PLL_R43C5.CLKOP to R58C51C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.663   (15.0% logic, 85.0% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3773">Tdc/fb7/c[16]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3773">Tdc/fb7/c[20]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3773 to Tdc/fb7/SLICE_3773 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R62C40C.CLK,R62C40C.Q1,Tdc/fb7/SLICE_3773:ROUTE, 0.092,R62C40C.Q1,R62C40C.M0,Tdc/fb7/c[16]">Data path</A> Tdc/fb7/SLICE_3773 to Tdc/fb7/SLICE_3773:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R62C40C.CLK to     R62C40C.Q1 <A href="#@comp:Tdc/fb7/SLICE_3773">Tdc/fb7/SLICE_3773</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[16]:R62C40C.Q1:R62C40C.M0:0.092">     R62C40C.Q1 to R62C40C.M0    </A> <A href="#@net:Tdc/fb7/c[16]">Tdc/fb7/c[16]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R62C40C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb7/SLICE_3773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R62C40C.CLK:0.494"> PLL_R43C5.CLKOP to R62C40C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R62C40C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb7/SLICE_3773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R62C40C.CLK:0.494"> PLL_R43C5.CLKOP to R62C40C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3903">Tdc/fb9/c[0]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3903">Tdc/fb9/c[4]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3903 to Tdc/fb9/SLICE_3903 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R58C51C.CLK,R58C51C.Q1,Tdc/fb9/SLICE_3903:ROUTE, 0.092,R58C51C.Q1,R58C51C.M0,Tdc/fb9/c[0]">Data path</A> Tdc/fb9/SLICE_3903 to Tdc/fb9/SLICE_3903:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C51C.CLK to     R58C51C.Q1 <A href="#@comp:Tdc/fb9/SLICE_3903">Tdc/fb9/SLICE_3903</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[0]:R58C51C.Q1:R58C51C.M0:0.092">     R58C51C.Q1 to R58C51C.M0    </A> <A href="#@net:Tdc/fb9/c[0]">Tdc/fb9/c[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R58C51C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3903:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R58C51C.CLK:0.494"> PLL_R43C5.CLKOP to R58C51C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R58C51C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3903:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R58C51C.CLK:0.494"> PLL_R43C5.CLKOP to R58C51C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3854">Tdc/fb8/c[24]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3854">Tdc/fb8/c[28]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3854 to Tdc/fb8/SLICE_3854 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R68C37C.CLK,R68C37C.Q1,Tdc/fb8/SLICE_3854:ROUTE, 0.092,R68C37C.Q1,R68C37C.M0,Tdc/fb8/c[24]">Data path</A> Tdc/fb8/SLICE_3854 to Tdc/fb8/SLICE_3854:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C37C.CLK to     R68C37C.Q1 <A href="#@comp:Tdc/fb8/SLICE_3854">Tdc/fb8/SLICE_3854</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[24]:R68C37C.Q1:R68C37C.M0:0.092">     R68C37C.Q1 to R68C37C.M0    </A> <A href="#@net:Tdc/fb8/c[24]">Tdc/fb8/c[24]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R68C37C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb8/SLICE_3854:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C37C.CLK:0.494"> PLL_R43C5.CLKOP to R68C37C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R68C37C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb8/SLICE_3854:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C37C.CLK:0.494"> PLL_R43C5.CLKOP to R68C37C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3919">Tdc/fb9/c[16]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3919">Tdc/fb9/c[20]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb9/SLICE_3919 to Tdc/fb9/SLICE_3919 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R68C49B.CLK,R68C49B.Q1,Tdc/fb9/SLICE_3919:ROUTE, 0.092,R68C49B.Q1,R68C49B.M0,Tdc/fb9/c[16]">Data path</A> Tdc/fb9/SLICE_3919 to Tdc/fb9/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R68C49B.CLK to     R68C49B.Q1 <A href="#@comp:Tdc/fb9/SLICE_3919">Tdc/fb9/SLICE_3919</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb9/c[16]:R68C49B.Q1:R68C49B.M0:0.092">     R68C49B.Q1 to R68C49B.M0    </A> <A href="#@net:Tdc/fb9/c[16]">Tdc/fb9/c[16]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R68C49B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C49B.CLK:0.494"> PLL_R43C5.CLKOP to R68C49B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R68C49B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C49B.CLK:0.494"> PLL_R43C5.CLKOP to R68C49B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3781">Tdc/fb7/c[24]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3781">Tdc/fb7/c[28]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb7/SLICE_3781 to Tdc/fb7/SLICE_3781 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R57C40C.CLK,R57C40C.Q1,Tdc/fb7/SLICE_3781:ROUTE, 0.092,R57C40C.Q1,R57C40C.M0,Tdc/fb7/c[24]">Data path</A> Tdc/fb7/SLICE_3781 to Tdc/fb7/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R57C40C.CLK to     R57C40C.Q1 <A href="#@comp:Tdc/fb7/SLICE_3781">Tdc/fb7/SLICE_3781</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb7/c[24]:R57C40C.Q1:R57C40C.M0:0.092">     R57C40C.Q1 to R57C40C.M0    </A> <A href="#@net:Tdc/fb7/c[24]">Tdc/fb7/c[24]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R57C40C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb7/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R57C40C.CLK:0.494"> PLL_R43C5.CLKOP to R57C40C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R57C40C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb7/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R57C40C.CLK:0.494"> PLL_R43C5.CLKOP to R57C40C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.237ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3830">Tdc/fb8/c[0]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3830">Tdc/fb8/c[4]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb8/SLICE_3830 to Tdc/fb8/SLICE_3830 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.096,R69C33B.CLK,R69C33B.Q1,Tdc/fb8/SLICE_3830:ROUTE, 0.092,R69C33B.Q1,R69C33B.M0,Tdc/fb8/c[0]">Data path</A> Tdc/fb8/SLICE_3830 to Tdc/fb8/SLICE_3830:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C33B.CLK to     R69C33B.Q1 <A href="#@comp:Tdc/fb8/SLICE_3830">Tdc/fb8/SLICE_3830</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb8/c[0]:R69C33B.Q1:R69C33B.M0:0.092">     R69C33B.Q1 to R69C33B.M0    </A> <A href="#@net:Tdc/fb8/c[0]">Tdc/fb8/c[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R69C33B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb8/SLICE_3830:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R69C33B.CLK:0.494"> PLL_R43C5.CLKOP to R69C33B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 0.494,PLL_R43C5.CLKOP,R69C33B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb8/SLICE_3830:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R69C33B.CLK:0.494"> PLL_R43C5.CLKOP to R69C33B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'P1Clk/CLKOP' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "P1Clk/CLKOP" 400.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[5]' 0.390625 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[5]" 0.390625 MHz ;
            10 items scored, 1 timing error detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.462ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4835">ts/sm/rden</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_412">ts/clkOut1</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.601ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      0.601ns physical path delay ts/SLICE_4835 to ts/SLICE_412 exceeds
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
     -1.074ns skew less
      0.000ns feedback compensation requirement (totaling 1.063ns) by 0.462ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R66C117B.CLK,R66C117B.Q0,ts/SLICE_4835:ROUTE, 0.447,R66C117B.Q0,R73C126C.B0,ts/enout:CTOF_DEL, 0.058,R73C126C.B0,R73C126C.F0,ts/SLICE_412:ROUTE, 0.000,R73C126C.F0,R73C126C.DI0,ts/clkOut1_0">Data path</A> ts/SLICE_4835 to ts/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R66C117B.CLK to    R66C117B.Q0 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         2     0.447<A href="#@net:ts/enout:R66C117B.Q0:R73C126C.B0:0.447">    R66C117B.Q0 to R73C126C.B0   </A> <A href="#@net:ts/enout">ts/enout</A>
CTOF_DEL    ---     0.058    R73C126C.B0 to    R73C126C.F0 <A href="#@comp:ts/SLICE_412">ts/SLICE_412</A>
ROUTE         1     0.000<A href="#@net:ts/clkOut1_0:R73C126C.F0:R73C126C.DI0:0.000">    R73C126C.F0 to R73C126C.DI0  </A> <A href="#@net:ts/clkOut1_0">ts/clkOut1_0</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.601   (25.6% logic, 74.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.494,PLL_R79C5.CLKOP,R66C117B.CLK,clk[4]">Source Clock Path</A> MCLK to ts/SLICE_4835:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.494<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R66C117B.CLK:0.494"> PLL_R79C5.CLKOP to R66C117B.CLK  </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.109   (22.5% logic, 77.5% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OK_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOK,PClk/PLLInst_0:ROUTE, 1.568,PLL_R79C5.CLKOK,R73C126C.CLK,clk[5]">Destination Clock Path</A> MCLK to ts/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OK_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOK <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126C.CLK:1.568"> PLL_R79C5.CLKOK to R73C126C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    2.183   (11.4% logic, 88.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.208ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay ts/SLICE_4863 to ts/SLICE_4863 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R63C181B.CLK,R63C181B.Q0,ts/SLICE_4863:ROUTE, 0.043,R63C181B.Q0,R63C181B.D0,ts/rdclk:CTOF_DEL, 0.058,R63C181B.D0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_4863 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R63C181B.CLK to    R63C181B.Q0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE        24     0.043<A href="#@net:ts/rdclk:R63C181B.Q0:R63C181B.D0:0.043">    R63C181B.Q0 to R63C181B.D0   </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
CTOF_DEL    ---     0.058    R63C181B.D0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:1.568"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:1.568"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.208ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4891">ts/slowclock[0]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4891">ts/slowclock[0]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay ts/SLICE_4891 to ts/SLICE_4891 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R73C126A.CLK,R73C126A.Q0,ts/SLICE_4891:ROUTE, 0.043,R73C126A.Q0,R73C126A.D0,ts/slowclock[0]:CTOF_DEL, 0.058,R73C126A.D0,R73C126A.F0,ts/SLICE_4891:ROUTE, 0.000,R73C126A.F0,R73C126A.DI0,ts/slowclock_i[0]">Data path</A> ts/SLICE_4891 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R73C126A.CLK to    R73C126A.Q0 <A href="#@comp:ts/SLICE_4891">ts/SLICE_4891</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.043<A href="#@net:ts/slowclock[0]:R73C126A.Q0:R73C126A.D0:0.043">    R73C126A.Q0 to R73C126A.D0   </A> <A href="#@net:ts/slowclock[0]">ts/slowclock[0]</A>
CTOF_DEL    ---     0.058    R73C126A.D0 to    R73C126A.F0 <A href="#@comp:ts/SLICE_4891">ts/SLICE_4891</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_i[0]:R73C126A.F0:R73C126A.DI0:0.000">    R73C126A.F0 to R73C126A.DI0  </A> <A href="#@net:ts/slowclock_i[0]">ts/slowclock_i[0]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R73C126A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126A.CLK:1.568"> PLL_R79C5.CLKOK to R73C126A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R73C126A.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126A.CLK:1.568"> PLL_R79C5.CLKOK to R73C126A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.283ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_317">ts/slowclock[4]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_317">ts/slowclock[4]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.272ns  (56.6% logic, 43.4% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay ts/SLICE_317 to ts/SLICE_317 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.283ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R74C127C.CLK,R74C127C.Q1,ts/SLICE_317:ROUTE, 0.118,R74C127C.Q1,R74C127C.A1,ts/slowclock[4]:CTOF_DEL, 0.058,R74C127C.A1,R74C127C.F1,ts/SLICE_317:ROUTE, 0.000,R74C127C.F1,R74C127C.DI1,ts/slowclock_1[4]">Data path</A> ts/SLICE_317 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C127C.CLK to    R74C127C.Q1 <A href="#@comp:ts/SLICE_317">ts/SLICE_317</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.118<A href="#@net:ts/slowclock[4]:R74C127C.Q1:R74C127C.A1:0.118">    R74C127C.Q1 to R74C127C.A1   </A> <A href="#@net:ts/slowclock[4]">ts/slowclock[4]</A>
CTOF_DEL    ---     0.058    R74C127C.A1 to    R74C127C.F1 <A href="#@comp:ts/SLICE_317">ts/SLICE_317</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_1[4]:R74C127C.F1:R74C127C.DI1:0.000">    R74C127C.F1 to R74C127C.DI1  </A> <A href="#@net:ts/slowclock_1[4]">ts/slowclock_1[4]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.272   (56.6% logic, 43.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127C.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127C.CLK:1.568"> PLL_R79C5.CLKOK to R74C127C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127C.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127C.CLK:1.568"> PLL_R79C5.CLKOK to R74C127C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.284ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_318">ts/slowclock[6]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_318">ts/slowclock[6]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.273ns  (56.4% logic, 43.6% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay ts/SLICE_318 to ts/SLICE_318 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.284ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R74C128A.CLK,R74C128A.Q1,ts/SLICE_318:ROUTE, 0.119,R74C128A.Q1,R74C128A.B1,ts/slowclock[6]:CTOF_DEL, 0.058,R74C128A.B1,R74C128A.F1,ts/SLICE_318:ROUTE, 0.000,R74C128A.F1,R74C128A.DI1,ts/slowclock_1[6]">Data path</A> ts/SLICE_318 to ts/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C128A.CLK to    R74C128A.Q1 <A href="#@comp:ts/SLICE_318">ts/SLICE_318</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         2     0.119<A href="#@net:ts/slowclock[6]:R74C128A.Q1:R74C128A.B1:0.119">    R74C128A.Q1 to R74C128A.B1   </A> <A href="#@net:ts/slowclock[6]">ts/slowclock[6]</A>
CTOF_DEL    ---     0.058    R74C128A.B1 to    R74C128A.F1 <A href="#@comp:ts/SLICE_318">ts/SLICE_318</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_1[6]:R74C128A.F1:R74C128A.DI1:0.000">    R74C128A.F1 to R74C128A.DI1  </A> <A href="#@net:ts/slowclock_1[6]">ts/slowclock_1[6]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.273   (56.4% logic, 43.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C128A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C128A.CLK:1.568"> PLL_R79C5.CLKOK to R74C128A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C128A.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C128A.CLK:1.568"> PLL_R79C5.CLKOK to R74C128A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.284ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_316">ts/slowclock[2]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_316">ts/slowclock[2]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.273ns  (56.4% logic, 43.6% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay ts/SLICE_316 to ts/SLICE_316 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.284ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R74C127B.CLK,R74C127B.Q1,ts/SLICE_316:ROUTE, 0.119,R74C127B.Q1,R74C127B.B1,ts/slowclock[2]:CTOF_DEL, 0.058,R74C127B.B1,R74C127B.F1,ts/SLICE_316:ROUTE, 0.000,R74C127B.F1,R74C127B.DI1,ts/slowclock_1[2]">Data path</A> ts/SLICE_316 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C127B.CLK to    R74C127B.Q1 <A href="#@comp:ts/SLICE_316">ts/SLICE_316</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         3     0.119<A href="#@net:ts/slowclock[2]:R74C127B.Q1:R74C127B.B1:0.119">    R74C127B.Q1 to R74C127B.B1   </A> <A href="#@net:ts/slowclock[2]">ts/slowclock[2]</A>
CTOF_DEL    ---     0.058    R74C127B.B1 to    R74C127B.F1 <A href="#@comp:ts/SLICE_316">ts/SLICE_316</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_1[2]:R74C127B.F1:R74C127B.DI1:0.000">    R74C127B.F1 to R74C127B.DI1  </A> <A href="#@net:ts/slowclock_1[2]">ts/slowclock_1[2]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.273   (56.4% logic, 43.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127B.CLK:1.568"> PLL_R79C5.CLKOK to R74C127B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127B.CLK:1.568"> PLL_R79C5.CLKOK to R74C127B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.285ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4891">ts/slowclock[5]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4891">ts/slowclock[5]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.274ns  (56.2% logic, 43.8% route), 2 logic levels.

 Constraint Details:

      0.274ns physical path delay ts/SLICE_4891 to ts/SLICE_4891 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.285ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R73C126A.CLK,R73C126A.Q1,ts/SLICE_4891:ROUTE, 0.120,R73C126A.Q1,R73C126A.B1,ts/slowclock[5]:CTOF_DEL, 0.058,R73C126A.B1,R73C126A.F1,ts/SLICE_4891:ROUTE, 0.000,R73C126A.F1,R73C126A.DI1,ts/slowclock_0[5]">Data path</A> ts/SLICE_4891 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R73C126A.CLK to    R73C126A.Q1 <A href="#@comp:ts/SLICE_4891">ts/SLICE_4891</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.120<A href="#@net:ts/slowclock[5]:R73C126A.Q1:R73C126A.B1:0.120">    R73C126A.Q1 to R73C126A.B1   </A> <A href="#@net:ts/slowclock[5]">ts/slowclock[5]</A>
CTOF_DEL    ---     0.058    R73C126A.B1 to    R73C126A.F1 <A href="#@comp:ts/SLICE_4891">ts/SLICE_4891</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_0[5]:R73C126A.F1:R73C126A.DI1:0.000">    R73C126A.F1 to R73C126A.DI1  </A> <A href="#@net:ts/slowclock_0[5]">ts/slowclock_0[5]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.274   (56.2% logic, 43.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R73C126A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126A.CLK:1.568"> PLL_R79C5.CLKOK to R73C126A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R73C126A.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126A.CLK:1.568"> PLL_R79C5.CLKOK to R73C126A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.334ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_318">ts/slowclock[6]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_323">ts/slowclock[7]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.323ns  (74.3% logic, 25.7% route), 3 logic levels.

 Constraint Details:

      0.323ns physical path delay ts/SLICE_318 to ts/SLICE_323 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.334ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R74C128A.CLK,R74C128A.Q1,ts/SLICE_318:ROUTE, 0.081,R74C128A.Q1,R73C128A.D1,ts/slowclock[6]:C1TOFCO_DEL, 0.096,R73C128A.D1,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.048,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 0.002,R73C128B.F0,R73C128B.DI0,ts/slowclock_3_s_7_0_S0">Data path</A> ts/SLICE_318 to ts/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C128A.CLK to    R74C128A.Q1 <A href="#@comp:ts/SLICE_318">ts/SLICE_318</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         2     0.081<A href="#@net:ts/slowclock[6]:R74C128A.Q1:R73C128A.D1:0.081">    R74C128A.Q1 to R73C128A.D1   </A> <A href="#@net:ts/slowclock[6]">ts/slowclock[6]</A>
C1TOFCO_DE  ---     0.096    R73C128A.D1 to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.048   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     0.002<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R73C128B.DI0:0.002">    R73C128B.F0 to R73C128B.DI0  </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.323   (74.3% logic, 25.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C128A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C128A.CLK:1.568"> PLL_R79C5.CLKOK to R74C128A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R73C128B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C128B.CLK:1.568"> PLL_R79C5.CLKOK to R73C128B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.345ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_316">ts/slowclock[1]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_316">ts/slowclock[1]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.334ns  (46.1% logic, 53.9% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay ts/SLICE_316 to ts/SLICE_316 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.345ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R74C127B.CLK,R74C127B.Q0,ts/SLICE_316:ROUTE, 0.180,R74C127B.Q0,R74C127B.B0,ts/slowclock[1]:CTOF_DEL, 0.058,R74C127B.B0,R74C127B.F0,ts/SLICE_316:ROUTE, 0.000,R74C127B.F0,R74C127B.DI0,ts/slowclock_1[1]">Data path</A> ts/SLICE_316 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C127B.CLK to    R74C127B.Q0 <A href="#@comp:ts/SLICE_316">ts/SLICE_316</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         3     0.180<A href="#@net:ts/slowclock[1]:R74C127B.Q0:R74C127B.B0:0.180">    R74C127B.Q0 to R74C127B.B0   </A> <A href="#@net:ts/slowclock[1]">ts/slowclock[1]</A>
CTOF_DEL    ---     0.058    R74C127B.B0 to    R74C127B.F0 <A href="#@comp:ts/SLICE_316">ts/SLICE_316</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_1[1]:R74C127B.F0:R74C127B.DI0:0.000">    R74C127B.F0 to R74C127B.DI0  </A> <A href="#@net:ts/slowclock_1[1]">ts/slowclock_1[1]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.334   (46.1% logic, 53.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127B.CLK:1.568"> PLL_R79C5.CLKOK to R74C127B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127B.CLK:1.568"> PLL_R79C5.CLKOK to R74C127B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.345ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_317">ts/slowclock[3]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_317">ts/slowclock[3]</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               0.334ns  (46.1% logic, 53.9% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay ts/SLICE_317 to ts/SLICE_317 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.345ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.096,R74C127C.CLK,R74C127C.Q0,ts/SLICE_317:ROUTE, 0.180,R74C127C.Q0,R74C127C.B0,ts/slowclock[3]:CTOF_DEL, 0.058,R74C127C.B0,R74C127C.F0,ts/SLICE_317:ROUTE, 0.000,R74C127C.F0,R74C127C.DI0,ts/slowclock_1[3]">Data path</A> ts/SLICE_317 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C127C.CLK to    R74C127C.Q0 <A href="#@comp:ts/SLICE_317">ts/SLICE_317</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.180<A href="#@net:ts/slowclock[3]:R74C127C.Q0:R74C127C.B0:0.180">    R74C127C.Q0 to R74C127C.B0   </A> <A href="#@net:ts/slowclock[3]">ts/slowclock[3]</A>
CTOF_DEL    ---     0.058    R74C127C.B0 to    R74C127C.F0 <A href="#@comp:ts/SLICE_317">ts/SLICE_317</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_1[3]:R74C127C.F0:R74C127C.DI0:0.000">    R74C127C.F0 to R74C127C.DI0  </A> <A href="#@net:ts/slowclock_1[3]">ts/slowclock_1[3]</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    0.334   (46.1% logic, 53.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127C.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127C.CLK:1.568"> PLL_R79C5.CLKOK to R74C127C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 1.568,PLL_R79C5.CLKOK,R74C127C.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.568<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127C.CLK:1.568"> PLL_R79C5.CLKOK to R74C127C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    1.568   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY PORT 'MCLK' 200.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "MCLK" 200.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.248ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3565">Tdc/fb47/c[31]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3533">Tdc/fb47/TimeLtch[31]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay Tdc/fb47/SLICE_3565 to Tdc/fb47/SLICE_3533 exceeds
     -0.049ns M_HLD and
      1.710ns delay constraint less
     -1.662ns skew less
     -1.111ns feedback compensation requirement (totaling 4.434ns) by 4.248ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R66C92C.CLK,R66C92C.Q0,Tdc/fb47/SLICE_3565:ROUTE, 0.090,R66C92C.Q0,R66C92A.M1,Tdc/fb47/c[31]">Data path</A> Tdc/fb47/SLICE_3565 to Tdc/fb47/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C92C.CLK to     R66C92C.Q0 <A href="#@comp:Tdc/fb47/SLICE_3565">Tdc/fb47/SLICE_3565</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         1     0.090<A href="#@net:Tdc/fb47/c[31]:R66C92C.Q0:R66C92A.M1:0.090">     R66C92C.Q0 to R66C92A.M1    </A> <A href="#@net:Tdc/fb47/c[31]">Tdc/fb47/c[31]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.533,PLL_R106C5.CLKOS,R66C92C.CLK,clk[3]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.533<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R66C92C.CLK:0.533"> PLL_R106C5.CLKOS to R66C92C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.367   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R66C92A.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R66C92A.CLK:0.820">      R63C2A.F0 to R66C92A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.246ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3539">Tdc/fb47/c[5]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3520">Tdc/fb47/TimeLtch[5]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb47/SLICE_3539 to Tdc/fb47/SLICE_3520 exceeds
     -0.049ns M_HLD and
      0.532ns delay constraint less
     -3.419ns skew less
     -0.532ns feedback compensation requirement (totaling 4.434ns) by 4.246ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R57C81C.CLK,R57C81C.Q0,Tdc/fb47/SLICE_3539:ROUTE, 0.092,R57C81C.Q0,R57C81A.M1,Tdc/fb47/c[5]">Data path</A> Tdc/fb47/SLICE_3539 to Tdc/fb47/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R57C81C.CLK to     R57C81C.Q0 <A href="#@comp:Tdc/fb47/SLICE_3539">Tdc/fb47/SLICE_3539</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb47/c[5]:R57C81C.Q0:R57C81A.M1:0.092">     R57C81C.Q0 to R57C81A.M1    </A> <A href="#@net:Tdc/fb47/c[5]">Tdc/fb47/c[5]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.467,PLL_R61C5.CLKOS,R57C81C.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.467<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R57C81C.CLK:0.467"> PLL_R61C5.CLKOS to R57C81C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.189   (11.4% logic, 88.6% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R57C81A.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R57C81A.CLK:0.820">      R63C2A.F0 to R57C81A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.246ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3549">Tdc/fb47/c[11]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3523">Tdc/fb47/TimeLtch[11]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb47/SLICE_3549 to Tdc/fb47/SLICE_3523 exceeds
     -0.049ns M_HLD and
      1.710ns delay constraint less
     -1.662ns skew less
     -1.111ns feedback compensation requirement (totaling 4.434ns) by 4.246ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R57C82C.CLK,R57C82C.Q1,Tdc/fb47/SLICE_3549:ROUTE, 0.092,R57C82C.Q1,R57C82A.M1,Tdc/fb47/c[11]">Data path</A> Tdc/fb47/SLICE_3549 to Tdc/fb47/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R57C82C.CLK to     R57C82C.Q1 <A href="#@comp:Tdc/fb47/SLICE_3549">Tdc/fb47/SLICE_3549</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb47/c[11]:R57C82C.Q1:R57C82A.M1:0.092">     R57C82C.Q1 to R57C82A.M1    </A> <A href="#@net:Tdc/fb47/c[11]">Tdc/fb47/c[11]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.533,PLL_R106C5.CLKOS,R57C82C.CLK,clk[3]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.533<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R57C82C.CLK:0.533"> PLL_R106C5.CLKOS to R57C82C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.367   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R57C82A.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R57C82A.CLK:0.820">      R63C2A.F0 to R57C82A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.246ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3541">Tdc/fb47/c[7]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3521">Tdc/fb47/TimeLtch[7]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay Tdc/fb47/SLICE_3541 to Tdc/fb47/SLICE_3521 exceeds
     -0.049ns M_HLD and
      1.710ns delay constraint less
     -1.662ns skew less
     -1.111ns feedback compensation requirement (totaling 4.434ns) by 4.246ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R57C84B.CLK,R57C84B.Q0,Tdc/fb47/SLICE_3541:ROUTE, 0.092,R57C84B.Q0,R57C84A.M1,Tdc/fb47/c[7]">Data path</A> Tdc/fb47/SLICE_3541 to Tdc/fb47/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R57C84B.CLK to     R57C84B.Q0 <A href="#@comp:Tdc/fb47/SLICE_3541">Tdc/fb47/SLICE_3541</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     0.092<A href="#@net:Tdc/fb47/c[7]:R57C84B.Q0:R57C84A.M1:0.092">     R57C84B.Q0 to R57C84A.M1    </A> <A href="#@net:Tdc/fb47/c[7]">Tdc/fb47/c[7]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.579,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 0.533,PLL_R106C5.CLKOS,R57C84B.CLK,clk[3]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.579<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:0.579"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     0.533<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R57C84B.CLK:0.533"> PLL_R106C5.CLKOS to R57C84B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    3.367   (7.4% logic, 92.6% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R57C84A.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R57C84A.CLK:0.820">      R63C2A.F0 to R57C84A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.242ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3562">Tdc/fb47/c[24]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3530">Tdc/fb47/TimeLtch[24]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay Tdc/fb47/SLICE_3562 to Tdc/fb47/SLICE_3530 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.483ns skew less
      0.000ns feedback compensation requirement (totaling 4.434ns) by 4.242ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R59C82C.CLK,R59C82C.Q1,Tdc/fb47/SLICE_3562:ROUTE, 0.096,R59C82C.Q1,R59C82B.M0,Tdc/fb47/c[24]">Data path</A> Tdc/fb47/SLICE_3562 to Tdc/fb47/SLICE_3530:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C82C.CLK to     R59C82C.Q1 <A href="#@comp:Tdc/fb47/SLICE_3562">Tdc/fb47/SLICE_3562</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     0.096<A href="#@net:Tdc/fb47/c[24]:R59C82C.Q1:R59C82B.M0:0.096">     R59C82C.Q1 to R59C82B.M0    </A> <A href="#@net:Tdc/fb47/c[24]">Tdc/fb47/c[24]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.488,PLL_R43C5.CLKOP,R59C82C.CLK,clk[0]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.488<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R59C82C.CLK:0.488"> PLL_R43C5.CLKOP to R59C82C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.657   (15.0% logic, 85.0% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R59C82B.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3530:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R59C82B.CLK:0.820">      R63C2A.F0 to R59C82B.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.242ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3548">Tdc/fb47/c[10]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3523">Tdc/fb47/TimeLtch[10]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay Tdc/fb47/SLICE_3548 to Tdc/fb47/SLICE_3523 exceeds
     -0.049ns M_HLD and
      1.111ns delay constraint less
     -2.261ns skew less
     -1.111ns feedback compensation requirement (totaling 4.434ns) by 4.242ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R57C82B.CLK,R57C82B.Q1,Tdc/fb47/SLICE_3548:ROUTE, 0.096,R57C82B.Q1,R57C82A.M0,Tdc/fb47/c[10]">Data path</A> Tdc/fb47/SLICE_3548 to Tdc/fb47/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R57C82B.CLK to     R57C82B.Q1 <A href="#@comp:Tdc/fb47/SLICE_3548">Tdc/fb47/SLICE_3548</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.096<A href="#@net:Tdc/fb47/c[10]:R57C82B.Q1:R57C82A.M0:0.096">     R57C82B.Q1 to R57C82A.M0    </A> <A href="#@net:Tdc/fb47/c[10]">Tdc/fb47/c[10]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.513,PLL_R97C5.CLKOS,R57C82B.CLK,clk[2]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3548:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.513<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R57C82B.CLK:0.513"> PLL_R97C5.CLKOS to R57C82B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    2.768   (9.0% logic, 91.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R57C82A.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3523:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R57C82A.CLK:0.820">      R63C2A.F0 to R57C82A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.242ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3564">Tdc/fb47/c[26]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3531">Tdc/fb47/TimeLtch[26]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay Tdc/fb47/SLICE_3564 to Tdc/fb47/SLICE_3531 exceeds
     -0.049ns M_HLD and
      1.111ns delay constraint less
     -2.261ns skew less
     -1.111ns feedback compensation requirement (totaling 4.434ns) by 4.242ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R66C94A.CLK,R66C94A.Q1,Tdc/fb47/SLICE_3564:ROUTE, 0.096,R66C94A.Q1,R66C94C.M0,Tdc/fb47/c[26]">Data path</A> Tdc/fb47/SLICE_3564 to Tdc/fb47/SLICE_3531:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C94A.CLK to     R66C94A.Q1 <A href="#@comp:Tdc/fb47/SLICE_3564">Tdc/fb47/SLICE_3564</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     0.096<A href="#@net:Tdc/fb47/c[26]:R66C94A.Q1:R66C94C.M0:0.096">     R66C94A.Q1 to R66C94C.M0    </A> <A href="#@net:Tdc/fb47/c[26]">Tdc/fb47/c[26]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.533,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 0.513,PLL_R97C5.CLKOS,R66C94A.CLK,clk[2]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.533<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:0.533"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     0.513<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R66C94A.CLK:0.513"> PLL_R97C5.CLKOS to R66C94A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    2.768   (9.0% logic, 91.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     0.579<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:0.579"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R66C94C.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3531:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R66C94C.CLK:0.820">      R63C2A.F0 to R66C94C.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.205ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3566">Tdc/fb47/switch</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3568">Tdc/fb47/vd1a</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.267ns  (57.7% logic, 42.3% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay Tdc/fb47/SLICE_3566 to Tdc/fb47/SLICE_3568 exceeds
     -0.011ns DIN_HLD and
     -0.554ns delay constraint less
     -5.591ns skew less
      0.554ns feedback compensation requirement (totaling 4.472ns) by 4.205ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R53C99A.CLK,R53C99A.Q0,Tdc/fb47/SLICE_3566:ROUTE, 0.113,R53C99A.Q0,R53C98A.C0,Tdc/fb47/switch:CTOF_DEL, 0.058,R53C98A.C0,R53C98A.F0,Tdc/fb47/SLICE_3568:ROUTE, 0.000,R53C98A.F0,R53C98A.DI0,Tdc/fb47/N_22060_0">Data path</A> Tdc/fb47/SLICE_3566 to Tdc/fb47/SLICE_3568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R53C99A.CLK to     R53C99A.Q0 <A href="#@comp:Tdc/fb47/SLICE_3566">Tdc/fb47/SLICE_3566</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         4     0.113<A href="#@net:Tdc/fb47/switch:R53C99A.Q0:R53C98A.C0:0.113">     R53C99A.Q0 to R53C98A.C0    </A> <A href="#@net:Tdc/fb47/switch">Tdc/fb47/switch</A>
CTOF_DEL    ---     0.058     R53C98A.C0 to     R53C98A.F0 <A href="#@comp:Tdc/fb47/SLICE_3568">Tdc/fb47/SLICE_3568</A>
ROUTE         1     0.000<A href="#@net:Tdc/fb47/N_22060_0:R53C98A.F0:R53C98A.DI0:0.000">     R53C98A.F0 to R53C98A.DI0   </A> <A href="#@net:Tdc/fb47/N_22060_0">Tdc/fb47/N_22060_0</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.267   (57.7% logic, 42.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.488,PLL_R79C5.CLKOP,R53C99A.CLK,clk[4]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3566:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.488<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R53C99A.CLK:0.488"> PLL_R79C5.CLKOP to R53C99A.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.103   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R53C98A.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3568:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R53C98A.CLK:0.820">      R63C2A.F0 to R53C98A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.184ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3567">Tdc/fb47/vd2</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3569">Tdc/fb47/vd2a</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.194ns  (49.5% logic, 50.5% route), 1 logic levels.

 Constraint Details:

      0.194ns physical path delay Tdc/fb47/SLICE_3567 to Tdc/fb47/SLICE_3569 exceeds
     -0.105ns LSRREC_HLD and
     -0.554ns delay constraint less
     -5.591ns skew less
      0.554ns feedback compensation requirement (totaling 4.378ns) by 4.184ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R53C98B.CLK,R53C98B.Q1,Tdc/fb47/SLICE_3567:ROUTE, 0.098,R53C98B.Q1,R53C98C.LSR,Tdc/fb47/vd2">Data path</A> Tdc/fb47/SLICE_3567 to Tdc/fb47/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R53C98B.CLK to     R53C98B.Q1 <A href="#@comp:Tdc/fb47/SLICE_3567">Tdc/fb47/SLICE_3567</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         2     0.098<A href="#@net:Tdc/fb47/vd2:R53C98B.Q1:R53C98C.LSR:0.098">     R53C98B.Q1 to R53C98C.LSR   </A> <A href="#@net:Tdc/fb47/vd2">Tdc/fb47/vd2</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.194   (49.5% logic, 50.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.488,PLL_R79C5.CLKOP,R53C98B.CLK,clk[4]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.488<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R53C98B.CLK:0.488"> PLL_R79C5.CLKOP to R53C98B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.103   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R53C98C.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R53C98C.CLK:0.820">      R63C2A.F0 to R53C98C.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.178ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3563">Tdc/fb47/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3530">Tdc/fb47/TimeLtch[25]</A>  (to <A href="#@net:DIn1[47]">DIn1[47]</A> +)

   Delay:               0.256ns  (37.5% logic, 62.5% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay Tdc/fb47/SLICE_3563 to Tdc/fb47/SLICE_3530 exceeds
     -0.049ns M_HLD and
      0.532ns delay constraint less
     -3.419ns skew less
     -0.532ns feedback compensation requirement (totaling 4.434ns) by 4.178ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.096,R59C83B.CLK,R59C83B.Q1,Tdc/fb47/SLICE_3563:ROUTE, 0.160,R59C83B.Q1,R59C82B.M1,Tdc/fb47/c[25]">Data path</A> Tdc/fb47/SLICE_3563 to Tdc/fb47/SLICE_3530:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C83B.CLK to     R59C83B.Q1 <A href="#@comp:Tdc/fb47/SLICE_3563">Tdc/fb47/SLICE_3563</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     0.160<A href="#@net:Tdc/fb47/c[25]:R59C83B.Q1:R59C82B.M1:0.160">     R59C83B.Q1 to R59C82B.M1    </A> <A href="#@net:Tdc/fb47/c[25]">Tdc/fb47/c[25]</A> (to <A href="#@net:DIn1[47]">DIn1[47]</A>)
                  --------
                    0.256   (37.5% logic, 62.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.553,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 0.467,PLL_R61C5.CLKOS,R59C83B.CLK,clk[1]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3563:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.553<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:0.553"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     0.467<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R59C83B.CLK:0.467"> PLL_R61C5.CLKOS to R59C83B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    2.189   (11.4% logic, 88.6% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     0.532<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:0.532"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    0.532   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:PADI_DEL, 0.249,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.366,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 0.554,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 0.494,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.115,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 3.473,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.069,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 0.820,R63C2A.F0,R59C82B.CLK,DIn1[47]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3530:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.366<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.366">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:0.554"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.494<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:0.494"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.115   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     3.473<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:3.473">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.069      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     0.820<A href="#@net:DIn1[47]:R63C2A.F0:R59C82B.CLK:0.820">      R63C2A.F0 to R59C82B.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                    6.140   (7.1% logic, 92.9% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     0.554<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:0.554"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     0.554<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:0.554"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "MCLK_c" 200.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[4]" 50.000000 MHz ;  |     0.000 ns|     0.153 ns|   1  
                                        |             |             |
FREQUENCY NET "clk[2]" 400.000000 MHz ; |     0.000 ns|     0.237 ns|   1  
                                        |             |             |
FREQUENCY NET "P3Clk/CLKOP" 400.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[3]" 400.000000 MHz ; |     0.000 ns|     0.235 ns|   1  
                                        |             |             |
FREQUENCY NET "clk[1]" 400.000000 MHz ; |     0.000 ns|     0.237 ns|   1  
                                        |             |             |
FREQUENCY NET "P2Clk/CLKOP" 400.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[0]" 400.000000 MHz ; |     0.000 ns|     0.237 ns|   1  
                                        |             |             |
FREQUENCY NET "P1Clk/CLKOP" 400.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[5]" 0.390625 MHz ;   |     0.000 ns|    -0.462 ns|   2 *
                                        |             |             |
FREQUENCY PORT "MCLK" 200.000000 MHz ;  |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 73 clocks:

Clock Domain: <A href="#@net:DIn1[0]">DIn1[0]</A>   Source: DataInReg/SLICE_388.F0   Loads: 34
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[1]">DIn1[1]</A>   Source: DataInReg/SLICE_341.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[2]">DIn1[2]</A>   Source: DataInReg/SLICE_389.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[3]">DIn1[3]</A>   Source: DataInReg/SLICE_343.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[4]">DIn1[4]</A>   Source: DataInReg/SLICE_390.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[5]">DIn1[5]</A>   Source: DataInReg/SLICE_345.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[6]">DIn1[6]</A>   Source: DataInReg/SLICE_391.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[7]">DIn1[7]</A>   Source: DataInReg/SLICE_347.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[10]">DIn1[10]</A>   Source: DataInReg/SLICE_393.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[11]">DIn1[11]</A>   Source: DataInReg/SLICE_351.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[12]">DIn1[12]</A>   Source: DataInReg/SLICE_394.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[13]">DIn1[13]</A>   Source: DataInReg/SLICE_353.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[14]">DIn1[14]</A>   Source: DataInReg/SLICE_395.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[15]">DIn1[15]</A>   Source: DataInReg/SLICE_355.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[8]">DIn1[8]</A>   Source: DataInReg/SLICE_392.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[9]">DIn1[9]</A>   Source: DataInReg/SLICE_349.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[33]">DIn1[33]</A>   Source: DataInReg/SLICE_373.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[34]">DIn1[34]</A>   Source: DataInReg/SLICE_405.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[35]">DIn1[35]</A>   Source: DataInReg/SLICE_375.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[36]">DIn1[36]</A>   Source: DataInReg/SLICE_406.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[37]">DIn1[37]</A>   Source: DataInReg/SLICE_377.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[38]">DIn1[38]</A>   Source: DataInReg/SLICE_407.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[39]">DIn1[39]</A>   Source: DataInReg/SLICE_379.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[40]">DIn1[40]</A>   Source: DataInReg/SLICE_408.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[41]">DIn1[41]</A>   Source: DataInReg/SLICE_381.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[42]">DIn1[42]</A>   Source: DataInReg/SLICE_409.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[43]">DIn1[43]</A>   Source: DataInReg/SLICE_383.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[44]">DIn1[44]</A>   Source: DataInReg/SLICE_410.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[45]">DIn1[45]</A>   Source: DataInReg/SLICE_385.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[46]">DIn1[46]</A>   Source: DataInReg/SLICE_411.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[47]">DIn1[47]</A>   Source: DataInReg/SLICE_387.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[16]">DIn1[16]</A>   Source: DataInReg/SLICE_396.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[17]">DIn1[17]</A>   Source: DataInReg/SLICE_357.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[18]">DIn1[18]</A>   Source: DataInReg/SLICE_397.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[19]">DIn1[19]</A>   Source: DataInReg/SLICE_359.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[20]">DIn1[20]</A>   Source: DataInReg/SLICE_398.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[21]">DIn1[21]</A>   Source: DataInReg/SLICE_361.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[22]">DIn1[22]</A>   Source: DataInReg/SLICE_399.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[23]">DIn1[23]</A>   Source: DataInReg/SLICE_363.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:INP_c[40]">INP_c[40]</A>   Source: INP[40].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[42]">INP_c[42]</A>   Source: INP[42].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[44]">INP_c[44]</A>   Source: INP[44].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>   Source: P2Clk/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[41]">INP_c[41]</A>   Source: INP[41].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[43]">INP_c[43]</A>   Source: INP[43].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:P3Clk/CLKOP">P3Clk/CLKOP</A>   Source: P3Clk/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:clk[5]">clk[5]</A>   Source: PClk/PLLInst_0.CLKOK   Loads: 7
   Covered under: FREQUENCY NET "clk[5]" 0.390625 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[5]" 0.390625 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP   Loads: 266
   Covered under: FREQUENCY NET "clk[0]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:INP_c[10]">INP_c[10]</A>   Source: INP[10].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[11]">INP_c[11]</A>   Source: INP[11].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[12]">INP_c[12]</A>   Source: INP[12].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[13]">INP_c[13]</A>   Source: INP[13].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[14]">INP_c[14]</A>   Source: INP[14].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[15]">INP_c[15]</A>   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[16]">INP_c[16]</A>   Source: INP[16].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[17]">INP_c[17]</A>   Source: INP[17].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[18]">INP_c[18]</A>   Source: INP[18].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[19]">INP_c[19]</A>   Source: INP[19].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[1]">INP_c[1]</A>   Source: INP[1].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[20]">INP_c[20]</A>   Source: INP[20].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[21]">INP_c[21]</A>   Source: INP[21].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[22]">INP_c[22]</A>   Source: INP[22].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[23]">INP_c[23]</A>   Source: INP[23].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[24]">INP_c[24]</A>   Source: INP[24].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[25]">INP_c[25]</A>   Source: INP[25].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[26]">INP_c[26]</A>   Source: INP[26].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[27]">INP_c[27]</A>   Source: INP[27].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[28]">INP_c[28]</A>   Source: INP[28].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[29]">INP_c[29]</A>   Source: INP[29].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[2]">INP_c[2]</A>   Source: INP[2].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[30]">INP_c[30]</A>   Source: INP[30].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[31]">INP_c[31]</A>   Source: INP[31].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[32]">INP_c[32]</A>   Source: INP[32].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[33]">INP_c[33]</A>   Source: INP[33].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[34]">INP_c[34]</A>   Source: INP[34].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[35]">INP_c[35]</A>   Source: INP[35].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[36]">INP_c[36]</A>   Source: INP[36].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[37]">INP_c[37]</A>   Source: INP[37].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[38]">INP_c[38]</A>   Source: INP[38].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[39]">INP_c[39]</A>   Source: INP[39].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[3]">INP_c[3]</A>   Source: INP[3].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[40]">INP_c[40]</A>   Source: INP[40].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[41]">INP_c[41]</A>   Source: INP[41].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[42]">INP_c[42]</A>   Source: INP[42].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[43]">INP_c[43]</A>   Source: INP[43].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[44]">INP_c[44]</A>   Source: INP[44].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk[0]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:INP_c[45]">INP_c[45]</A>   Source: INP[45].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[46]">INP_c[46]</A>   Source: INP[46].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[47]">INP_c[47]</A>   Source: INP[47].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[4]">INP_c[4]</A>   Source: INP[4].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[5]">INP_c[5]</A>   Source: INP[5].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[6]">INP_c[6]</A>   Source: INP[6].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[7]">INP_c[7]</A>   Source: INP[7].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[8]">INP_c[8]</A>   Source: INP[8].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[9]">INP_c[9]</A>   Source: INP[9].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[0]">INP_c[0]</A>   Source: INP[0].PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS   Loads: 241
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;
   Covered under: FREQUENCY NET "clk[1]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 12

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 10
      Covered under: FREQUENCY NET "clk[1]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS   Loads: 240
   Covered under: FREQUENCY NET "clk[3]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk[3]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 400.000000 MHz ;   Transfers: 48

Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS   Loads: 241
   Covered under: FREQUENCY NET "clk[2]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[2]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[2]" 400.000000 MHz ;   Transfers: 48

Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP   Loads: 2162
   Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:DIn1[0]">DIn1[0]</A>   Source: DataInReg/SLICE_388.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[1]">DIn1[1]</A>   Source: DataInReg/SLICE_341.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[2]">DIn1[2]</A>   Source: DataInReg/SLICE_389.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[3]">DIn1[3]</A>   Source: DataInReg/SLICE_343.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[4]">DIn1[4]</A>   Source: DataInReg/SLICE_390.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[5]">DIn1[5]</A>   Source: DataInReg/SLICE_345.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[6]">DIn1[6]</A>   Source: DataInReg/SLICE_391.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[7]">DIn1[7]</A>   Source: DataInReg/SLICE_347.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[10]">DIn1[10]</A>   Source: DataInReg/SLICE_393.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[11]">DIn1[11]</A>   Source: DataInReg/SLICE_351.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[12]">DIn1[12]</A>   Source: DataInReg/SLICE_394.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[13]">DIn1[13]</A>   Source: DataInReg/SLICE_353.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[14]">DIn1[14]</A>   Source: DataInReg/SLICE_395.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[15]">DIn1[15]</A>   Source: DataInReg/SLICE_355.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[8]">DIn1[8]</A>   Source: DataInReg/SLICE_392.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[9]">DIn1[9]</A>   Source: DataInReg/SLICE_349.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[33]">DIn1[33]</A>   Source: DataInReg/SLICE_373.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[34]">DIn1[34]</A>   Source: DataInReg/SLICE_405.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[35]">DIn1[35]</A>   Source: DataInReg/SLICE_375.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[36]">DIn1[36]</A>   Source: DataInReg/SLICE_406.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[37]">DIn1[37]</A>   Source: DataInReg/SLICE_377.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[38]">DIn1[38]</A>   Source: DataInReg/SLICE_407.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[39]">DIn1[39]</A>   Source: DataInReg/SLICE_379.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[40]">DIn1[40]</A>   Source: DataInReg/SLICE_408.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[41]">DIn1[41]</A>   Source: DataInReg/SLICE_381.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[42]">DIn1[42]</A>   Source: DataInReg/SLICE_409.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[43]">DIn1[43]</A>   Source: DataInReg/SLICE_383.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[44]">DIn1[44]</A>   Source: DataInReg/SLICE_410.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[45]">DIn1[45]</A>   Source: DataInReg/SLICE_385.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[46]">DIn1[46]</A>   Source: DataInReg/SLICE_411.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[47]">DIn1[47]</A>   Source: DataInReg/SLICE_387.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[16]">DIn1[16]</A>   Source: DataInReg/SLICE_396.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[17]">DIn1[17]</A>   Source: DataInReg/SLICE_357.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[18]">DIn1[18]</A>   Source: DataInReg/SLICE_397.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[19]">DIn1[19]</A>   Source: DataInReg/SLICE_359.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[20]">DIn1[20]</A>   Source: DataInReg/SLICE_398.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[21]">DIn1[21]</A>   Source: DataInReg/SLICE_361.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[22]">DIn1[22]</A>   Source: DataInReg/SLICE_399.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[23]">DIn1[23]</A>   Source: DataInReg/SLICE_363.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 6

   Clock Domain: <A href="#@net:IN_pA_c">IN_pA_c</A>   Source: IN_pA.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:DIn1[24]">DIn1[24]</A>   Source: DataInReg/SLICE_400.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 11

   Clock Domain: <A href="#@net:DIn1[25]">DIn1[25]</A>   Source: DataInReg/SLICE_365.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 10

   Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 25

   Clock Domain: <A href="#@net:IN_pA_c">IN_pA_c</A>   Source: IN_pA.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:DIn1[24]">DIn1[24]</A>   Source: DataInReg/SLICE_400.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 23

   Clock Domain: <A href="#@net:DIn1[25]">DIn1[25]</A>   Source: DataInReg/SLICE_365.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 24

   Clock Domain: <A href="#@net:DIn1[26]">DIn1[26]</A>   Source: DataInReg/SLICE_401.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[27]">DIn1[27]</A>   Source: DataInReg/SLICE_367.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[28]">DIn1[28]</A>   Source: DataInReg/SLICE_402.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[29]">DIn1[29]</A>   Source: DataInReg/SLICE_369.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[30]">DIn1[30]</A>   Source: DataInReg/SLICE_403.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[31]">DIn1[31]</A>   Source: DataInReg/SLICE_371.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[32]">DIn1[32]</A>   Source: DataInReg/SLICE_404.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[26]">DIn1[26]</A>   Source: DataInReg/SLICE_401.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[27]">DIn1[27]</A>   Source: DataInReg/SLICE_367.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[28]">DIn1[28]</A>   Source: DataInReg/SLICE_402.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[29]">DIn1[29]</A>   Source: DataInReg/SLICE_369.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[30]">DIn1[30]</A>   Source: DataInReg/SLICE_403.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[31]">DIn1[31]</A>   Source: DataInReg/SLICE_371.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

   Clock Domain: <A href="#@net:DIn1[32]">DIn1[32]</A>   Source: DataInReg/SLICE_404.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 17

Clock Domain: <A href="#@net:MCLK_c">MCLK_c</A>   Source: MCLK.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:IN_pA_c">IN_pA_c</A>   Source: IN_pA.PAD   Loads: 23
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:DIn1[24]">DIn1[24]</A>   Source: DataInReg/SLICE_400.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[25]">DIn1[25]</A>   Source: DataInReg/SLICE_365.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[26]">DIn1[26]</A>   Source: DataInReg/SLICE_401.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[27]">DIn1[27]</A>   Source: DataInReg/SLICE_367.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[28]">DIn1[28]</A>   Source: DataInReg/SLICE_402.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[29]">DIn1[29]</A>   Source: DataInReg/SLICE_369.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[30]">DIn1[30]</A>   Source: DataInReg/SLICE_403.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[31]">DIn1[31]</A>   Source: DataInReg/SLICE_371.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[32]">DIn1[32]</A>   Source: DataInReg/SLICE_404.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:INP_c[45]">INP_c[45]</A>   Source: INP[45].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[46]">INP_c[46]</A>   Source: INP[46].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[47]">INP_c[47]</A>   Source: INP[47].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[4]">INP_c[4]</A>   Source: INP[4].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[5]">INP_c[5]</A>   Source: INP[5].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[6]">INP_c[6]</A>   Source: INP[6].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[7]">INP_c[7]</A>   Source: INP[7].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[8]">INP_c[8]</A>   Source: INP[8].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[9]">INP_c[9]</A>   Source: INP[9].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[0]">INP_c[0]</A>   Source: INP[0].PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 11  Score: 42741
Cumulative negative slack: 42741

Constraints cover 28056 paths, 107 nets, and 22476 connections (92.65% coverage)

TRCE completed with 1 Preference error (ignored).



Timing summary (Setup and Hold):
---------------

Timing errors: 15 (setup), 11 (hold)
Score: 225300 (setup), 42741 (hold)
Cumulative negative slack: 268041 (225300+42741)
