Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 09:44:56 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/project_5/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1526)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (739)
5. checking no_input_delay (157)
6. checking no_output_delay (166)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1526)
---------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

tap_A_r_reg[0]/G
tap_A_r_reg[10]/G
tap_A_r_reg[11]/G
tap_A_r_reg[1]/G
tap_A_r_reg[2]/G
tap_A_r_reg[3]/G
tap_A_r_reg[4]/G
tap_A_r_reg[5]/G
tap_A_r_reg[6]/G
tap_A_r_reg[7]/G
tap_A_r_reg[8]/G
tap_A_r_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

tap_A_r_reg[0]/G
tap_A_r_reg[10]/G
tap_A_r_reg[11]/G
tap_A_r_reg[1]/G
tap_A_r_reg[2]/G
tap_A_r_reg[3]/G
tap_A_r_reg[4]/G
tap_A_r_reg[5]/G
tap_A_r_reg[6]/G
tap_A_r_reg[7]/G
tap_A_r_reg[8]/G
tap_A_r_reg[9]/G

 There are 218 register/latch pins with no clock driven by root clock pin: axis_clk (HIGH)

arready_r_reg/C
awready_r_reg/C
axi_read_cnt_reg[0]/C
axi_read_cnt_reg[1]/C
axi_read_cnt_reg[2]/C
axi_read_cnt_reg[3]/C
axi_read_cnt_reg[4]/C
axi_read_done_reg/C
coef_en_reg/C
coef_sent_cnt_reg[0]/C
coef_sent_cnt_reg[1]/C
coef_sent_cnt_reg[2]/C
coef_sent_cnt_reg[3]/C
data_A_in_reg[10]/C
data_A_in_reg[11]/C
data_A_in_reg[2]/C
data_A_in_reg[3]/C
data_A_in_reg[4]/C
data_A_in_reg[5]/C
data_A_in_reg[6]/C
data_A_in_reg[7]/C
data_A_in_reg[8]/C
data_A_in_reg[9]/C
data_A_r_reg[10]/C
data_A_r_reg[11]/C
data_A_r_reg[2]/C
data_A_r_reg[3]/C
data_A_r_reg[4]/C
data_A_r_reg[5]/C
data_A_r_reg[6]/C
data_A_r_reg[7]/C
data_A_r_reg[8]/C
data_A_r_reg[9]/C
data_Di_r_reg[0]/C
data_Di_r_reg[10]/C
data_Di_r_reg[11]/C
data_Di_r_reg[12]/C
data_Di_r_reg[13]/C
data_Di_r_reg[14]/C
data_Di_r_reg[15]/C
data_Di_r_reg[16]/C
data_Di_r_reg[17]/C
data_Di_r_reg[18]/C
data_Di_r_reg[19]/C
data_Di_r_reg[1]/C
data_Di_r_reg[20]/C
data_Di_r_reg[21]/C
data_Di_r_reg[22]/C
data_Di_r_reg[23]/C
data_Di_r_reg[24]/C
data_Di_r_reg[25]/C
data_Di_r_reg[26]/C
data_Di_r_reg[27]/C
data_Di_r_reg[28]/C
data_Di_r_reg[29]/C
data_Di_r_reg[2]/C
data_Di_r_reg[30]/C
data_Di_r_reg[31]/C
data_Di_r_reg[3]/C
data_Di_r_reg[4]/C
data_Di_r_reg[5]/C
data_Di_r_reg[6]/C
data_Di_r_reg[7]/C
data_Di_r_reg[8]/C
data_Di_r_reg[9]/C
data_WE_r_reg[3]/C
data_in_cnt_reg[0]/C
data_in_cnt_reg[1]/C
data_in_cnt_reg[2]/C
data_in_cnt_reg[3]/C
fir_A_r_reg[10]/C
fir_A_r_reg[11]/C
fir_A_r_reg[2]/C
fir_A_r_reg[3]/C
fir_A_r_reg[4]/C
fir_A_r_reg[5]/C
fir_A_r_reg[6]/C
fir_A_r_reg[7]/C
fir_A_r_reg[8]/C
fir_A_r_reg[9]/C
fir_cal_data_reg[0]/C
fir_cal_data_reg[10]/C
fir_cal_data_reg[11]/C
fir_cal_data_reg[12]/C
fir_cal_data_reg[13]/C
fir_cal_data_reg[14]/C
fir_cal_data_reg[15]/C
fir_cal_data_reg[16]/C
fir_cal_data_reg[17]/C
fir_cal_data_reg[18]/C
fir_cal_data_reg[19]/C
fir_cal_data_reg[1]/C
fir_cal_data_reg[20]/C
fir_cal_data_reg[21]/C
fir_cal_data_reg[22]/C
fir_cal_data_reg[23]/C
fir_cal_data_reg[24]/C
fir_cal_data_reg[25]/C
fir_cal_data_reg[26]/C
fir_cal_data_reg[27]/C
fir_cal_data_reg[28]/C
fir_cal_data_reg[29]/C
fir_cal_data_reg[2]/C
fir_cal_data_reg[30]/C
fir_cal_data_reg[31]/C
fir_cal_data_reg[3]/C
fir_cal_data_reg[4]/C
fir_cal_data_reg[5]/C
fir_cal_data_reg[6]/C
fir_cal_data_reg[7]/C
fir_cal_data_reg[8]/C
fir_cal_data_reg[9]/C
fir_en_reg/C
fir_mul_cal_reg[0]/C
fir_mul_cal_reg[1]/C
fir_mul_cal_reg[2]/C
fir_mul_cal_reg[3]/C
fir_mul_cal_reg[4]/C
fir_tap_addr_reg[10]/C
fir_tap_addr_reg[11]/C
fir_tap_addr_reg[2]/C
fir_tap_addr_reg[3]/C
fir_tap_addr_reg[4]/C
fir_tap_addr_reg[5]/C
fir_tap_addr_reg[6]/C
fir_tap_addr_reg[7]/C
fir_tap_addr_reg[8]/C
fir_tap_addr_reg[9]/C
rready_cnt_reg[0]/C
rready_cnt_reg[1]/C
rready_cnt_reg[2]/C
rready_cnt_reg[3]/C
rst_cnt_reg[0]/C
rst_cnt_reg[10]/C
rst_cnt_reg[1]/C
rst_cnt_reg[2]/C
rst_cnt_reg[3]/C
rst_cnt_reg[4]/C
rst_cnt_reg[5]/C
rst_cnt_reg[6]/C
rst_cnt_reg[7]/C
rst_cnt_reg[8]/C
rst_cnt_reg[9]/C
rvalid_r_reg/C
sm_tdata_r_reg[0]/C
sm_tdata_r_reg[10]/C
sm_tdata_r_reg[11]/C
sm_tdata_r_reg[12]/C
sm_tdata_r_reg[13]/C
sm_tdata_r_reg[14]/C
sm_tdata_r_reg[15]/C
sm_tdata_r_reg[16]/C
sm_tdata_r_reg[17]/C
sm_tdata_r_reg[18]/C
sm_tdata_r_reg[19]/C
sm_tdata_r_reg[1]/C
sm_tdata_r_reg[20]/C
sm_tdata_r_reg[21]/C
sm_tdata_r_reg[22]/C
sm_tdata_r_reg[23]/C
sm_tdata_r_reg[24]/C
sm_tdata_r_reg[25]/C
sm_tdata_r_reg[26]/C
sm_tdata_r_reg[27]/C
sm_tdata_r_reg[28]/C
sm_tdata_r_reg[29]/C
sm_tdata_r_reg[2]/C
sm_tdata_r_reg[30]/C
sm_tdata_r_reg[31]/C
sm_tdata_r_reg[3]/C
sm_tdata_r_reg[4]/C
sm_tdata_r_reg[5]/C
sm_tdata_r_reg[6]/C
sm_tdata_r_reg[7]/C
sm_tdata_r_reg[8]/C
sm_tdata_r_reg[9]/C
sm_tlast_r_reg/C
sm_tvalid_r_reg/C
ss_tready_r_reg/C
tap_Di_r_reg[0]/C
tap_Di_r_reg[10]/C
tap_Di_r_reg[11]/C
tap_Di_r_reg[12]/C
tap_Di_r_reg[13]/C
tap_Di_r_reg[14]/C
tap_Di_r_reg[15]/C
tap_Di_r_reg[16]/C
tap_Di_r_reg[17]/C
tap_Di_r_reg[18]/C
tap_Di_r_reg[19]/C
tap_Di_r_reg[1]/C
tap_Di_r_reg[20]/C
tap_Di_r_reg[21]/C
tap_Di_r_reg[22]/C
tap_Di_r_reg[23]/C
tap_Di_r_reg[24]/C
tap_Di_r_reg[25]/C
tap_Di_r_reg[26]/C
tap_Di_r_reg[27]/C
tap_Di_r_reg[28]/C
tap_Di_r_reg[29]/C
tap_Di_r_reg[2]/C
tap_Di_r_reg[30]/C
tap_Di_r_reg[31]/C
tap_Di_r_reg[3]/C
tap_Di_r_reg[4]/C
tap_Di_r_reg[5]/C
tap_Di_r_reg[6]/C
tap_Di_r_reg[7]/C
tap_Di_r_reg[8]/C
tap_Di_r_reg[9]/C
tap_EN_r_reg/C
tap_WE_r_reg[3]/C
wready_r_reg/C
zero_data_cnt_reg[0]/C
zero_data_cnt_reg[1]/C
zero_data_cnt_reg[2]/C
zero_data_cnt_reg[3]/C

 There are 32 register/latch pins with no clock driven by root clock pin: rready (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[0] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[10] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[11] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[12] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[13] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[14] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[15] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[16] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[17] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[18] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[19] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[1] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[20] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[21] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[22] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[23] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[24] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[25] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[26] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[27] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[28] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[29] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[2] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[30] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[31] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[3] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[4] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[5] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[6] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[7] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[8] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wdata[9] (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awready_r_reg/Q (HIGH)

tap_A_r_reg[0]/G
tap_A_r_reg[10]/G
tap_A_r_reg[11]/G
tap_A_r_reg[1]/G
tap_A_r_reg[2]/G
tap_A_r_reg[3]/G
tap_A_r_reg[4]/G
tap_A_r_reg[5]/G
tap_A_r_reg[6]/G
tap_A_r_reg[7]/G
tap_A_r_reg[8]/G
tap_A_r_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: coef_en_reg/Q (HIGH)

tap_A_r_reg[0]/G
tap_A_r_reg[10]/G
tap_A_r_reg[11]/G
tap_A_r_reg[1]/G
tap_A_r_reg[2]/G
tap_A_r_reg[3]/G
tap_A_r_reg[4]/G
tap_A_r_reg[5]/G
tap_A_r_reg[6]/G
tap_A_r_reg[7]/G
tap_A_r_reg[8]/G
tap_A_r_reg[9]/G

 There are 44 register/latch pins with no clock driven by root clock pin: fir_en_reg/Q (HIGH)

fir_mul_data_reg[0]/G
fir_mul_data_reg[10]/G
fir_mul_data_reg[11]/G
fir_mul_data_reg[12]/G
fir_mul_data_reg[13]/G
fir_mul_data_reg[14]/G
fir_mul_data_reg[15]/G
fir_mul_data_reg[16]/G
fir_mul_data_reg[17]/G
fir_mul_data_reg[18]/G
fir_mul_data_reg[19]/G
fir_mul_data_reg[1]/G
fir_mul_data_reg[20]/G
fir_mul_data_reg[21]/G
fir_mul_data_reg[22]/G
fir_mul_data_reg[23]/G
fir_mul_data_reg[24]/G
fir_mul_data_reg[25]/G
fir_mul_data_reg[26]/G
fir_mul_data_reg[27]/G
fir_mul_data_reg[28]/G
fir_mul_data_reg[29]/G
fir_mul_data_reg[2]/G
fir_mul_data_reg[30]/G
fir_mul_data_reg[31]/G
fir_mul_data_reg[3]/G
fir_mul_data_reg[4]/G
fir_mul_data_reg[5]/G
fir_mul_data_reg[6]/G
fir_mul_data_reg[7]/G
fir_mul_data_reg[8]/G
fir_mul_data_reg[9]/G
tap_A_r_reg[0]/G
tap_A_r_reg[10]/G
tap_A_r_reg[11]/G
tap_A_r_reg[1]/G
tap_A_r_reg[2]/G
tap_A_r_reg[3]/G
tap_A_r_reg[4]/G
tap_A_r_reg[5]/G
tap_A_r_reg[6]/G
tap_A_r_reg[7]/G
tap_A_r_reg[8]/G
tap_A_r_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: rready_cnt_reg[0]/Q (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: rready_cnt_reg[1]/Q (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: rready_cnt_reg[2]/Q (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: rready_cnt_reg[3]/Q (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: rvalid_r_reg/Q (HIGH)

tap_Do_wire_reg[0]/G
tap_Do_wire_reg[10]/G
tap_Do_wire_reg[11]/G
tap_Do_wire_reg[12]/G
tap_Do_wire_reg[13]/G
tap_Do_wire_reg[14]/G
tap_Do_wire_reg[15]/G
tap_Do_wire_reg[16]/G
tap_Do_wire_reg[17]/G
tap_Do_wire_reg[18]/G
tap_Do_wire_reg[19]/G
tap_Do_wire_reg[1]/G
tap_Do_wire_reg[20]/G
tap_Do_wire_reg[21]/G
tap_Do_wire_reg[22]/G
tap_Do_wire_reg[23]/G
tap_Do_wire_reg[24]/G
tap_Do_wire_reg[25]/G
tap_Do_wire_reg[26]/G
tap_Do_wire_reg[27]/G
tap_Do_wire_reg[28]/G
tap_Do_wire_reg[29]/G
tap_Do_wire_reg[2]/G
tap_Do_wire_reg[30]/G
tap_Do_wire_reg[31]/G
tap_Do_wire_reg[3]/G
tap_Do_wire_reg[4]/G
tap_Do_wire_reg[5]/G
tap_Do_wire_reg[6]/G
tap_Do_wire_reg[7]/G
tap_Do_wire_reg[8]/G
tap_Do_wire_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (739)
--------------------------------------------------
 There are 739 pins that are not constrained for maximum delay. (HIGH)

arready_r_reg/CLR
arready_r_reg/D
awready_r_reg/CLR
awready_r_reg/D
axi_read_cnt_reg[0]/CE
axi_read_cnt_reg[0]/CLR
axi_read_cnt_reg[0]/D
axi_read_cnt_reg[1]/CE
axi_read_cnt_reg[1]/CLR
axi_read_cnt_reg[1]/D
axi_read_cnt_reg[2]/CE
axi_read_cnt_reg[2]/CLR
axi_read_cnt_reg[2]/D
axi_read_cnt_reg[3]/CE
axi_read_cnt_reg[3]/CLR
axi_read_cnt_reg[3]/D
axi_read_cnt_reg[4]/CE
axi_read_cnt_reg[4]/CLR
axi_read_cnt_reg[4]/D
axi_read_done_reg/CLR
axi_read_done_reg/D
coef_en_reg/CLR
coef_en_reg/D
coef_sent_cnt_reg[0]/CE
coef_sent_cnt_reg[0]/CLR
coef_sent_cnt_reg[0]/D
coef_sent_cnt_reg[1]/CE
coef_sent_cnt_reg[1]/CLR
coef_sent_cnt_reg[1]/D
coef_sent_cnt_reg[2]/CE
coef_sent_cnt_reg[2]/CLR
coef_sent_cnt_reg[2]/D
coef_sent_cnt_reg[3]/CE
coef_sent_cnt_reg[3]/CLR
coef_sent_cnt_reg[3]/D
data_A_in_reg[10]/CE
data_A_in_reg[10]/CLR
data_A_in_reg[10]/D
data_A_in_reg[11]/CE
data_A_in_reg[11]/CLR
data_A_in_reg[11]/D
data_A_in_reg[2]/CE
data_A_in_reg[2]/CLR
data_A_in_reg[2]/D
data_A_in_reg[3]/CE
data_A_in_reg[3]/CLR
data_A_in_reg[3]/D
data_A_in_reg[4]/CE
data_A_in_reg[4]/CLR
data_A_in_reg[4]/D
data_A_in_reg[5]/CE
data_A_in_reg[5]/CLR
data_A_in_reg[5]/D
data_A_in_reg[6]/CE
data_A_in_reg[6]/CLR
data_A_in_reg[6]/D
data_A_in_reg[7]/CE
data_A_in_reg[7]/CLR
data_A_in_reg[7]/D
data_A_in_reg[8]/CE
data_A_in_reg[8]/CLR
data_A_in_reg[8]/D
data_A_in_reg[9]/CE
data_A_in_reg[9]/CLR
data_A_in_reg[9]/D
data_A_r_reg[10]/CE
data_A_r_reg[10]/CLR
data_A_r_reg[10]/D
data_A_r_reg[11]/CE
data_A_r_reg[11]/CLR
data_A_r_reg[11]/D
data_A_r_reg[2]/CE
data_A_r_reg[2]/CLR
data_A_r_reg[2]/D
data_A_r_reg[3]/CE
data_A_r_reg[3]/CLR
data_A_r_reg[3]/D
data_A_r_reg[4]/CE
data_A_r_reg[4]/CLR
data_A_r_reg[4]/D
data_A_r_reg[5]/CE
data_A_r_reg[5]/CLR
data_A_r_reg[5]/D
data_A_r_reg[6]/CE
data_A_r_reg[6]/CLR
data_A_r_reg[6]/D
data_A_r_reg[7]/CE
data_A_r_reg[7]/CLR
data_A_r_reg[7]/D
data_A_r_reg[8]/CE
data_A_r_reg[8]/CLR
data_A_r_reg[8]/D
data_A_r_reg[9]/CE
data_A_r_reg[9]/CLR
data_A_r_reg[9]/D
data_Di_r_reg[0]/CE
data_Di_r_reg[0]/D
data_Di_r_reg[0]/R
data_Di_r_reg[10]/CE
data_Di_r_reg[10]/D
data_Di_r_reg[10]/R
data_Di_r_reg[11]/CE
data_Di_r_reg[11]/D
data_Di_r_reg[11]/R
data_Di_r_reg[12]/CE
data_Di_r_reg[12]/D
data_Di_r_reg[12]/R
data_Di_r_reg[13]/CE
data_Di_r_reg[13]/D
data_Di_r_reg[13]/R
data_Di_r_reg[14]/CE
data_Di_r_reg[14]/D
data_Di_r_reg[14]/R
data_Di_r_reg[15]/CE
data_Di_r_reg[15]/D
data_Di_r_reg[15]/R
data_Di_r_reg[16]/CE
data_Di_r_reg[16]/D
data_Di_r_reg[16]/R
data_Di_r_reg[17]/CE
data_Di_r_reg[17]/D
data_Di_r_reg[17]/R
data_Di_r_reg[18]/CE
data_Di_r_reg[18]/D
data_Di_r_reg[18]/R
data_Di_r_reg[19]/CE
data_Di_r_reg[19]/D
data_Di_r_reg[19]/R
data_Di_r_reg[1]/CE
data_Di_r_reg[1]/D
data_Di_r_reg[1]/R
data_Di_r_reg[20]/CE
data_Di_r_reg[20]/D
data_Di_r_reg[20]/R
data_Di_r_reg[21]/CE
data_Di_r_reg[21]/D
data_Di_r_reg[21]/R
data_Di_r_reg[22]/CE
data_Di_r_reg[22]/D
data_Di_r_reg[22]/R
data_Di_r_reg[23]/CE
data_Di_r_reg[23]/D
data_Di_r_reg[23]/R
data_Di_r_reg[24]/CE
data_Di_r_reg[24]/D
data_Di_r_reg[24]/R
data_Di_r_reg[25]/CE
data_Di_r_reg[25]/D
data_Di_r_reg[25]/R
data_Di_r_reg[26]/CE
data_Di_r_reg[26]/D
data_Di_r_reg[26]/R
data_Di_r_reg[27]/CE
data_Di_r_reg[27]/D
data_Di_r_reg[27]/R
data_Di_r_reg[28]/CE
data_Di_r_reg[28]/D
data_Di_r_reg[28]/R
data_Di_r_reg[29]/CE
data_Di_r_reg[29]/D
data_Di_r_reg[29]/R
data_Di_r_reg[2]/CE
data_Di_r_reg[2]/D
data_Di_r_reg[2]/R
data_Di_r_reg[30]/CE
data_Di_r_reg[30]/D
data_Di_r_reg[30]/R
data_Di_r_reg[31]/CE
data_Di_r_reg[31]/D
data_Di_r_reg[31]/R
data_Di_r_reg[3]/CE
data_Di_r_reg[3]/D
data_Di_r_reg[3]/R
data_Di_r_reg[4]/CE
data_Di_r_reg[4]/D
data_Di_r_reg[4]/R
data_Di_r_reg[5]/CE
data_Di_r_reg[5]/D
data_Di_r_reg[5]/R
data_Di_r_reg[6]/CE
data_Di_r_reg[6]/D
data_Di_r_reg[6]/R
data_Di_r_reg[7]/CE
data_Di_r_reg[7]/D
data_Di_r_reg[7]/R
data_Di_r_reg[8]/CE
data_Di_r_reg[8]/D
data_Di_r_reg[8]/R
data_Di_r_reg[9]/CE
data_Di_r_reg[9]/D
data_Di_r_reg[9]/R
data_WE_r_reg[3]/CLR
data_WE_r_reg[3]/D
data_in_cnt_reg[0]/CE
data_in_cnt_reg[0]/CLR
data_in_cnt_reg[0]/D
data_in_cnt_reg[1]/CE
data_in_cnt_reg[1]/CLR
data_in_cnt_reg[1]/D
data_in_cnt_reg[2]/CE
data_in_cnt_reg[2]/CLR
data_in_cnt_reg[2]/D
data_in_cnt_reg[3]/CE
data_in_cnt_reg[3]/CLR
data_in_cnt_reg[3]/D
fir_A_r_reg[10]/CE
fir_A_r_reg[10]/CLR
fir_A_r_reg[10]/D
fir_A_r_reg[11]/CE
fir_A_r_reg[11]/CLR
fir_A_r_reg[11]/D
fir_A_r_reg[2]/CE
fir_A_r_reg[2]/CLR
fir_A_r_reg[2]/D
fir_A_r_reg[3]/CE
fir_A_r_reg[3]/CLR
fir_A_r_reg[3]/D
fir_A_r_reg[4]/CE
fir_A_r_reg[4]/CLR
fir_A_r_reg[4]/D
fir_A_r_reg[5]/CE
fir_A_r_reg[5]/CLR
fir_A_r_reg[5]/D
fir_A_r_reg[6]/CE
fir_A_r_reg[6]/CLR
fir_A_r_reg[6]/D
fir_A_r_reg[7]/CE
fir_A_r_reg[7]/CLR
fir_A_r_reg[7]/D
fir_A_r_reg[8]/CE
fir_A_r_reg[8]/CLR
fir_A_r_reg[8]/D
fir_A_r_reg[9]/CE
fir_A_r_reg[9]/CLR
fir_A_r_reg[9]/D
fir_cal_data_reg[0]/CE
fir_cal_data_reg[0]/CLR
fir_cal_data_reg[0]/D
fir_cal_data_reg[10]/CE
fir_cal_data_reg[10]/CLR
fir_cal_data_reg[10]/D
fir_cal_data_reg[11]/CE
fir_cal_data_reg[11]/CLR
fir_cal_data_reg[11]/D
fir_cal_data_reg[12]/CE
fir_cal_data_reg[12]/CLR
fir_cal_data_reg[12]/D
fir_cal_data_reg[13]/CE
fir_cal_data_reg[13]/CLR
fir_cal_data_reg[13]/D
fir_cal_data_reg[14]/CE
fir_cal_data_reg[14]/CLR
fir_cal_data_reg[14]/D
fir_cal_data_reg[15]/CE
fir_cal_data_reg[15]/CLR
fir_cal_data_reg[15]/D
fir_cal_data_reg[16]/CE
fir_cal_data_reg[16]/CLR
fir_cal_data_reg[16]/D
fir_cal_data_reg[17]/CE
fir_cal_data_reg[17]/CLR
fir_cal_data_reg[17]/D
fir_cal_data_reg[18]/CE
fir_cal_data_reg[18]/CLR
fir_cal_data_reg[18]/D
fir_cal_data_reg[19]/CE
fir_cal_data_reg[19]/CLR
fir_cal_data_reg[19]/D
fir_cal_data_reg[1]/CE
fir_cal_data_reg[1]/CLR
fir_cal_data_reg[1]/D
fir_cal_data_reg[20]/CE
fir_cal_data_reg[20]/CLR
fir_cal_data_reg[20]/D
fir_cal_data_reg[21]/CE
fir_cal_data_reg[21]/CLR
fir_cal_data_reg[21]/D
fir_cal_data_reg[22]/CE
fir_cal_data_reg[22]/CLR
fir_cal_data_reg[22]/D
fir_cal_data_reg[23]/CE
fir_cal_data_reg[23]/CLR
fir_cal_data_reg[23]/D
fir_cal_data_reg[24]/CE
fir_cal_data_reg[24]/CLR
fir_cal_data_reg[24]/D
fir_cal_data_reg[25]/CE
fir_cal_data_reg[25]/CLR
fir_cal_data_reg[25]/D
fir_cal_data_reg[26]/CE
fir_cal_data_reg[26]/CLR
fir_cal_data_reg[26]/D
fir_cal_data_reg[27]/CE
fir_cal_data_reg[27]/CLR
fir_cal_data_reg[27]/D
fir_cal_data_reg[28]/CE
fir_cal_data_reg[28]/CLR
fir_cal_data_reg[28]/D
fir_cal_data_reg[29]/CE
fir_cal_data_reg[29]/CLR
fir_cal_data_reg[29]/D
fir_cal_data_reg[2]/CE
fir_cal_data_reg[2]/CLR
fir_cal_data_reg[2]/D
fir_cal_data_reg[30]/CE
fir_cal_data_reg[30]/CLR
fir_cal_data_reg[30]/D
fir_cal_data_reg[31]/CE
fir_cal_data_reg[31]/CLR
fir_cal_data_reg[31]/D
fir_cal_data_reg[3]/CE
fir_cal_data_reg[3]/CLR
fir_cal_data_reg[3]/D
fir_cal_data_reg[4]/CE
fir_cal_data_reg[4]/CLR
fir_cal_data_reg[4]/D
fir_cal_data_reg[5]/CE
fir_cal_data_reg[5]/CLR
fir_cal_data_reg[5]/D
fir_cal_data_reg[6]/CE
fir_cal_data_reg[6]/CLR
fir_cal_data_reg[6]/D
fir_cal_data_reg[7]/CE
fir_cal_data_reg[7]/CLR
fir_cal_data_reg[7]/D
fir_cal_data_reg[8]/CE
fir_cal_data_reg[8]/CLR
fir_cal_data_reg[8]/D
fir_cal_data_reg[9]/CE
fir_cal_data_reg[9]/CLR
fir_cal_data_reg[9]/D
fir_en_reg/CLR
fir_en_reg/D
fir_mul_cal_reg[0]/CE
fir_mul_cal_reg[0]/CLR
fir_mul_cal_reg[0]/D
fir_mul_cal_reg[1]/CE
fir_mul_cal_reg[1]/CLR
fir_mul_cal_reg[1]/D
fir_mul_cal_reg[2]/CE
fir_mul_cal_reg[2]/CLR
fir_mul_cal_reg[2]/D
fir_mul_cal_reg[3]/CE
fir_mul_cal_reg[3]/CLR
fir_mul_cal_reg[3]/D
fir_mul_cal_reg[4]/CE
fir_mul_cal_reg[4]/CLR
fir_mul_cal_reg[4]/D
fir_mul_data_reg[0]/CLR
fir_mul_data_reg[0]/D
fir_mul_data_reg[10]/CLR
fir_mul_data_reg[10]/D
fir_mul_data_reg[11]/CLR
fir_mul_data_reg[11]/D
fir_mul_data_reg[12]/CLR
fir_mul_data_reg[12]/D
fir_mul_data_reg[13]/CLR
fir_mul_data_reg[13]/D
fir_mul_data_reg[14]/CLR
fir_mul_data_reg[14]/D
fir_mul_data_reg[15]/CLR
fir_mul_data_reg[15]/D
fir_mul_data_reg[16]/CLR
fir_mul_data_reg[16]/D
fir_mul_data_reg[17]/CLR
fir_mul_data_reg[17]/D
fir_mul_data_reg[18]/CLR
fir_mul_data_reg[18]/D
fir_mul_data_reg[19]/CLR
fir_mul_data_reg[19]/D
fir_mul_data_reg[1]/CLR
fir_mul_data_reg[1]/D
fir_mul_data_reg[20]/CLR
fir_mul_data_reg[20]/D
fir_mul_data_reg[21]/CLR
fir_mul_data_reg[21]/D
fir_mul_data_reg[22]/CLR
fir_mul_data_reg[22]/D
fir_mul_data_reg[23]/CLR
fir_mul_data_reg[23]/D
fir_mul_data_reg[24]/CLR
fir_mul_data_reg[24]/D
fir_mul_data_reg[25]/CLR
fir_mul_data_reg[25]/D
fir_mul_data_reg[26]/CLR
fir_mul_data_reg[26]/D
fir_mul_data_reg[27]/CLR
fir_mul_data_reg[27]/D
fir_mul_data_reg[28]/CLR
fir_mul_data_reg[28]/D
fir_mul_data_reg[29]/CLR
fir_mul_data_reg[29]/D
fir_mul_data_reg[2]/CLR
fir_mul_data_reg[2]/D
fir_mul_data_reg[30]/CLR
fir_mul_data_reg[30]/D
fir_mul_data_reg[31]/CLR
fir_mul_data_reg[31]/D
fir_mul_data_reg[3]/CLR
fir_mul_data_reg[3]/D
fir_mul_data_reg[4]/CLR
fir_mul_data_reg[4]/D
fir_mul_data_reg[5]/CLR
fir_mul_data_reg[5]/D
fir_mul_data_reg[6]/CLR
fir_mul_data_reg[6]/D
fir_mul_data_reg[7]/CLR
fir_mul_data_reg[7]/D
fir_mul_data_reg[8]/CLR
fir_mul_data_reg[8]/D
fir_mul_data_reg[9]/CLR
fir_mul_data_reg[9]/D
fir_tap_addr_reg[10]/CE
fir_tap_addr_reg[10]/CLR
fir_tap_addr_reg[10]/D
fir_tap_addr_reg[11]/CE
fir_tap_addr_reg[11]/CLR
fir_tap_addr_reg[11]/D
fir_tap_addr_reg[2]/CE
fir_tap_addr_reg[2]/CLR
fir_tap_addr_reg[2]/D
fir_tap_addr_reg[3]/CE
fir_tap_addr_reg[3]/CLR
fir_tap_addr_reg[3]/D
fir_tap_addr_reg[4]/CE
fir_tap_addr_reg[4]/CLR
fir_tap_addr_reg[4]/D
fir_tap_addr_reg[5]/CE
fir_tap_addr_reg[5]/CLR
fir_tap_addr_reg[5]/D
fir_tap_addr_reg[6]/CE
fir_tap_addr_reg[6]/CLR
fir_tap_addr_reg[6]/D
fir_tap_addr_reg[7]/CE
fir_tap_addr_reg[7]/CLR
fir_tap_addr_reg[7]/D
fir_tap_addr_reg[8]/CE
fir_tap_addr_reg[8]/CLR
fir_tap_addr_reg[8]/D
fir_tap_addr_reg[9]/CE
fir_tap_addr_reg[9]/CLR
fir_tap_addr_reg[9]/D
rready_cnt_reg[0]/CE
rready_cnt_reg[0]/CLR
rready_cnt_reg[0]/D
rready_cnt_reg[1]/CE
rready_cnt_reg[1]/CLR
rready_cnt_reg[1]/D
rready_cnt_reg[2]/CE
rready_cnt_reg[2]/CLR
rready_cnt_reg[2]/D
rready_cnt_reg[3]/CE
rready_cnt_reg[3]/CLR
rready_cnt_reg[3]/D
rst_cnt_reg[0]/CLR
rst_cnt_reg[0]/D
rst_cnt_reg[10]/CLR
rst_cnt_reg[10]/D
rst_cnt_reg[1]/CLR
rst_cnt_reg[1]/D
rst_cnt_reg[2]/CLR
rst_cnt_reg[2]/D
rst_cnt_reg[3]/CLR
rst_cnt_reg[3]/D
rst_cnt_reg[4]/CLR
rst_cnt_reg[4]/D
rst_cnt_reg[5]/CLR
rst_cnt_reg[5]/D
rst_cnt_reg[6]/CLR
rst_cnt_reg[6]/D
rst_cnt_reg[7]/CLR
rst_cnt_reg[7]/D
rst_cnt_reg[8]/CLR
rst_cnt_reg[8]/D
rst_cnt_reg[9]/CLR
rst_cnt_reg[9]/D
rvalid_r_reg/CLR
rvalid_r_reg/D
sm_tdata_r_reg[0]/CE
sm_tdata_r_reg[0]/CLR
sm_tdata_r_reg[0]/D
sm_tdata_r_reg[10]/CE
sm_tdata_r_reg[10]/CLR
sm_tdata_r_reg[10]/D
sm_tdata_r_reg[11]/CE
sm_tdata_r_reg[11]/CLR
sm_tdata_r_reg[11]/D
sm_tdata_r_reg[12]/CE
sm_tdata_r_reg[12]/CLR
sm_tdata_r_reg[12]/D
sm_tdata_r_reg[13]/CE
sm_tdata_r_reg[13]/CLR
sm_tdata_r_reg[13]/D
sm_tdata_r_reg[14]/CE
sm_tdata_r_reg[14]/CLR
sm_tdata_r_reg[14]/D
sm_tdata_r_reg[15]/CE
sm_tdata_r_reg[15]/CLR
sm_tdata_r_reg[15]/D
sm_tdata_r_reg[16]/CE
sm_tdata_r_reg[16]/CLR
sm_tdata_r_reg[16]/D
sm_tdata_r_reg[17]/CE
sm_tdata_r_reg[17]/CLR
sm_tdata_r_reg[17]/D
sm_tdata_r_reg[18]/CE
sm_tdata_r_reg[18]/CLR
sm_tdata_r_reg[18]/D
sm_tdata_r_reg[19]/CE
sm_tdata_r_reg[19]/CLR
sm_tdata_r_reg[19]/D
sm_tdata_r_reg[1]/CE
sm_tdata_r_reg[1]/CLR
sm_tdata_r_reg[1]/D
sm_tdata_r_reg[20]/CE
sm_tdata_r_reg[20]/CLR
sm_tdata_r_reg[20]/D
sm_tdata_r_reg[21]/CE
sm_tdata_r_reg[21]/CLR
sm_tdata_r_reg[21]/D
sm_tdata_r_reg[22]/CE
sm_tdata_r_reg[22]/CLR
sm_tdata_r_reg[22]/D
sm_tdata_r_reg[23]/CE
sm_tdata_r_reg[23]/CLR
sm_tdata_r_reg[23]/D
sm_tdata_r_reg[24]/CE
sm_tdata_r_reg[24]/CLR
sm_tdata_r_reg[24]/D
sm_tdata_r_reg[25]/CE
sm_tdata_r_reg[25]/CLR
sm_tdata_r_reg[25]/D
sm_tdata_r_reg[26]/CE
sm_tdata_r_reg[26]/CLR
sm_tdata_r_reg[26]/D
sm_tdata_r_reg[27]/CE
sm_tdata_r_reg[27]/CLR
sm_tdata_r_reg[27]/D
sm_tdata_r_reg[28]/CE
sm_tdata_r_reg[28]/CLR
sm_tdata_r_reg[28]/D
sm_tdata_r_reg[29]/CE
sm_tdata_r_reg[29]/CLR
sm_tdata_r_reg[29]/D
sm_tdata_r_reg[2]/CE
sm_tdata_r_reg[2]/CLR
sm_tdata_r_reg[2]/D
sm_tdata_r_reg[30]/CE
sm_tdata_r_reg[30]/CLR
sm_tdata_r_reg[30]/D
sm_tdata_r_reg[31]/CE
sm_tdata_r_reg[31]/CLR
sm_tdata_r_reg[31]/D
sm_tdata_r_reg[3]/CE
sm_tdata_r_reg[3]/CLR
sm_tdata_r_reg[3]/D
sm_tdata_r_reg[4]/CE
sm_tdata_r_reg[4]/CLR
sm_tdata_r_reg[4]/D
sm_tdata_r_reg[5]/CE
sm_tdata_r_reg[5]/CLR
sm_tdata_r_reg[5]/D
sm_tdata_r_reg[6]/CE
sm_tdata_r_reg[6]/CLR
sm_tdata_r_reg[6]/D
sm_tdata_r_reg[7]/CE
sm_tdata_r_reg[7]/CLR
sm_tdata_r_reg[7]/D
sm_tdata_r_reg[8]/CE
sm_tdata_r_reg[8]/CLR
sm_tdata_r_reg[8]/D
sm_tdata_r_reg[9]/CE
sm_tdata_r_reg[9]/CLR
sm_tdata_r_reg[9]/D
sm_tlast_r_reg/CE
sm_tlast_r_reg/CLR
sm_tvalid_r_reg/CLR
sm_tvalid_r_reg/D
ss_tready_r_reg/CLR
ss_tready_r_reg/D
tap_A_r_reg[0]/D
tap_A_r_reg[10]/D
tap_A_r_reg[11]/D
tap_A_r_reg[1]/D
tap_A_r_reg[2]/D
tap_A_r_reg[3]/D
tap_A_r_reg[4]/D
tap_A_r_reg[5]/D
tap_A_r_reg[6]/D
tap_A_r_reg[7]/D
tap_A_r_reg[8]/D
tap_A_r_reg[9]/D
tap_Di_r_reg[0]/CE
tap_Di_r_reg[0]/CLR
tap_Di_r_reg[0]/D
tap_Di_r_reg[10]/CE
tap_Di_r_reg[10]/CLR
tap_Di_r_reg[10]/D
tap_Di_r_reg[11]/CE
tap_Di_r_reg[11]/CLR
tap_Di_r_reg[11]/D
tap_Di_r_reg[12]/CE
tap_Di_r_reg[12]/CLR
tap_Di_r_reg[12]/D
tap_Di_r_reg[13]/CE
tap_Di_r_reg[13]/CLR
tap_Di_r_reg[13]/D
tap_Di_r_reg[14]/CE
tap_Di_r_reg[14]/CLR
tap_Di_r_reg[14]/D
tap_Di_r_reg[15]/CE
tap_Di_r_reg[15]/CLR
tap_Di_r_reg[15]/D
tap_Di_r_reg[16]/CE
tap_Di_r_reg[16]/CLR
tap_Di_r_reg[16]/D
tap_Di_r_reg[17]/CE
tap_Di_r_reg[17]/CLR
tap_Di_r_reg[17]/D
tap_Di_r_reg[18]/CE
tap_Di_r_reg[18]/CLR
tap_Di_r_reg[18]/D
tap_Di_r_reg[19]/CE
tap_Di_r_reg[19]/CLR
tap_Di_r_reg[19]/D
tap_Di_r_reg[1]/CE
tap_Di_r_reg[1]/CLR
tap_Di_r_reg[1]/D
tap_Di_r_reg[20]/CE
tap_Di_r_reg[20]/CLR
tap_Di_r_reg[20]/D
tap_Di_r_reg[21]/CE
tap_Di_r_reg[21]/CLR
tap_Di_r_reg[21]/D
tap_Di_r_reg[22]/CE
tap_Di_r_reg[22]/CLR
tap_Di_r_reg[22]/D
tap_Di_r_reg[23]/CE
tap_Di_r_reg[23]/CLR
tap_Di_r_reg[23]/D
tap_Di_r_reg[24]/CE
tap_Di_r_reg[24]/CLR
tap_Di_r_reg[24]/D
tap_Di_r_reg[25]/CE
tap_Di_r_reg[25]/CLR
tap_Di_r_reg[25]/D
tap_Di_r_reg[26]/CE
tap_Di_r_reg[26]/CLR
tap_Di_r_reg[26]/D
tap_Di_r_reg[27]/CE
tap_Di_r_reg[27]/CLR
tap_Di_r_reg[27]/D
tap_Di_r_reg[28]/CE
tap_Di_r_reg[28]/CLR
tap_Di_r_reg[28]/D
tap_Di_r_reg[29]/CE
tap_Di_r_reg[29]/CLR
tap_Di_r_reg[29]/D
tap_Di_r_reg[2]/CE
tap_Di_r_reg[2]/CLR
tap_Di_r_reg[2]/D
tap_Di_r_reg[30]/CE
tap_Di_r_reg[30]/CLR
tap_Di_r_reg[30]/D
tap_Di_r_reg[31]/CE
tap_Di_r_reg[31]/CLR
tap_Di_r_reg[31]/D
tap_Di_r_reg[3]/CE
tap_Di_r_reg[3]/CLR
tap_Di_r_reg[3]/D
tap_Di_r_reg[4]/CE
tap_Di_r_reg[4]/CLR
tap_Di_r_reg[4]/D
tap_Di_r_reg[5]/CE
tap_Di_r_reg[5]/CLR
tap_Di_r_reg[5]/D
tap_Di_r_reg[6]/CE
tap_Di_r_reg[6]/CLR
tap_Di_r_reg[6]/D
tap_Di_r_reg[7]/CE
tap_Di_r_reg[7]/CLR
tap_Di_r_reg[7]/D
tap_Di_r_reg[8]/CE
tap_Di_r_reg[8]/CLR
tap_Di_r_reg[8]/D
tap_Di_r_reg[9]/CE
tap_Di_r_reg[9]/CLR
tap_Di_r_reg[9]/D
tap_Do_wire_reg[0]/D
tap_Do_wire_reg[10]/D
tap_Do_wire_reg[11]/D
tap_Do_wire_reg[12]/D
tap_Do_wire_reg[13]/D
tap_Do_wire_reg[14]/D
tap_Do_wire_reg[15]/D
tap_Do_wire_reg[16]/D
tap_Do_wire_reg[17]/D
tap_Do_wire_reg[18]/D
tap_Do_wire_reg[19]/D
tap_Do_wire_reg[1]/D
tap_Do_wire_reg[20]/D
tap_Do_wire_reg[21]/D
tap_Do_wire_reg[22]/D
tap_Do_wire_reg[23]/D
tap_Do_wire_reg[24]/D
tap_Do_wire_reg[25]/D
tap_Do_wire_reg[26]/D
tap_Do_wire_reg[27]/D
tap_Do_wire_reg[28]/D
tap_Do_wire_reg[29]/D
tap_Do_wire_reg[2]/D
tap_Do_wire_reg[30]/D
tap_Do_wire_reg[31]/D
tap_Do_wire_reg[3]/D
tap_Do_wire_reg[4]/D
tap_Do_wire_reg[5]/D
tap_Do_wire_reg[6]/D
tap_Do_wire_reg[7]/D
tap_Do_wire_reg[8]/D
tap_Do_wire_reg[9]/D
tap_EN_r_reg/CE
tap_EN_r_reg/CLR
tap_EN_r_reg/D
tap_WE_r_reg[3]/CLR
tap_WE_r_reg[3]/D
wready_r_reg/CLR
wready_r_reg/D
zero_data_cnt_reg[0]/CE
zero_data_cnt_reg[0]/CLR
zero_data_cnt_reg[0]/D
zero_data_cnt_reg[1]/CE
zero_data_cnt_reg[1]/CLR
zero_data_cnt_reg[1]/D
zero_data_cnt_reg[2]/CE
zero_data_cnt_reg[2]/CLR
zero_data_cnt_reg[2]/D
zero_data_cnt_reg[3]/CE
zero_data_cnt_reg[3]/CLR
zero_data_cnt_reg[3]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (157)
--------------------------------
 There are 157 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (166)
---------------------------------
 There are 166 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  905          inf        0.000                      0                  905           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           905 Endpoints
Min Delay           905 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.417ns  (logic 7.754ns (82.336%)  route 1.663ns (17.664%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  fir_mul_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    fir_mul_data_reg[27]_i_1_n_1
                                                                      r  fir_mul_data_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.417 r  fir_mul_data_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.417    fir_mul_data_reg[31]_i_1_n_7
                         LDCE                                         r  fir_mul_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 7.748ns (82.325%)  route 1.663ns (17.675%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  fir_mul_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    fir_mul_data_reg[27]_i_1_n_1
                                                                      r  fir_mul_data_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.411 r  fir_mul_data_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.411    fir_mul_data_reg[31]_i_1_n_5
                         LDCE                                         r  fir_mul_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 7.673ns (82.183%)  route 1.663ns (17.817%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  fir_mul_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    fir_mul_data_reg[27]_i_1_n_1
                                                                      r  fir_mul_data_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.336 r  fir_mul_data_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     9.336    fir_mul_data_reg[31]_i_1_n_6
                         LDCE                                         r  fir_mul_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 7.649ns (82.137%)  route 1.663ns (17.863%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  fir_mul_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    fir_mul_data_reg[27]_i_1_n_1
                                                                      r  fir_mul_data_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.312 r  fir_mul_data_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.312    fir_mul_data_reg[31]_i_1_n_8
                         LDCE                                         r  fir_mul_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 7.637ns (82.114%)  route 1.663ns (17.886%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.300 r  fir_mul_data_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.300    fir_mul_data_reg[27]_i_1_n_7
                         LDCE                                         r  fir_mul_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 7.631ns (82.102%)  route 1.663ns (17.898%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  fir_mul_data_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.294    fir_mul_data_reg[27]_i_1_n_5
                         LDCE                                         r  fir_mul_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 7.556ns (81.957%)  route 1.663ns (18.043%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.219 r  fir_mul_data_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     9.219    fir_mul_data_reg[27]_i_1_n_6
                         LDCE                                         r  fir_mul_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 7.532ns (81.910%)  route 1.663ns (18.090%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  fir_mul_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    fir_mul_data_reg[23]_i_1_n_1
                                                                      r  fir_mul_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.195 r  fir_mul_data_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.195    fir_mul_data_reg[27]_i_1_n_8
                         LDCE                                         r  fir_mul_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 7.520ns (81.886%)  route 1.663ns (18.114%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.183 r  fir_mul_data_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.183    fir_mul_data_reg[23]_i_1_n_7
                         LDCE                                         r  fir_mul_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_mul_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 7.514ns (81.874%)  route 1.663ns (18.126%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_mul_data0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  fir_mul_data0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    fir_mul_data0__0_n_107
                                                                      r  fir_mul_data0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  fir_mul_data0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    fir_mul_data0__1_n_106
                                                                      r  fir_mul_data_reg[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  fir_mul_data_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.000     8.304    fir_mul_data_reg[19]_i_4_n_1
                                                                      r  fir_mul_data_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  fir_mul_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    fir_mul_data_reg[19]_i_1_n_1
                                                                      r  fir_mul_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  fir_mul_data_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.177    fir_mul_data_reg[23]_i_1_n_5
                         LDCE                                         r  fir_mul_data_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_cal_data_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[31]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[31]/Q
                         net (fo=3, unplaced)         0.148     0.295    fir_cal_data_reg[31]
                         FDCE                                         r  sm_tdata_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[0]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[0]
                         FDCE                                         r  sm_tdata_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[10]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[10]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[10]
                         FDCE                                         r  sm_tdata_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[11]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[11]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[11]
                         FDCE                                         r  sm_tdata_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[12]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[12]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[12]
                         FDCE                                         r  sm_tdata_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[13]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[13]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[13]
                         FDCE                                         r  sm_tdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[14]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[14]
                         FDCE                                         r  sm_tdata_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[15]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[15]
                         FDCE                                         r  sm_tdata_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[16]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[16]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[16]
                         FDCE                                         r  sm_tdata_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cal_data_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm_tdata_r_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  fir_cal_data_reg[17]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  fir_cal_data_reg[17]/Q
                         net (fo=4, unplaced)         0.151     0.298    fir_cal_data_reg[17]
                         FDCE                                         r  sm_tdata_r_reg[17]/D
  -------------------------------------------------------------------    -------------------





