OpenROAD 0889970d1790a2617e69f253221b8bd7626e51dc 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/s_box_maker/runs/full_guide/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/shanmugam/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   s_box_maker
Die area:                 ( 0 0 ) ( 150000 150000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2186
Number of terminals:      22
Number of snets:          2
Number of nets:           500

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 205.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 23586.
[INFO DRT-0033] mcon shape region query size = 28504.
[INFO DRT-0033] met1 shape region query size = 4768.
[INFO DRT-0033] via shape region query size = 960.
[INFO DRT-0033] met2 shape region query size = 589.
[INFO DRT-0033] via2 shape region query size = 768.
[INFO DRT-0033] met3 shape region query size = 583.
[INFO DRT-0033] via3 shape region query size = 768.
[INFO DRT-0033] met4 shape region query size = 208.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 788 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 187 unique inst patterns.
[INFO DRT-0084]   Complete 303 groups.
#scanned instances     = 2186
#unique  instances     = 205
#stdCellGenAp          = 5949
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 4755
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1978
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:21, memory = 113.07 (MB), peak = 113.07 (MB)

Number of guides:     5122

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1651.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1336.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 824.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 189.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 58.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2533 vertical wires in 1 frboxes and 1525 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 492 vertical wires in 1 frboxes and 618 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.82 (MB), peak = 122.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.82 (MB), peak = 122.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 131.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 142.89 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 148.14 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 147.98 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:04, memory = 170.69 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:07, memory = 154.55 (MB).
    Completing 70% with 221 violations.
    elapsed time = 00:00:10, memory = 175.30 (MB).
    Completing 80% with 221 violations.
    elapsed time = 00:00:13, memory = 175.30 (MB).
    Completing 90% with 424 violations.
    elapsed time = 00:01:09, memory = 154.30 (MB).
    Completing 100% with 943 violations.
    elapsed time = 00:01:09, memory = 154.30 (MB).
[INFO DRT-0199]   Number of violations = 1334.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        4    116     23     10      0
Min Hole             0      1      0      0      0
Recheck              1    166    143     70     11
Short                0    694     92      3      0
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:01:09, memory = 483.80 (MB), peak = 483.80 (MB)
Total wire length = 20627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8234 um.
Total wire length on LAYER met2 = 8079 um.
Total wire length on LAYER met3 = 3136 um.
Total wire length on LAYER met4 = 1176 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4730.
Up-via summary (total 4730):.

-----------------------
 FR_MASTERSLICE       0
            li1    1979
           met1    2244
           met2     380
           met3     127
           met4       0
-----------------------
                   4730


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1334 violations.
    elapsed time = 00:00:00, memory = 491.05 (MB).
    Completing 20% with 1334 violations.
    elapsed time = 00:00:04, memory = 491.55 (MB).
    Completing 30% with 1202 violations.
    elapsed time = 00:00:04, memory = 491.55 (MB).
    Completing 40% with 1202 violations.
    elapsed time = 00:00:04, memory = 512.80 (MB).
    Completing 50% with 1202 violations.
    elapsed time = 00:00:23, memory = 520.63 (MB).
    Completing 60% with 1038 violations.
    elapsed time = 00:00:23, memory = 515.46 (MB).
    Completing 70% with 1038 violations.
    elapsed time = 00:00:33, memory = 511.83 (MB).
    Completing 80% with 884 violations.
    elapsed time = 00:00:33, memory = 511.83 (MB).
    Completing 90% with 884 violations.
    elapsed time = 00:00:33, memory = 511.83 (MB).
    Completing 100% with 756 violations.
    elapsed time = 00:00:53, memory = 511.83 (MB).
[INFO DRT-0199]   Number of violations = 756.
Viol/Layer        met1   met2   met3
Metal Spacing       58     29      4
Short              597     66      2
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:53, memory = 511.83 (MB), peak = 541.80 (MB)
Total wire length = 20205 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8119 um.
Total wire length on LAYER met2 = 8045 um.
Total wire length on LAYER met3 = 2999 um.
Total wire length on LAYER met4 = 1040 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4692.
Up-via summary (total 4692):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2243
           met2     368
           met3     103
           met4       0
-----------------------
                   4692


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 756 violations.
    elapsed time = 00:00:00, memory = 511.83 (MB).
    Completing 20% with 756 violations.
    elapsed time = 00:00:43, memory = 528.91 (MB).
    Completing 30% with 649 violations.
    elapsed time = 00:00:43, memory = 484.05 (MB).
    Completing 40% with 649 violations.
    elapsed time = 00:00:43, memory = 484.05 (MB).
    Completing 50% with 649 violations.
    elapsed time = 00:00:53, memory = 484.05 (MB).
    Completing 60% with 628 violations.
    elapsed time = 00:00:53, memory = 484.05 (MB).
    Completing 70% with 628 violations.
    elapsed time = 00:01:02, memory = 496.68 (MB).
    Completing 80% with 644 violations.
    elapsed time = 00:01:02, memory = 496.68 (MB).
    Completing 90% with 644 violations.
    elapsed time = 00:01:02, memory = 496.68 (MB).
    Completing 100% with 646 violations.
    elapsed time = 00:01:03, memory = 496.68 (MB).
[INFO DRT-0199]   Number of violations = 646.
Viol/Layer        met1   met2   met3
Metal Spacing       49     21      3
Short              517     54      2
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:01:03, memory = 496.68 (MB), peak = 565.70 (MB)
Total wire length = 20059 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8029 um.
Total wire length on LAYER met2 = 8009 um.
Total wire length on LAYER met3 = 3012 um.
Total wire length on LAYER met4 = 1008 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4639.
Up-via summary (total 4639):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2192
           met2     360
           met3     109
           met4       0
-----------------------
                   4639


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 646 violations.
    elapsed time = 00:00:00, memory = 496.68 (MB).
    Completing 20% with 646 violations.
    elapsed time = 00:00:00, memory = 496.68 (MB).
    Completing 30% with 646 violations.
    elapsed time = 00:00:00, memory = 498.68 (MB).
    Completing 40% with 646 violations.
    elapsed time = 00:00:00, memory = 498.68 (MB).
    Completing 50% with 606 violations.
    elapsed time = 00:00:05, memory = 524.55 (MB).
    Completing 60% with 606 violations.
    elapsed time = 00:00:17, memory = 525.55 (MB).
    Completing 70% with 553 violations.
    elapsed time = 00:00:20, memory = 525.41 (MB).
    Completing 80% with 553 violations.
    elapsed time = 00:00:29, memory = 526.54 (MB).
    Completing 90% with 527 violations.
    elapsed time = 00:01:45, memory = 482.88 (MB).
    Completing 100% with 267 violations.
    elapsed time = 00:01:46, memory = 482.88 (MB).
[INFO DRT-0199]   Number of violations = 267.
Viol/Layer        met1   met2   met3
Metal Spacing       56     14      1
Short              177     19      0
[INFO DRT-0267] cpu time = 00:01:53, elapsed time = 00:01:46, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20213 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7489 um.
Total wire length on LAYER met2 = 7960 um.
Total wire length on LAYER met3 = 3563 um.
Total wire length on LAYER met4 = 1201 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4895.
Up-via summary (total 4895):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2287
           met2     497
           met3     133
           met4       0
-----------------------
                   4895


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 267 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 267 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 30% with 267 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 40% with 267 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 50% with 267 violations.
    elapsed time = 00:00:12, memory = 483.38 (MB).
    Completing 60% with 231 violations.
    elapsed time = 00:00:12, memory = 483.38 (MB).
    Completing 70% with 231 violations.
    elapsed time = 00:00:27, memory = 483.38 (MB).
    Completing 80% with 224 violations.
    elapsed time = 00:00:27, memory = 483.38 (MB).
    Completing 90% with 224 violations.
    elapsed time = 00:00:27, memory = 483.38 (MB).
    Completing 100% with 199 violations.
    elapsed time = 00:01:23, memory = 483.38 (MB).
[INFO DRT-0199]   Number of violations = 199.
Viol/Layer        met1   met2
Metal Spacing       39     19
Short              108     33
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:01:23, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20186 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7413 um.
Total wire length on LAYER met2 = 7962 um.
Total wire length on LAYER met3 = 3552 um.
Total wire length on LAYER met4 = 1257 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4897.
Up-via summary (total 4897):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2277
           met2     504
           met3     138
           met4       0
-----------------------
                   4897


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 199 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 199 violations.
    elapsed time = 00:00:05, memory = 483.38 (MB).
    Completing 30% with 137 violations.
    elapsed time = 00:00:05, memory = 483.38 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:05, memory = 483.38 (MB).
    Completing 50% with 137 violations.
    elapsed time = 00:00:12, memory = 483.38 (MB).
    Completing 60% with 137 violations.
    elapsed time = 00:00:12, memory = 483.38 (MB).
    Completing 70% with 137 violations.
    elapsed time = 00:00:15, memory = 483.38 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:15, memory = 483.38 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:15, memory = 483.38 (MB).
    Completing 100% with 114 violations.
    elapsed time = 00:00:36, memory = 483.38 (MB).
[INFO DRT-0199]   Number of violations = 114.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     28     14
Short                0     61     10
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:36, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20189 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7386 um.
Total wire length on LAYER met2 = 7926 um.
Total wire length on LAYER met3 = 3573 um.
Total wire length on LAYER met4 = 1303 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4930.
Up-via summary (total 4930):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2289
           met2     515
           met3     148
           met4       0
-----------------------
                   4930


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 114 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 114 violations.
    elapsed time = 00:00:05, memory = 483.38 (MB).
    Completing 30% with 94 violations.
    elapsed time = 00:00:05, memory = 483.38 (MB).
    Completing 40% with 94 violations.
    elapsed time = 00:00:05, memory = 483.38 (MB).
    Completing 50% with 94 violations.
    elapsed time = 00:00:12, memory = 483.38 (MB).
    Completing 60% with 94 violations.
    elapsed time = 00:00:12, memory = 483.38 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:14, memory = 483.38 (MB).
    Completing 80% with 92 violations.
    elapsed time = 00:00:14, memory = 483.38 (MB).
    Completing 90% with 92 violations.
    elapsed time = 00:00:14, memory = 483.38 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:21, memory = 483.38 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2
Metal Spacing       19      2
Short               41      6
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:21, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20169 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7357 um.
Total wire length on LAYER met2 = 7890 um.
Total wire length on LAYER met3 = 3571 um.
Total wire length on LAYER met4 = 1350 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4937.
Up-via summary (total 4937):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2296
           met2     510
           met3     153
           met4       0
-----------------------
                   4937


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:13, memory = 483.38 (MB).
    Completing 60% with 58 violations.
    elapsed time = 00:00:13, memory = 483.38 (MB).
    Completing 70% with 58 violations.
    elapsed time = 00:00:14, memory = 483.38 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:14, memory = 483.38 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:14, memory = 483.38 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:00:15, memory = 483.38 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met1
Metal Spacing        6
Short               46
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20154 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7346 um.
Total wire length on LAYER met2 = 7852 um.
Total wire length on LAYER met3 = 3575 um.
Total wire length on LAYER met4 = 1380 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4945.
Up-via summary (total 4945):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2292
           met2     519
           met3     156
           met4       0
-----------------------
                   4945


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:07, memory = 483.38 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Short               15
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20149 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7344 um.
Total wire length on LAYER met2 = 7879 um.
Total wire length on LAYER met3 = 3570 um.
Total wire length on LAYER met4 = 1355 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4930.
Up-via summary (total 4930):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2287
           met2     516
           met3     149
           met4       0
-----------------------
                   4930


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 483.38 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 483.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 483.38 (MB), peak = 565.70 (MB)
Total wire length = 20146 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7341 um.
Total wire length on LAYER met2 = 7878 um.
Total wire length on LAYER met3 = 3570 um.
Total wire length on LAYER met4 = 1355 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4928.
Up-via summary (total 4928):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2285
           met2     516
           met3     149
           met4       0
-----------------------
                   4928


[INFO DRT-0198] Complete detail routing.
Total wire length = 20146 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7341 um.
Total wire length on LAYER met2 = 7878 um.
Total wire length on LAYER met3 = 3570 um.
Total wire length on LAYER met4 = 1355 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4928.
Up-via summary (total 4928):.

-----------------------
 FR_MASTERSLICE       0
            li1    1978
           met1    2285
           met2     516
           met3     149
           met4       0
-----------------------
                   4928


[INFO DRT-0267] cpu time = 00:07:55, elapsed time = 00:07:40, memory = 483.38 (MB), peak = 565.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/s_box_maker/runs/full_guide/results/routing/s_box_maker.odb'…
Writing netlist to '/openlane/designs/s_box_maker/runs/full_guide/results/routing/s_box_maker.nl.v'…
Writing powered netlist to '/openlane/designs/s_box_maker/runs/full_guide/results/routing/s_box_maker.pnl.v'…
Writing layout to '/openlane/designs/s_box_maker/runs/full_guide/results/routing/s_box_maker.def'…
