<stg><name>depthwise</name>


<trans_list>

<trans id="551" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="12" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="18" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="31" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="32" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph241:0 %relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %relu

]]></Node>
<StgValue><ssdm name="relu_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph241:1 %mapSizeY_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeY

]]></Node>
<StgValue><ssdm name="mapSizeY_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph241:2 %mapSizeX_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeX

]]></Node>
<StgValue><ssdm name="mapSizeX_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph241:3 %kernelSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelSize

]]></Node>
<StgValue><ssdm name="kernelSize_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph241:4 %kernelN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelN

]]></Node>
<StgValue><ssdm name="kernelN_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph241:5 %empty = trunc i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph241:6 %empty_16 = trunc i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph241:7 %empty_17 = trunc i32 %mapSizeY_read

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph241:8 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.lr.ph241:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph241:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.lr.ph241:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.lr.ph241:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph241:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.lr.ph241:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph241:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.lr.ph241:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.lr.ph241:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph241:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph241:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelN

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph241:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelN, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph241:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelSize

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph241:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelSize, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph241:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeX

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph241:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeX, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph241:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeY

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph241:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeY, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph241:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph241:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="64">
<![CDATA[
.lr.ph241:29 %filter_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="64">
<![CDATA[
.lr.ph241:30 %featureMap_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="featureMap_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
.lr.ph241:31 %empty_18 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="41">
<![CDATA[
.lr.ph241:32 %tmp_data_V = extractvalue i41 %empty_18

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32">
<![CDATA[
.lr.ph241:33 %bias_V = trunc i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="bias_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="36" op_0_bw="32">
<![CDATA[
.lr.ph241:34 %cast2 = zext i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.lr.ph241:35 %tmp_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %kernelN_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="36" op_0_bw="35">
<![CDATA[
.lr.ph241:36 %p_shl = zext i35 %tmp_1

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.lr.ph241:37 %bound4 = add i36 %p_shl, i36 %cast2

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph241:38 %cmp22_not_mid113 = icmp_slt  i32 %kernelSize_read, i32 1

]]></Node>
<StgValue><ssdm name="cmp22_not_mid113"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph241:39 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten17 = phi i36 0, void %.lr.ph241, i36 %add_ln47_1, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %n = phi i32 0, void %.lr.ph241, i32 %select_ln47_1, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i4 0, void %.lr.ph241, i4 %select_ln49_3, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %y_1 = phi i2 0, void %.lr.ph241, i2 %select_ln49_1, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %x_1 = phi i2 0, void %.lr.ph241, i2 %add_ln50, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:5 %add_ln47_1 = add i36 %indvar_flatten17, i36 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="2">
<![CDATA[
:6 %zext_ln49 = zext i2 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %slt = icmp_slt  i32 %zext_ln49, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %rev107 = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev107"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:9 %icmp_ln47 = icmp_eq  i36 %indvar_flatten17, i36 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln47 = br i1 %icmp_ln47, void %.split10, void %._crit_edge242.loopexit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:0 %add_ln47 = add i32 %n, i32 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:3 %icmp_ln49 = icmp_eq  i4 %indvar_flatten, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:4 %select_ln47 = select i1 %icmp_ln49, i2 0, i2 %y_1

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split10:5 %select_ln47_1 = select i1 %icmp_ln49, i32 %add_ln47, i32 %n

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:12 %xor_ln47 = xor i1 %icmp_ln49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:13 %icmp_ln50 = icmp_eq  i2 %x_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:14 %and_ln47 = and i1 %icmp_ln50, i1 %xor_ln47

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:15 %add_ln49 = add i2 %select_ln47, i2 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:17 %or_ln49 = or i1 %and_ln47, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:18 %select_ln49 = select i1 %or_ln49, i2 0, i2 %x_1

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:19 %select_ln49_1 = select i1 %and_ln47, i2 %add_ln49, i2 %select_ln47

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6._crit_edge:0 %add_ln50 = add i2 %select_ln49, i2 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split6._crit_edge:1 %add_ln49_1 = add i4 %indvar_flatten, i4 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split6._crit_edge:2 %select_ln49_3 = select i1 %icmp_ln49, i4 1, i4 %add_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.split6._crit_edge:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="35" op_0_bw="32">
<![CDATA[
.split10:6 %zext_ln54 = zext i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.split10:7 %tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln47_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="35" op_0_bw="34">
<![CDATA[
.split10:8 %zext_ln54_1 = zext i34 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split10:9 %sub_ln54 = sub i35 %zext_ln54_1, i35 %zext_ln54

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="36" op_0_bw="35">
<![CDATA[
.split10:10 %sext_ln47 = sext i35 %sub_ln54

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:11 %select_ln47_2 = select i1 %icmp_ln49, i1 %cmp22_not_mid113, i1 %rev107

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="36" op_0_bw="2">
<![CDATA[
.split10:20 %zext_ln54_2 = zext i2 %select_ln49_1

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split10:21 %add_ln54 = add i36 %sext_ln47, i36 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="36">
<![CDATA[
.split10:22 %trunc_ln54 = trunc i36 %add_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="36">
<![CDATA[
.split10:23 %trunc_ln54_1 = trunc i36 %add_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="2">
<![CDATA[
.split10:26 %zext_ln49_1 = zext i2 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:27 %slt108 = icmp_slt  i32 %zext_ln49_1, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="slt108"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:28 %rev109 = xor i1 %slt108, i1 1

]]></Node>
<StgValue><ssdm name="rev109"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:29 %select_ln49_2 = select i1 %and_ln47, i1 %rev109, i1 %select_ln47_2

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="2">
<![CDATA[
.split10:34 %zext_ln50 = zext i2 %select_ln49

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:37 %icmp_ln52 = icmp_slt  i32 %zext_ln50, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:38 %xor_ln52 = xor i1 %icmp_ln52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:39 %or_ln52 = or i1 %xor_ln52, i1 %select_ln49_2

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:40 %br_ln52 = br i1 %or_ln52, void, void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SaveDWKernelYLOOP_SaveDWKernelXLOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.split10:24 %p_shl1_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln54_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split10:25 %sub_ln54_1 = sub i14 %p_shl1_cast, i14 %trunc_ln54

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="2">
<![CDATA[
.split10:30 %zext_ln54_3 = zext i2 %select_ln49

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split10:31 %add_ln54_1 = add i14 %sub_ln54_1, i14 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
.split10:32 %zext_ln54_4 = zext i14 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:33 %filter_V_addr = getelementptr i4 %filter_V, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="filter_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:35 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:36 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %empty_19 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="41">
<![CDATA[
:1 %tmp_data_V_1 = extractvalue i41 %empty_19

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32">
<![CDATA[
:2 %trunc_ln69 = trunc i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="14">
<![CDATA[
:3 %store_ln54 = store i4 %trunc_ln69, i14 %filter_V_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln55 = br void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge242.loopexit:0 %sub = add i32 %mapSizeX_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge242.loopexit:1 %trunc_ln70 = trunc i32 %mapSizeY_read

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge242.loopexit:2 %empty_20 = trunc i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge242.loopexit:3 %br_ln61 = br void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %y = phi i2 0, void %._crit_edge242.loopexit, i2 %y_3, void

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %y_3 = add i2 %y, i2 1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln61 = icmp_eq  i2 %y, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln61 = br i1 %icmp_ln61, void %.split4, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="2">
<![CDATA[
.split4:0 %zext_ln61 = zext i2 %y

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.split4:2 %br_ln62 = br void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph:0 %accum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_V"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:1 %sub_ln77 = sub i16 %empty_17, i16 %empty_16

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:2 %outMapYSize = add i16 %sub_ln77, i16 1

]]></Node>
<StgValue><ssdm name="outMapYSize"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:3 %sub_ln78 = sub i16 %empty, i16 %empty_16

]]></Node>
<StgValue><ssdm name="sub_ln78"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:4 %outMapXSize = add i16 %sub_ln78, i16 1

]]></Node>
<StgValue><ssdm name="outMapXSize"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:9 %mul_ln102 = mul i32 %mapSizeY_read, i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x = phi i32 0, void %.split4, i32 %x_4, void %._crit_edge234.loopexit

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln62 = icmp_slt  i32 %x, i32 42

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln62 = br i1 %icmp_ln62, void, void %.lr.ph233

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph233:0 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph233:1 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph233:2 %br_ln64 = br void

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %n_1 = phi i31 0, void %.lr.ph233, i31 %n_2, void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %x_3 = phi i32 %x, void %.lr.ph233, i32 %x_7, void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:2 %phi_mul = phi i18 0, void %.lr.ph233, i18 %add_ln67, void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %n_2 = add i31 %n_1, i31 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="31">
<![CDATA[
:4 %zext_ln64 = zext i31 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln64 = icmp_slt  i32 %zext_ln64, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln64 = br i1 %icmp_ln64, void %._crit_edge234.loopexit, void %.split2

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %icmp_ln67 = icmp_sgt  i32 %x_3, i32 %sub

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split2:5 %add_ln67 = add i18 %phi_mul, i18 %trunc_ln70

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:6 %br_ln67 = br i1 %icmp_ln67, void, void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %empty_21 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="41">
<![CDATA[
:1 %tmp_data_V_2 = extractvalue i41 %empty_21

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32">
<![CDATA[
:2 %trunc_ln69_1 = trunc i32 %tmp_data_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3 %tmp = add i18 %phi_mul, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4 %tmp19_cast = mul i18 %tmp, i18 %empty_20

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln0 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2._crit_edge:0 %x_7 = phi i32 %x_3, void, i32 42, void %.split2

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.split2._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="32">
<![CDATA[
.split2:0 %trunc_ln64 = trunc i32 %x_3

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:1 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:2 %speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln62"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:3 %specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4 %tmp19_cast = mul i18 %tmp, i18 %empty_20

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="182" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4 %tmp19_cast = mul i18 %tmp, i18 %empty_20

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5 %add_ln70 = add i18 %tmp19_cast, i18 %trunc_ln64

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5 %add_ln70 = add i18 %tmp19_cast, i18 %trunc_ln64

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="18">
<![CDATA[
:6 %zext_ln70 = zext i18 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %featureMap_V_addr = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="featureMap_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="4" op_1_bw="18">
<![CDATA[
:8 %store_ln70 = store i4 %trunc_ln69_1, i18 %featureMap_V_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge234.loopexit:0 %x_4 = add i32 %x_3, i32 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge234.loopexit:1 %br_ln62 = br void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph:5 %outMapYSize_cast = sext i16 %outMapYSize

]]></Node>
<StgValue><ssdm name="outMapYSize_cast"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="16">
<![CDATA[
.lr.ph:6 %conv69 = sext i16 %outMapXSize

]]></Node>
<StgValue><ssdm name="conv69"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
.lr.ph:7 %conv_i38 = sext i4 %bias_V

]]></Node>
<StgValue><ssdm name="conv_i38"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph:8 %sub91 = add i17 %outMapYSize_cast, i17 131071

]]></Node>
<StgValue><ssdm name="sub91"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:9 %mul_ln102 = mul i32 %mapSizeY_read, i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:10 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0 %y_2 = phi i15 0, void %.lr.ph, i15 %y_4, void

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1 %y_4 = add i15 %y_2, i15 1

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="15">
<![CDATA[
:2 %zext_ln80_1 = zext i15 %y_2

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %icmp_ln80 = icmp_slt  i16 %zext_ln80_1, i16 %outMapYSize

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln80 = br i1 %icmp_ln80, void %._crit_edge.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="15">
<![CDATA[
.split:0 %trunc_ln80 = trunc i15 %y_2

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="15">
<![CDATA[
.split:1 %zext_ln80 = zext i15 %y_2

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:2 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split:4 %cmp92 = icmp_slt  i17 %zext_ln80, i17 %sub91

]]></Node>
<StgValue><ssdm name="cmp92"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:5 %add98 = add i2 %trunc_ln80, i2 3

]]></Node>
<StgValue><ssdm name="add98"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="2">
<![CDATA[
.split:6 %and99_cast = zext i2 %add98

]]></Node>
<StgValue><ssdm name="and99_cast"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="2">
<![CDATA[
.split:7 %trunc_ln1_cast = zext i2 %trunc_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln1_cast"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:8 %mul75_cast = mul i18 %trunc_ln1_cast, i18 %empty_20

]]></Node>
<StgValue><ssdm name="mul75_cast"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:9 %y_4_cast = add i2 %trunc_ln80, i2 1

]]></Node>
<StgValue><ssdm name="y_4_cast"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="2">
<![CDATA[
.split:10 %y_4_cast_cast = zext i2 %y_4_cast

]]></Node>
<StgValue><ssdm name="y_4_cast_cast"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:11 %mul75_1_cast = mul i18 %y_4_cast_cast, i18 %empty_20

]]></Node>
<StgValue><ssdm name="mul75_1_cast"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:12 %add74_2 = xor i2 %trunc_ln80, i2 2

]]></Node>
<StgValue><ssdm name="add74_2"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="2">
<![CDATA[
.split:13 %add74_2_cast = zext i2 %add74_2

]]></Node>
<StgValue><ssdm name="add74_2_cast"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:14 %mul_ln83 = mul i18 %add74_2_cast, i18 %empty_20

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.split:15 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln132 = ret

]]></Node>
<StgValue><ssdm name="ret_ln132"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x_2 = phi i32 0, void %.split, i32 %x_6, void

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_2, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %icmp_ln83 = icmp_slt  i22 %tmp_2, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln83 = br i1 %icmp_ln83, void, void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln86"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %kn = phi i32 0, void, i32 %kn_9, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="kn"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln86 = icmp_slt  i32 %kn, i32 1536

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln86 = br i1 %icmp_ln86, void, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %icmp_ln99 = icmp_slt  i32 %kn, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %mul_ln102_1 = mul i32 %kn, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_1"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:13 %trunc_ln215 = trunc i32 %kn

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:14 %trunc_ln215_1 = trunc i32 %kn

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:15 %tmp_5_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:16 %add_ln215 = add i14 %tmp_5_cast, i14 %trunc_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:17 %zext_ln215 = zext i14 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18 %filter_V_addr_1 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="filter_V_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:22 %rhs = load i14 %filter_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29 %kn_1 = select i1 %icmp_ln99, i32 %kn, i32 1536

]]></Node>
<StgValue><ssdm name="kn_1"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %icmp_ln99_1 = icmp_slt  i32 %kn_1, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_1"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:37 %trunc_ln215_2 = trunc i32 %kn_1

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln215_3 = trunc i32 %kn_1

]]></Node>
<StgValue><ssdm name="trunc_ln215_3"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:39 %tmp_6_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:40 %add_ln215_1 = add i14 %tmp_6_cast, i14 %trunc_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:41 %add_ln215_2 = add i14 %add_ln215_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:54 %kn_2 = select i1 %icmp_ln99_1, i32 %kn_1, i32 1536

]]></Node>
<StgValue><ssdm name="kn_2"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:61 %trunc_ln215_4 = trunc i32 %kn_2

]]></Node>
<StgValue><ssdm name="trunc_ln215_4"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:62 %trunc_ln215_5 = trunc i32 %kn_2

]]></Node>
<StgValue><ssdm name="trunc_ln215_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="248" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %mul_ln102_1 = mul i32 %kn, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_1"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:9 %trunc_ln102 = trunc i32 %mul_ln102_1

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:22 %rhs = load i14 %filter_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %mul_ln102_2 = mul i32 %kn_1, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_2"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:42 %zext_ln215_1 = zext i14 %add_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43 %filter_V_addr_2 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="filter_V_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:47 %rhs_1 = load i14 %filter_V_addr_2

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55 %icmp_ln99_2 = icmp_slt  i32 %kn_2, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_2"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56 %mul_ln102_3 = mul i32 %kn_2, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_3"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:63 %tmp_7_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:64 %add_ln215_3 = add i14 %tmp_7_cast, i14 %trunc_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:65 %add_ln215_4 = add i14 %add_ln215_3, i14 2

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:78 %kn_3 = select i1 %icmp_ln99_2, i32 %kn_2, i32 1536

]]></Node>
<StgValue><ssdm name="kn_3"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79 %icmp_ln99_3 = icmp_slt  i32 %kn_3, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_3"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:85 %trunc_ln215_6 = trunc i32 %kn_3

]]></Node>
<StgValue><ssdm name="trunc_ln215_6"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:86 %trunc_ln215_7 = trunc i32 %kn_3

]]></Node>
<StgValue><ssdm name="trunc_ln215_7"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:87 %tmp_8_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_7, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:88 %add_ln215_5 = add i14 %tmp_8_cast, i14 %trunc_ln215_6

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:89 %add_ln215_6 = add i14 %add_ln215_5, i14 3

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:102 %kn_4 = select i1 %icmp_ln99_3, i32 %kn_3, i32 1536

]]></Node>
<StgValue><ssdm name="kn_4"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:110 %trunc_ln215_8 = trunc i32 %kn_4

]]></Node>
<StgValue><ssdm name="trunc_ln215_8"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:111 %trunc_ln215_9 = trunc i32 %kn_4

]]></Node>
<StgValue><ssdm name="trunc_ln215_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x_5 = phi i32 %x_2, void, i32 %x_9, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:1 %trunc_ln36 = trunc i32 %x_5

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %icmp_ln100 = icmp_slt  i32 %x_5, i32 %conv69

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:10 %add_ln102 = add i18 %mul75_cast, i18 %trunc_ln102

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:11 %add_ln102_1 = add i18 %add_ln102, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:12 %zext_ln102 = zext i18 %add_ln102_1

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19 %featureMap_V_addr_1 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:20 %lhs = load i18 %featureMap_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %mul_ln102_2 = mul i32 %kn_1, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_2"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:32 %trunc_ln102_1 = trunc i32 %mul_ln102_2

]]></Node>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:33 %add_ln102_2 = add i18 %mul75_cast, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln102_2"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:47 %rhs_1 = load i14 %filter_V_addr_2

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56 %mul_ln102_3 = mul i32 %kn_2, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_3"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:57 %trunc_ln102_2 = trunc i32 %mul_ln102_3

]]></Node>
<StgValue><ssdm name="trunc_ln102_2"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:66 %zext_ln215_2 = zext i14 %add_ln215_4

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:67 %filter_V_addr_3 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="filter_V_addr_3"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:71 %rhs_2 = load i14 %filter_V_addr_3

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80 %mul_ln102_4 = mul i32 %kn_3, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_4"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:103 %icmp_ln99_4 = icmp_slt  i32 %kn_4, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_4"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104 %mul_ln102_5 = mul i32 %kn_4, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_5"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:112 %tmp_9_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_9, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:113 %add_ln215_7 = add i14 %tmp_9_cast, i14 %trunc_ln215_8

]]></Node>
<StgValue><ssdm name="add_ln215_7"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:114 %add_ln215_8 = add i14 %add_ln215_7, i14 4

]]></Node>
<StgValue><ssdm name="add_ln215_8"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:127 %kn_5 = select i1 %icmp_ln99_4, i32 %kn_4, i32 1536

]]></Node>
<StgValue><ssdm name="kn_5"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128 %icmp_ln99_5 = icmp_slt  i32 %kn_5, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_5"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:134 %trunc_ln215_10 = trunc i32 %kn_5

]]></Node>
<StgValue><ssdm name="trunc_ln215_10"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:135 %trunc_ln215_11 = trunc i32 %kn_5

]]></Node>
<StgValue><ssdm name="trunc_ln215_11"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:136 %tmp_10_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_11, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:137 %add_ln215_9 = add i14 %tmp_10_cast, i14 %trunc_ln215_10

]]></Node>
<StgValue><ssdm name="add_ln215_9"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:138 %add_ln215_10 = add i14 %add_ln215_9, i14 5

]]></Node>
<StgValue><ssdm name="add_ln215_10"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:151 %kn_6 = select i1 %icmp_ln99_5, i32 %kn_5, i32 1536

]]></Node>
<StgValue><ssdm name="kn_6"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:158 %trunc_ln215_12 = trunc i32 %kn_6

]]></Node>
<StgValue><ssdm name="trunc_ln215_12"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:159 %trunc_ln215_13 = trunc i32 %kn_6

]]></Node>
<StgValue><ssdm name="trunc_ln215_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="303" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:20 %lhs = load i18 %featureMap_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:21 %sext_ln215 = sext i4 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:23 %sext_ln215_1 = sext i4 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24 %ret = mul i8 %sext_ln215_1, i8 %sext_ln215

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:34 %add_ln102_3 = add i18 %trunc_ln102_1, i18 1

]]></Node>
<StgValue><ssdm name="add_ln102_3"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:35 %add_ln102_4 = add i18 %add_ln102_3, i18 %add_ln102_2

]]></Node>
<StgValue><ssdm name="add_ln102_4"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:36 %zext_ln102_1 = zext i18 %add_ln102_4

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44 %featureMap_V_addr_2 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:45 %lhs_1 = load i18 %featureMap_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:58 %add_ln102_5 = add i18 %trunc_ln102_2, i18 2

]]></Node>
<StgValue><ssdm name="add_ln102_5"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:59 %add_ln102_6 = add i18 %add_ln102_5, i18 %add_ln102_2

]]></Node>
<StgValue><ssdm name="add_ln102_6"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:60 %zext_ln102_2 = zext i18 %add_ln102_6

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:68 %featureMap_V_addr_3 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_2

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:69 %lhs_2 = load i18 %featureMap_V_addr_3

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:71 %rhs_2 = load i14 %filter_V_addr_3

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80 %mul_ln102_4 = mul i32 %kn_3, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_4"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:81 %trunc_ln102_3 = trunc i32 %mul_ln102_4

]]></Node>
<StgValue><ssdm name="trunc_ln102_3"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:90 %zext_ln215_3 = zext i14 %add_ln215_6

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91 %filter_V_addr_4 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="filter_V_addr_4"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:95 %rhs_3 = load i14 %filter_V_addr_4

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104 %mul_ln102_5 = mul i32 %kn_4, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_5"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:105 %trunc_ln102_4 = trunc i32 %mul_ln102_5

]]></Node>
<StgValue><ssdm name="trunc_ln102_4"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:106 %add_ln102_9 = add i18 %mul75_1_cast, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln102_9"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129 %mul_ln102_6 = mul i32 %kn_5, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_6"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:152 %icmp_ln99_6 = icmp_slt  i32 %kn_6, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_6"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:153 %mul_ln102_7 = mul i32 %kn_6, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_7"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:160 %tmp_11_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_13, i3 0

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:161 %add_ln215_11 = add i14 %tmp_11_cast, i14 %trunc_ln215_12

]]></Node>
<StgValue><ssdm name="add_ln215_11"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:162 %add_ln215_12 = add i14 %add_ln215_11, i14 6

]]></Node>
<StgValue><ssdm name="add_ln215_12"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:175 %kn_7 = select i1 %icmp_ln99_6, i32 %kn_6, i32 1536

]]></Node>
<StgValue><ssdm name="kn_7"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:176 %icmp_ln99_7 = icmp_slt  i32 %kn_7, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_7"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:183 %trunc_ln215_14 = trunc i32 %kn_7

]]></Node>
<StgValue><ssdm name="trunc_ln215_14"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:184 %trunc_ln215_15 = trunc i32 %kn_7

]]></Node>
<StgValue><ssdm name="trunc_ln215_15"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv:185 %tmp_12_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_15, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:186 %add_ln215_13 = add i14 %tmp_12_cast, i14 %trunc_ln215_14

]]></Node>
<StgValue><ssdm name="add_ln215_13"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:187 %add_ln215_14 = add i14 %add_ln215_13, i14 7

]]></Node>
<StgValue><ssdm name="add_ln215_14"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:200 %kn_8 = select i1 %icmp_ln99_7, i32 %kn_7, i32 1536

]]></Node>
<StgValue><ssdm name="kn_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="340" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24 %ret = mul i8 %sext_ln215_1, i8 %sext_ln215

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:45 %lhs_1 = load i18 %featureMap_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:46 %sext_ln215_2 = sext i4 %lhs_1

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:48 %sext_ln215_3 = sext i4 %rhs_1

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:49 %ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:69 %lhs_2 = load i18 %featureMap_V_addr_3

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:82 %add_ln102_7 = add i18 %mul75_1_cast, i18 %trunc_ln102_3

]]></Node>
<StgValue><ssdm name="add_ln102_7"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:83 %add_ln102_8 = add i18 %add_ln102_7, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln102_8"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:84 %zext_ln102_3 = zext i18 %add_ln102_8

]]></Node>
<StgValue><ssdm name="zext_ln102_3"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:92 %featureMap_V_addr_4 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_3

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_4"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:93 %lhs_3 = load i18 %featureMap_V_addr_4

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:95 %rhs_3 = load i14 %filter_V_addr_4

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:107 %add_ln102_10 = add i18 %trunc_ln102_4, i18 1

]]></Node>
<StgValue><ssdm name="add_ln102_10"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:108 %add_ln102_11 = add i18 %add_ln102_10, i18 %add_ln102_9

]]></Node>
<StgValue><ssdm name="add_ln102_11"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:109 %zext_ln102_4 = zext i18 %add_ln102_11

]]></Node>
<StgValue><ssdm name="zext_ln102_4"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:115 %zext_ln215_4 = zext i14 %add_ln215_8

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:116 %filter_V_addr_5 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="filter_V_addr_5"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:117 %featureMap_V_addr_5 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_5"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:118 %lhs_4 = load i18 %featureMap_V_addr_5

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:120 %rhs_4 = load i14 %filter_V_addr_5

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129 %mul_ln102_6 = mul i32 %kn_5, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_6"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:130 %trunc_ln102_5 = trunc i32 %mul_ln102_6

]]></Node>
<StgValue><ssdm name="trunc_ln102_5"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:153 %mul_ln102_7 = mul i32 %kn_6, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_7"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:154 %trunc_ln102_6 = trunc i32 %mul_ln102_7

]]></Node>
<StgValue><ssdm name="trunc_ln102_6"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:177 %mul_ln102_8 = mul i32 %kn_7, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_8"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:201 %icmp_ln99_8 = icmp_slt  i32 %kn_8, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln99_8"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:202 %br_ln99 = br i1 %icmp_ln99_8, void %_ifconv.._crit_edge31_crit_edge, void %_ifconv64

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.._crit_edge31_crit_edge:1 %br_ln99 = br void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv64:20 %icmp_ln105 = icmp_slt  i32 %x_5, i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv64:21 %br_ln105 = br i1 %icmp_ln105, void %_ifconv64.._crit_edge33_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln106 = br i1 %cmp92, void %._crit_edge34, void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %mul_ln109 = mul i32 %kn_8, i32 %mapSizeY_read

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge34:0 %br_ln112 = br i1 %icmp_ln100, void %._crit_edge34.._crit_edge33_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33:0 %icmp_ln122 = icmp_slt  i32 %x_5, i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge33:1 %xor_ln122 = xor i1 %icmp_ln122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33:2 %x_8 = select i1 %xor_ln122, i32 1024, i32 %x_5

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33:3 %add_ln126 = add i32 %kn_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge33:4 %br_ln126 = br void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0 %accum_V_load = load i8 %accum_V

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:7 %accum_V_1 = select i1 %icmp_ln100, i8 %conv_i38, i8 %accum_V_load

]]></Node>
<StgValue><ssdm name="accum_V_1"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24 %ret = mul i8 %sext_ln215_1, i8 %sext_ln215

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25 %accum_V_2 = add i8 %ret, i8 %accum_V_1

]]></Node>
<StgValue><ssdm name="accum_V_2"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:49 %ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:70 %sext_ln215_4 = sext i4 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:72 %sext_ln215_5 = sext i4 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:73 %ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:93 %lhs_3 = load i18 %featureMap_V_addr_4

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:118 %lhs_4 = load i18 %featureMap_V_addr_5

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:120 %rhs_4 = load i14 %filter_V_addr_5

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:131 %add_ln102_12 = add i18 %trunc_ln102_5, i18 2

]]></Node>
<StgValue><ssdm name="add_ln102_12"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:132 %add_ln102_13 = add i18 %add_ln102_12, i18 %add_ln102_9

]]></Node>
<StgValue><ssdm name="add_ln102_13"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:133 %zext_ln102_5 = zext i18 %add_ln102_13

]]></Node>
<StgValue><ssdm name="zext_ln102_5"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:139 %zext_ln215_5 = zext i14 %add_ln215_10

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:140 %filter_V_addr_6 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="filter_V_addr_6"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:141 %featureMap_V_addr_6 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_5

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_6"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:142 %lhs_5 = load i18 %featureMap_V_addr_6

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:144 %rhs_5 = load i14 %filter_V_addr_6

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:155 %add_ln102_14 = add i18 %mul_ln83, i18 %trunc_ln102_6

]]></Node>
<StgValue><ssdm name="add_ln102_14"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:156 %add_ln102_15 = add i18 %add_ln102_14, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln102_15"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:157 %zext_ln102_6 = zext i18 %add_ln102_15

]]></Node>
<StgValue><ssdm name="zext_ln102_6"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:165 %featureMap_V_addr_7 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_6

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_7"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:166 %lhs_6 = load i18 %featureMap_V_addr_7

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:177 %mul_ln102_8 = mul i32 %kn_7, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_8"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:178 %trunc_ln102_7 = trunc i32 %mul_ln102_8

]]></Node>
<StgValue><ssdm name="trunc_ln102_7"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:179 %add_ln102_16 = add i18 %mul_ln83, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln102_16"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv64:0 %mul_ln102_9 = mul i32 %kn_8, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_9"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="32">
<![CDATA[
_ifconv64:5 %trunc_ln215_16 = trunc i32 %kn_8

]]></Node>
<StgValue><ssdm name="trunc_ln215_16"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="32">
<![CDATA[
_ifconv64:6 %trunc_ln215_17 = trunc i32 %kn_8

]]></Node>
<StgValue><ssdm name="trunc_ln215_17"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ifconv64:7 %tmp_13_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_17, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv64:8 %add_ln215_15 = add i14 %tmp_13_cast, i14 %trunc_ln215_16

]]></Node>
<StgValue><ssdm name="add_ln215_15"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv64:9 %add_ln215_16 = add i14 %add_ln215_15, i14 8

]]></Node>
<StgValue><ssdm name="add_ln215_16"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %mul_ln109 = mul i32 %kn_8, i32 %mapSizeY_read

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="32">
<![CDATA[
:4 %empty_23 = trunc i32 %mul_ln109

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge31:0 %x_9 = phi i32 %x_8, void %._crit_edge33, i32 %x_5, void %_ifconv.._crit_edge31_crit_edge

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge31:1 %kn_9 = phi i32 %add_ln126, void %._crit_edge33, i32 1537, void %_ifconv.._crit_edge31_crit_edge

]]></Node>
<StgValue><ssdm name="kn_9"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31:2 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="416" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25 %accum_V_2 = add i8 %ret, i8 %accum_V_1

]]></Node>
<StgValue><ssdm name="accum_V_2"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln100 = and i1 %icmp_ln99, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:27 %accum_V_3 = select i1 %and_ln100, i8 %accum_V_2, i8 %accum_V_load

]]></Node>
<StgValue><ssdm name="accum_V_3"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:28 %accum_V_4 = select i1 %icmp_ln99, i8 %accum_V_3, i8 %accum_V_load

]]></Node>
<StgValue><ssdm name="accum_V_4"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:49 %ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50 %accum_V_5 = add i8 %ret_1, i8 %accum_V_4

]]></Node>
<StgValue><ssdm name="accum_V_5"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:73 %ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:94 %sext_ln215_6 = sext i4 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:96 %sext_ln215_7 = sext i4 %rhs_3

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:97 %ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:142 %lhs_5 = load i18 %featureMap_V_addr_6

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:144 %rhs_5 = load i14 %filter_V_addr_6

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:163 %zext_ln215_6 = zext i14 %add_ln215_12

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:164 %filter_V_addr_7 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="filter_V_addr_7"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:166 %lhs_6 = load i18 %featureMap_V_addr_7

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:168 %rhs_6 = load i14 %filter_V_addr_7

]]></Node>
<StgValue><ssdm name="rhs_6"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:180 %add_ln102_17 = add i18 %trunc_ln102_7, i18 1

]]></Node>
<StgValue><ssdm name="add_ln102_17"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:181 %add_ln102_18 = add i18 %add_ln102_17, i18 %add_ln102_16

]]></Node>
<StgValue><ssdm name="add_ln102_18"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:182 %zext_ln102_7 = zext i18 %add_ln102_18

]]></Node>
<StgValue><ssdm name="zext_ln102_7"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:190 %featureMap_V_addr_8 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_7

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_8"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:191 %lhs_7 = load i18 %featureMap_V_addr_8

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv64:0 %mul_ln102_9 = mul i32 %kn_8, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_9"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="32">
<![CDATA[
_ifconv64:1 %trunc_ln102_8 = trunc i32 %mul_ln102_9

]]></Node>
<StgValue><ssdm name="trunc_ln102_8"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5 %tmp20 = add i18 %empty_23, i18 %and99_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %tmp21_cast = mul i18 %tmp20, i18 %empty_20

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="441" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50 %accum_V_5 = add i8 %ret_1, i8 %accum_V_4

]]></Node>
<StgValue><ssdm name="accum_V_5"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51 %and_ln101 = and i1 %icmp_ln99_1, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:52 %accum_V_6 = select i1 %and_ln101, i8 %accum_V_5, i8 %accum_V_4

]]></Node>
<StgValue><ssdm name="accum_V_6"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:53 %accum_V_7 = select i1 %icmp_ln99_1, i8 %accum_V_6, i8 %accum_V_4

]]></Node>
<StgValue><ssdm name="accum_V_7"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:73 %ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:74 %accum_V_8 = add i8 %ret_2, i8 %accum_V_7

]]></Node>
<StgValue><ssdm name="accum_V_8"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:97 %ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:119 %sext_ln215_8 = sext i4 %lhs_4

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:121 %sext_ln215_9 = sext i4 %rhs_4

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:122 %ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:168 %rhs_6 = load i14 %filter_V_addr_7

]]></Node>
<StgValue><ssdm name="rhs_6"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:188 %zext_ln215_7 = zext i14 %add_ln215_14

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:189 %filter_V_addr_8 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="filter_V_addr_8"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="18">
<![CDATA[
_ifconv:191 %lhs_7 = load i18 %featureMap_V_addr_8

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:193 %rhs_7 = load i14 %filter_V_addr_8

]]></Node>
<StgValue><ssdm name="rhs_7"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv64:2 %add_ln102_19 = add i18 %trunc_ln102_8, i18 2

]]></Node>
<StgValue><ssdm name="add_ln102_19"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv64:3 %add_ln102_20 = add i18 %add_ln102_19, i18 %add_ln102_16

]]></Node>
<StgValue><ssdm name="add_ln102_20"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="18">
<![CDATA[
_ifconv64:4 %zext_ln102_8 = zext i18 %add_ln102_20

]]></Node>
<StgValue><ssdm name="zext_ln102_8"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv64:12 %featureMap_V_addr_9 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_8

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_9"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="18">
<![CDATA[
_ifconv64:13 %lhs_8 = load i18 %featureMap_V_addr_9

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %tmp21_cast = mul i18 %tmp20, i18 %empty_20

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="462" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:74 %accum_V_8 = add i8 %ret_2, i8 %accum_V_7

]]></Node>
<StgValue><ssdm name="accum_V_8"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75 %and_ln101_1 = and i1 %icmp_ln99_2, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101_1"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:76 %accum_V_9 = select i1 %and_ln101_1, i8 %accum_V_8, i8 %accum_V_7

]]></Node>
<StgValue><ssdm name="accum_V_9"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:77 %accum_V_10 = select i1 %icmp_ln99_2, i8 %accum_V_9, i8 %accum_V_7

]]></Node>
<StgValue><ssdm name="accum_V_10"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:97 %ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:98 %accum_V_11 = add i8 %ret_3, i8 %accum_V_10

]]></Node>
<StgValue><ssdm name="accum_V_11"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:122 %ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:143 %sext_ln215_10 = sext i4 %lhs_5

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:145 %sext_ln215_11 = sext i4 %rhs_5

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:146 %ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="14">
<![CDATA[
_ifconv:193 %rhs_7 = load i14 %filter_V_addr_8

]]></Node>
<StgValue><ssdm name="rhs_7"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="14">
<![CDATA[
_ifconv64:10 %zext_ln215_8 = zext i14 %add_ln215_16

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv64:11 %filter_V_addr_9 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="filter_V_addr_9"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="18">
<![CDATA[
_ifconv64:13 %lhs_8 = load i18 %featureMap_V_addr_9

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="14">
<![CDATA[
_ifconv64:15 %rhs_8 = load i14 %filter_V_addr_9

]]></Node>
<StgValue><ssdm name="rhs_8"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %empty_22 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="41">
<![CDATA[
:1 %tmp_data_V_3 = extractvalue i41 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="32">
<![CDATA[
:2 %trunc_ln69_2 = trunc i32 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %tmp21_cast = mul i18 %tmp20, i18 %empty_20

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7 %add_ln109 = add i18 %tmp21_cast, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="482" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:98 %accum_V_11 = add i8 %ret_3, i8 %accum_V_10

]]></Node>
<StgValue><ssdm name="accum_V_11"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99 %and_ln101_2 = and i1 %icmp_ln99_3, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101_2"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:100 %accum_V_12 = select i1 %and_ln101_2, i8 %accum_V_11, i8 %accum_V_10

]]></Node>
<StgValue><ssdm name="accum_V_12"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:101 %accum_V_13 = select i1 %icmp_ln99_3, i8 %accum_V_12, i8 %accum_V_10

]]></Node>
<StgValue><ssdm name="accum_V_13"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:122 %ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:123 %accum_V_14 = add i8 %ret_4, i8 %accum_V_13

]]></Node>
<StgValue><ssdm name="accum_V_14"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:146 %ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:167 %sext_ln215_12 = sext i4 %lhs_6

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:169 %sext_ln215_13 = sext i4 %rhs_6

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:170 %ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="14">
<![CDATA[
_ifconv64:15 %rhs_8 = load i14 %filter_V_addr_9

]]></Node>
<StgValue><ssdm name="rhs_8"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7 %add_ln109 = add i18 %tmp21_cast, i18 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="18">
<![CDATA[
:8 %zext_ln109 = zext i18 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %featureMap_V_addr_10 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_10"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="4" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10 %store_ln109 = store i4 %trunc_ln69_2, i18 %featureMap_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="cmp92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln110 = br void %._crit_edge34

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="498" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:123 %accum_V_14 = add i8 %ret_4, i8 %accum_V_13

]]></Node>
<StgValue><ssdm name="accum_V_14"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124 %and_ln101_3 = and i1 %icmp_ln99_4, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101_3"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:125 %accum_V_15 = select i1 %and_ln101_3, i8 %accum_V_14, i8 %accum_V_13

]]></Node>
<StgValue><ssdm name="accum_V_15"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:126 %accum_V_16 = select i1 %icmp_ln99_4, i8 %accum_V_15, i8 %accum_V_13

]]></Node>
<StgValue><ssdm name="accum_V_16"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:146 %ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:147 %accum_V_17 = add i8 %ret_5, i8 %accum_V_16

]]></Node>
<StgValue><ssdm name="accum_V_17"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:170 %ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:192 %sext_ln215_14 = sext i4 %lhs_7

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:194 %sext_ln215_15 = sext i4 %rhs_7

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:195 %ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="508" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:147 %accum_V_17 = add i8 %ret_5, i8 %accum_V_16

]]></Node>
<StgValue><ssdm name="accum_V_17"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148 %and_ln101_4 = and i1 %icmp_ln99_5, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101_4"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:149 %accum_V_18 = select i1 %and_ln101_4, i8 %accum_V_17, i8 %accum_V_16

]]></Node>
<StgValue><ssdm name="accum_V_18"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:150 %accum_V_19 = select i1 %icmp_ln99_5, i8 %accum_V_18, i8 %accum_V_16

]]></Node>
<StgValue><ssdm name="accum_V_19"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:170 %ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:171 %accum_V_20 = add i8 %ret_6, i8 %accum_V_19

]]></Node>
<StgValue><ssdm name="accum_V_20"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:195 %ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="4">
<![CDATA[
_ifconv64:14 %sext_ln215_16 = sext i4 %lhs_8

]]></Node>
<StgValue><ssdm name="sext_ln215_16"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="4">
<![CDATA[
_ifconv64:16 %sext_ln215_17 = sext i4 %rhs_8

]]></Node>
<StgValue><ssdm name="sext_ln215_17"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv64:17 %ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="518" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:171 %accum_V_20 = add i8 %ret_6, i8 %accum_V_19

]]></Node>
<StgValue><ssdm name="accum_V_20"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172 %and_ln101_5 = and i1 %icmp_ln99_6, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101_5"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:173 %accum_V_21 = select i1 %and_ln101_5, i8 %accum_V_20, i8 %accum_V_19

]]></Node>
<StgValue><ssdm name="accum_V_21"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:174 %accum_V_22 = select i1 %icmp_ln99_6, i8 %accum_V_21, i8 %accum_V_19

]]></Node>
<StgValue><ssdm name="accum_V_22"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:195 %ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:196 %accum_V_23 = add i8 %ret_7, i8 %accum_V_22

]]></Node>
<StgValue><ssdm name="accum_V_23"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv64:17 %ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2 %specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:3 %speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln89"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:4 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:196 %accum_V_23 = add i8 %ret_7, i8 %accum_V_22

]]></Node>
<StgValue><ssdm name="accum_V_23"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:197 %and_ln101_6 = and i1 %icmp_ln99_7, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln101_6"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:198 %accum_V_24 = select i1 %and_ln101_6, i8 %accum_V_23, i8 %accum_V_22

]]></Node>
<StgValue><ssdm name="accum_V_24"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:199 %accum_V_25 = select i1 %icmp_ln99_7, i8 %accum_V_24, i8 %accum_V_22

]]></Node>
<StgValue><ssdm name="accum_V_25"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln99_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ifconv.._crit_edge31_crit_edge:0 %store_ln99 = store i8 %accum_V_25, i8 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv64:17 %ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv64:18 %accum_V_26 = add i8 %ret_8, i8 %accum_V_25

]]></Node>
<StgValue><ssdm name="accum_V_26"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="535" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv64:18 %accum_V_26 = add i8 %ret_8, i8 %accum_V_25

]]></Node>
<StgValue><ssdm name="accum_V_26"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv64:19 %accum_V_27 = select i1 %icmp_ln100, i8 %accum_V_26, i8 %accum_V_25

]]></Node>
<StgValue><ssdm name="accum_V_27"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ifconv64.._crit_edge33_crit_edge:0 %store_ln105 = store i8 %accum_V_27, i8 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
_ifconv64.._crit_edge33_crit_edge:1 %br_ln105 = br void %._crit_edge33

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge34.._crit_edge33_crit_edge:0 %store_ln112 = store i8 %accum_V_27, i8 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge34.._crit_edge33_crit_edge:1 %br_ln112 = br void %._crit_edge33

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %accum_V_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln113 = and i1 %tmp_4, i1 %relu_read

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %accum_V_29 = select i1 %and_ln113, i8 0, i8 %accum_V_27

]]></Node>
<StgValue><ssdm name="accum_V_29"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="8">
<![CDATA[
:3 %sext_ln69 = sext i8 %accum_V_29

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5 %store_ln119 = store i8 %accum_V_29, i8 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="547" st_id="31" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_8" val="1"/>
<literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln119 = br void %._crit_edge33

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="549" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_6 = add i32 %x_5, i32 1

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
