/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  reg [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [19:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [26:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_2z[3] : in_data[74]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[180] : celloutsig_1_0z);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_15z = ~(_00_ | celloutsig_1_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_19z = ~(celloutsig_0_8z | celloutsig_0_17z[2]);
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_1_7z = ~celloutsig_1_3z;
  assign celloutsig_0_0z = ~((in_data[29] | in_data[13]) & (in_data[65] | in_data[13]));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | in_data[141]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z[5] | celloutsig_0_7z[0]) & (celloutsig_0_5z[2] | celloutsig_0_0z));
  assign celloutsig_0_26z = { celloutsig_0_2z[5:4], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_11z } + celloutsig_0_25z[4:0];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { in_data[128:125], celloutsig_1_4z };
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_1_8z[7:5], celloutsig_1_5z };
  assign { _02_[3:2], _00_, _02_[0] } = _17_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_5z[8:4];
  assign celloutsig_0_2z = in_data[48:43] / { 1'h1, in_data[25:21] };
  assign celloutsig_1_2z = { in_data[115:109], celloutsig_1_0z } == { in_data[135:131], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[138:134] >= in_data[169:165];
  assign celloutsig_1_14z = _01_[3:1] <= celloutsig_1_6z[7:5];
  assign celloutsig_0_11z = { celloutsig_0_7z[1:0], celloutsig_0_6z } <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_47z = ! celloutsig_0_22z[17:12];
  assign celloutsig_0_10z = ! { in_data[94:83], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_11z = { celloutsig_1_10z[14:8], celloutsig_1_5z, celloutsig_1_5z } < { celloutsig_1_10z[16:9], celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[127:118] % { 1'h1, in_data[146:142], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[107], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } % { 1'h1, celloutsig_1_6z[8:1], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_8z[12:7], celloutsig_1_8z } % { 1'h1, _01_[2:1], celloutsig_1_3z, _01_, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_6z } % { 1'h1, celloutsig_1_10z[16:1], _01_, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_17z[2:1], celloutsig_1_11z };
  assign celloutsig_0_25z = { in_data[17:13], celloutsig_0_14z, celloutsig_0_20z } % { 1'h1, celloutsig_0_2z };
  assign celloutsig_1_17z[2:1] = celloutsig_1_1z ? { celloutsig_1_14z, celloutsig_1_2z } : celloutsig_1_6z[1:0];
  assign celloutsig_0_1z = in_data[42] ? in_data[34:27] : { in_data[74:68], celloutsig_0_0z };
  assign celloutsig_0_17z = - celloutsig_0_2z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_8z[11:8], _02_[3:2], _00_, _02_[0] } !== { celloutsig_1_13z[7:1], celloutsig_1_14z };
  assign celloutsig_0_12z = in_data[43:40] !== celloutsig_0_1z[5:2];
  assign celloutsig_0_5z = in_data[57:48] << { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_6z[7], celloutsig_1_2z, celloutsig_1_1z, _01_ } << in_data[183:176];
  assign celloutsig_0_7z = { celloutsig_0_2z[5:4], celloutsig_0_6z } << celloutsig_0_5z[4:2];
  assign celloutsig_0_46z = { celloutsig_0_23z[2:0], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_12z } ^ { celloutsig_0_26z[4:1], celloutsig_0_15z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z } ^ celloutsig_0_2z[4:2];
  assign celloutsig_0_22z = { in_data[53:44], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z } ^ { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_15z } ^ _03_[3:0];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[6] & celloutsig_0_2z[2]) | celloutsig_0_1z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[1] & celloutsig_0_8z) | celloutsig_0_5z[9]);
  assign celloutsig_0_14z = ~((in_data[46] & in_data[26]) | celloutsig_0_11z);
  assign celloutsig_0_20z = ~((celloutsig_0_15z[0] & celloutsig_0_17z[2]) | celloutsig_0_7z[1]);
  assign _02_[1] = _00_;
  assign celloutsig_1_17z[0] = celloutsig_1_11z;
  assign { out_data[154:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
