{"vcs1":{"timestamp_begin":1747222050.265279769, "rt":8.19, "ut":8.34, "st":0.59}}
{"vcselab":{"timestamp_begin":1747222058.542609484, "rt":0.43, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1747222059.036910980, "rt":0.42, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747222049.633989421}
{"VCS_COMP_START_TIME": 1747222049.633989421}
{"VCS_COMP_END_TIME": 1747222059.602983256}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483028}}
{"vcselab": {"peak_mem": 183884}}
