
---------- Begin Simulation Statistics ----------
final_tick                               198623955500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 586451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730284                       # Number of bytes of host memory used
host_op_rate                                   995652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   188.56                       # Real time elapsed on the host
host_tick_rate                             1053387874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110579416                       # Number of instructions simulated
sim_ops                                     187737305                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198624                       # Number of seconds simulated
sim_ticks                                198623955500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           7776597                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                   110579416                       # Number of instructions committed
system.cpu.committedOps                     187737305                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24006.053972                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24006.053972                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   3182434563                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   3182434563                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       132568                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       132568                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     27137508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27137508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18021.735095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18021.735095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16893.023874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16893.023874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     27110570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27110570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    485469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    485469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        26938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    445080500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    445080500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26347                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      9597241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9597241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28960.481100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28960.481100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18539.548809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18539.548809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9574834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9574834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    648917500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    648917500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        22407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8045                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8045                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    266265000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    266265000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14362                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     36734749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36734749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22988.894518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22988.894518                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17473.912403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17473.912403                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     36685404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36685404                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1134387000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1134387000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001343                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001343                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        49345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          49345                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         8636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    711345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    711345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     36734749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36734749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22988.894518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22988.894518                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17473.912403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24006.053972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22471.418959                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     36685404                       # number of overall hits
system.cpu.dcache.overall_hits::total        36685404                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1134387000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1134387000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001343                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001343                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        49345                       # number of overall misses
system.cpu.dcache.overall_misses::total         49345                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         8636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    711345500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   3182434563                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3893780063                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       132568                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       173277                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     70765961                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       432798                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     71404157                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          202                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       2065341                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 172253                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            212.715369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         73642775                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   245.927684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   777.689441                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.240164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.759462                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          805                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            173277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          73642775                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.617125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36858681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             32159                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       130077                       # number of writebacks
system.cpu.dcache.writebacks::total            130077                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    27137508                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     9597241                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           929                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    159672100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159672100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18756.680022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18756.680022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17756.680022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17756.680022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    159602714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159602714                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1301451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1301451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        69386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         69386                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1232065000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1232065000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69386                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    159672100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159672100                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18756.680022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18756.680022                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17756.680022                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17756.680022                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    159602714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159602714                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1301451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1301451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        69386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          69386                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1232065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1232065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        69386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    159672100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159672100                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18756.680022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18756.680022                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17756.680022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17756.680022                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    159602714                       # number of overall hits
system.cpu.icache.overall_hits::total       159602714                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1301451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1301451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        69386                       # number of overall misses
system.cpu.icache.overall_misses::total         69386                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1232065000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1232065000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69386                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68874                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           2301.214942                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        319413586                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.425442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             69386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         319413586                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.425442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159672100                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68874                       # number of writebacks
system.cpu.icache.writebacks::total             68874                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   159672100                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1463                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        397247911                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               397247910.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             54232425                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            45345410                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      6805710                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               96307035                       # Number of float alu accesses
system.cpu.num_fp_insts                      96307035                       # number of float instructions
system.cpu.num_fp_register_reads            145839479                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            86555738                       # number of times the floating registers were written
system.cpu.num_func_calls                      485460                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             114944822                       # Number of integer alu accesses
system.cpu.num_int_insts                    114944822                       # number of integer instructions
system.cpu.num_int_register_reads           235929613                       # number of times the integer registers were read
system.cpu.num_int_register_writes           83749155                       # number of times the integer registers were written
system.cpu.num_load_insts                    26947468                       # Number of load instructions
system.cpu.num_mem_refs                      36536530                       # number of memory refs
system.cpu.num_store_insts                    9589062                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                956446      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                  84508954     45.01%     45.52% # Class of executed instruction
system.cpu.op_class::IntMult                  1071143      0.57%     46.09% # Class of executed instruction
system.cpu.op_class::IntDiv                      4095      0.00%     46.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                14896101      7.93%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                     544      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                    18362      0.01%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                 14216088      7.57%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1105818      0.59%     62.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                 3935337      2.10%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMult                      36      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdShift                  23724      0.01%     64.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd            11540282      6.15%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              639425      0.34%     70.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             8692884      4.63%     75.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              155668      0.08%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            9306064      4.96%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt             129790      0.07%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::MemRead                 11391474      6.07%     86.61% # Class of executed instruction
system.cpu.op_class::MemWrite                 3995512      2.13%     88.73% # Class of executed instruction
system.cpu.op_class::FloatMemRead            15555994      8.29%     97.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5593550      2.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  187737305                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    198623955500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    82                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        69386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101647.604859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101647.604859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91647.604859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91647.604859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    443488500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    443488500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.062880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    399858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    399858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.062880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4363                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         14362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109773.369565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109773.369565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99773.369565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99773.369565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             13442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13442                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    100991500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     100991500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.064058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.064058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 920                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     91791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     91791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.064058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.064058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            920                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        26347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       132568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        158915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130951.595745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 83674.250850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85582.887863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 120951.595745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73674.250850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75582.887863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       110224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            135631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    123094500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   1869617461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1992711961                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.168547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        22344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    113694500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1646177461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1759871961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.168547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        22344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23284                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        68870                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68870                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68870                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68870                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       130077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       130077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130077                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            69386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       132568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               242663                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101647.604859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 120476.344086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 83674.250850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88815.485035                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91647.604859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 110476.344086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73674.250850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78815.485035                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                65023                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       110224                       # number of demand (read+write) hits
system.l2.demand_hits::total                   214096                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    443488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   1869617461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2537191961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.062880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.045690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.168547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117723                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        22344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28567                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    399858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    205486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1646177461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2251521961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.062880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.045690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.168547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        22344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28567                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           69386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       132568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              242663                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 101647.604859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 120476.344086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 83674.250850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88815.485035                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91647.604859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 110476.344086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73674.250850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78815.485035                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               65023                       # number of overall hits
system.l2.overall_hits::.cpu.data               38849                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       110224                       # number of overall hits
system.l2.overall_hits::total                  214096                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    443488500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   1869617461                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2537191961                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.062880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.045690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.168547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117723                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4363                       # number of overall misses
system.l2.overall_misses::.cpu.data              1860                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        22344                       # number of overall misses
system.l2.overall_misses::total                 28567                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    399858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    205486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1646177461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2251521961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.062880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.045690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.168547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        22344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28567                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                            860                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        21519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5841                       # Occupied blocks per task id
system.l2.tags.avg_refs                     16.934820                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3898783                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      3847.317763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1714.913601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 21301.444780                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.117411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.052335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.650069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.819814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         21563                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.658051                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     28567                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3898783                       # Number of tag accesses
system.l2.tags.tagsinuse                 26863.676144                       # Cycle average of tags in use
system.l2.tags.total_refs                      483777                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 658                       # number of writebacks
system.l2.writebacks::total                       658                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    6796370.93                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                37035.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples     22343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     18285.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         9.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1405832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1405832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1405832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            599323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      7199615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9204771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         212019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1405832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           599323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      7199615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9416790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         212019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               212019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    479.786228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.468512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.933840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          648     16.65%     16.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1093     28.08%     44.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          330      8.48%     53.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          248      6.37%     59.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          166      4.27%     63.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          106      2.72%     66.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           76      1.95%     68.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      2.03%     70.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1146     29.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3892                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1828160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1828288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   40704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                42112                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       279232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        279232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         279232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         119040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      1430016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1828288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        42112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           42112                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher        22344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50807.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     68833.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     31695.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       279232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       118976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher      1429952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1405832.439984813333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 599001.261960066040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 7199292.735865387134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    221672919                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    128029695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    708213227                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          658                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 7245417175.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        40704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 204929.963747499714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4767484501500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               59431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                599                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        22344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          658                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                658                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.350075012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     751.526316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.579290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3727.506642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           37     97.37%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   18821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     28567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28567                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       28567                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.87                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    24813                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  142825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  198623940500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1057915841                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    522322091                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.736842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.709584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     63.16%     63.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     36.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  658                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        658                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.47                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     490                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            334302720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 17657220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2930593440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            255.545748                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     71927500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     344240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 188245188500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3110409389                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     425448841                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6426741270                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             41483520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  9373650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1194411840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               105107940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         813783360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      45307620420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            50757507270                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         197782295409                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2980620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            201791400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 10174500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       871817280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            245.720109                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     38464500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     116220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 195103596000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1113165053                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     340657697                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1911852250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             20173440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5396490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       427465440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                98846160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         274744080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      46895052480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            48805899900                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         198128364553                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 339300                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        57994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        57994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1870400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1870400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1870400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38237039                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          150425852                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28567                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              27647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          658                       # Transaction distribution
system.membus.trans_dist::CleanEvict              202                       # Transaction distribution
system.membus.trans_dist::ReadExReq               920                       # Transaction distribution
system.membus.trans_dist::ReadExResp              920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27647                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       207646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       518807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                726453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8848640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19414656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28263296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198623955500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          488933300                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         104086984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         259916498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     42112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 243510     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243523                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       241127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       483790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                             860                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            228301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       130735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           42378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14362                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69386                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       158915                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
