```
`timescale 1 ns/ 1 ps
module Freq_tb (
);
    parameter       CLK_PERIOD = 20;
    parameter       RESET_HOLD = 40;
    reg                 clk;
    reg                 clk_tst;
    reg                 rst;
    wire    [27 : 0]    Freq;
    
    initial begin
        rst = 1;
        # (RESET_HOLD)
        rst = 0;
    end
    
    always begin
        clk = 0;
        #(CLK_PERIOD/2);
        clk = 1;
        #(CLK_PERIOD/2);
    end
    
    always begin
        clk_tst = 0;
        #(CLK_PERIOD/8);
        clk_tst = 1;
        #(CLK_PERIOD/8);
    end
    
    FreqTest Freq_tst(
        .clk        (clk       ),
        .clk_tst    (clk_tst   ),
        .rst        (rst       ),
        .Freq       (Freq      )
    );
    
endmodule
    
//输入信号50MHz,测量信号1M~200M

module FreqTest (
    input               clk,
    input               clk_tst,
    input               rst,
    output reg [27 : 0] Freq
);
reg     [25 : 0]    cnt;
reg     [27 : 0]    cntFreq = 0;
reg                 en;
always @(posedge clk) begin
    if (rst) begin
        cnt <= 26'd0;
    end
    else begin
        cnt <= cnt + 1'b1;
    end
end

always @(posedge clk) begin
    if (rst) begin
        en <= 1'b0;
        Freq <= 28'd0;
    end
    else if (cnt == 26'd0) begin
        en <= 1'b1;
        Freq <= Freq;
    end
    else if (cnt == 26'd50000000) begin     //1s 
        en <= 1'b0;
        Freq <= cntFreq;
    end
end

always @(posedge clk_tst) begin
    if (rst) cntFreq <= 28'd0;
    else if (en) cntFreq <= cntFreq + 1'b1;
    else cntFreq <= 28'd0;
end

endmodule


`timescale 1ns/1ps
////////////////////////////////////////////////////////////////////////////
//Design Name:
//Author:
//Description:
//
//Revision:
////////////////////////////////////////////////////////////////////////////
module traffic_light(
    input                   clk,
    input                   rst,
    input                   hold,
    output  reg [2 : 0]     light
);
parameter   Y1   =   4'b0001;
parameter   R    =   4'b0010;
parameter   Y2   =   4'b0100;
parameter   G    =   4'b1000;
reg [3 : 0] cs, ns;
reg [6 : 0] cnt;
always @(posedge clk) begin
    if (rst) begin
        cs <= Y1;
    end
    else begin
        cs <= ns;
    end
end

always @(*) begin
    if (rst) begin
        ns = Y1;
    end
    else begin
        case(cs)
            Y1 : begin
                if (cnt == 3) ns = R;
                else ns = Y1;
            end
            R  : begin
                if (cnt == 33) ns = Y2;
                else ns = R;
            end
            Y2 : begin
                if (cnt == 36) ns = G;
                else ns = Y2;
            end
            G  : begin
                if (cnt == 76 || hold == 1) ns = Y1;
                else ns = G;
            end
            default : ns = Y1;
        endcase
    end
end

always @(*) begin
    if (rst) begin
        light = 3'b001;
    end
    else begin
        case(cs) 
            Y1 : light = 3'b010;
            Y2 : light = 3'b010;
            R  : light = 3'b100;
            G  : light = 3'b001;
            default : light = 3'b010;
        endcase
    end
end

always @(posedge clk) begin
    if (rst) begin
        cnt <= 8'd0;
    end
    else if (cnt == 76) begin
        cnt <= 8'd0;
    end
    else if (hold == 1) begin
        cnt <= 8'd0;
    end
    else begin
        cnt <= cnt + 1'b1;
    end
end
endmodule


//序列检测器，检测1010010
//三段式状态机的极简写法
module xljc(
    input   clk,
    input   rst,
    input   seq,
    output  ans
);
parameter   S1 = 8'b00000001;
parameter   S2 = 8'b00000010;
parameter   S3 = 8'b00000100;
parameter   S4 = 8'b00001000;
parameter   S5 = 8'b00010000;
parameter   S6 = 8'b00100000;
parameter   S7 = 8'b01000000;
parameter   S8 = 8'b10000000;

reg [7 : 0] cs, ns;
always @(posedge clk) begin
    if (rst)
        cs <= S1;
    else
        cs <= ns;
end

always @(*) begin
    if (rst) 
        ns = S1;
    else begin
        case (cs)
            S1 : ns = (seq) ? S2 : S1; 
            S2 : ns = (seq) ? S2 : S3; 
            S3 : ns = (seq) ? S4 : S1; 
            S4 : ns = (seq) ? S2 : S5; 
            S5 : ns = (seq) ? S4 : S6; 
            S6 : ns = (seq) ? S7 : S1; 
            S7 : ns = (seq) ? S2 : S8; 
            S8 : ns = (seq) ? S2 : S1;
            default : ns = S1;
        endcase
    end
end

assign ans = (cs == S8 && seq == 1) ? 1 : 0;
endmodule
/*
按键消抖，滤除小于三个时钟周期的毛刺
*/
module debounce (
	input		clk,
	input		iSignal,
	output reg	oSignal
);
reg		[3 : 0] Signal_r;
always @(posedge clk) begin
	Signal_r <= {Signal_r[2 : 0], iSignal};
end

always @(posedge clk) begin
	if (Signal_r != 4'b1111 && Signal_r != 4'b0000) begin
		oSignal <= oSignal;
	end
	else begin
		oSignal <= Signal_r[3];
	end
end
endmodule
/*
时钟切换，还未看懂
*/
module clk_switch (
                rst_n          , //
                clka            , //
                clkb            , //
                sel_clkb      , //
                clk_o            //
                );

//assign clka_n = ~clka;
//assign clkb_n = ~clkb;

// part1
//always @ (posedge clka_n or negedge rst_n)
always @ (posedge clka or negedge rst_n)
begin
    if (!rst_n) begin
        sel_clka_d0 <= 1'b0;
        sel_clka_d1 <= 1'b0;
    end
    else begin
        sel_clka_d0 <= (~sel_clkb) & (~sel_clkb_dly3) ;
        sel_clka_d1 <= sel_clka_d0 ;
    end
end

// part2
//always @ (posedge clka_n or negedge rst_n)
always @ (posedge clka or negedge rst_n)
begin
    if (!rst_n) begin
        sel_clka_dly1 <= 1'b0;
        sel_clka_dly2 <= 1'b0;
        sel_clka_dly3 <= 1'b0;
    end
    else begin
        sel_clka_dly1 <= sel_clka_d1;
        sel_clka_dly2 <= sel_clka_dly1 ;
        sel_clka_dly3 <= sel_clka_dly2 ;
    end
end

// part3
//always @ (posedge clkb_n or negedge rst_n)
always @ (posedge clkb or negedge rst_n)
begin
    if (!rst_n) begin
        sel_clkb_d0 <= 1'b0;
        sel_clkb_d1 <= 1'b0;
    end
    else begin
        sel_clkb_d0 <= sel_clkb & (~sel_clka_dly3) ;
        sel_clkb_d1 <= sel_clkb_d0 ;
    end
end

// part4
//always @ (posedge clkb_n or negedge rst_n)
always @ (posedge clkb or negedge rst_n)
begin
    if (!rst_n) begin
        sel_clkb_dly1 <= 1'b0;
        sel_clkb_dly2 <= 1'b0;
        sel_clkb_dly3 <= 1'b0;
    end
    else begin
        sel_clkb_dly1 <= sel_clkb_d1   ;
        sel_clkb_dly2 <= sel_clkb_dly1 ;
        sel_clkb_dly3 <= sel_clkb_dly2 ;
    end
end

// part5
clk_gate_xxx clk_gate_a ( .CP(clka), .EN(sel_clka_dly1), .Q(clka_g)  .TE(1'b0) );
clk_gate_xxx clk_gate_b ( .CP(clkb), .EN(sel_clkb_dly1), .Q(clkb_g)  .TE(1'b0) );
//assign clka_g = clka & sel_clka_dly1 ;
//assign clkb_g = clkb & sel_clkb_dly1 ;
assign clk_o = clka_g | clkb_g ;

endmodule


`timescale 1ns/1ps
/*
刺时钟切换要点：
1. 复位后同步信号为0；
2. 时钟切换发生在低电平时
*/
module clock_gate(
    input   clk1,
    input   clk2,
    input   rst_n,
    input   select,
    output  clk
);

reg clk1_syn1, clk1_syn2;
reg clk2_syn1, clk2_syn2;
//同步器1
always @(posedge clk1 or negedge rst_n) begin
    if (!rst_n) begin
        clk1_syn1 <= 1'b0;
    end
    else begin
        clk1_syn1 <= select & (~clk2_syn2);  //保证同步器2输出不工作时同步器1才输出，这段时间内输出时钟保持低电平
    end
end
always @(negedge clk1 or negedge rst_n) begin   //第二级下降沿触发，保证在低电平切换时钟
    if (!rst_n) begin
        clk1_syn2 <= 1'b0;
    end
    else begin
        clk1_syn2 <= clk1_syn1;  //同步后的门控信号
    end
end
//同步器2
always @(posedge clk2 or negedge rst_n) begin
    if (!rst_n) begin
        clk2_syn1 <= 1'b0;
    end
    else begin
        clk2_syn1 <= (~select) & (~clk1_syn2);  //保证同步器1输出不工作时同步器2才输出，这段时间内输出时钟保持低电平
    end
end
always @(negedge clk2 or negedge rst_n) begin
    if (!rst_n) begin
        clk2_syn2 <= 1'b0;
    end
    else begin
        clk2_syn2 <= clk2_syn1;  //同步后的门控信号
    end
end
assign clk = (clk2_syn2 & clk2) | (clk1_syn2 & clk1);  //将同步后的门控信号与该信号控制的时钟相与输出
endmodule


module abs(
    input               clk,
    input               rst,
    input       [7 : 0] iData,
    output  reg [7 : 0] oData
);
always @(posedge clk) begin
    if (rst) begin
        oData <= 8'd0;
    end
    else if (iData[7]) begin
        oData <= 1 + (~iData);
    end
    else begin
        oData <= iData;
    end
end
endmodule

```
