Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Test_isim_beh.exe -prj C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/SignExtend.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/reg_file.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Reg_clk.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/PC.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Mux4to1.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Mux3to1.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Mux32.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/ipcore_dir/RAMemory.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/ipcore_dir/Memory.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/InstrReg.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/control.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/alu.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/MulticycleCPU.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Memory
Compiling module InstrReg
Compiling module Control
Compiling module ALUcontrol
Compiling module SignExtend
Compiling module REG_FILE
Compiling module Reg_clk
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module RAMemory
Compiling module Mux4to1
Compiling module Mux3to1
Compiling module Mux
Compiling module Mux(EM=4)
Compiling module MulticycleCPU
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 23 Verilog Units
Built simulation executable C:/Users/tkc/Desktop/MulticycleCPU/MulticycleCPU/Test_isim_beh.exe
Fuse Memory Usage: 31644 KB
Fuse CPU Usage: 607 ms
