LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY sixteen_bit_and IS
PORT(A, B : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
	RESULT : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END sixteen_bit_and;

ARCHITECTURE structure OF sixteen_bit_and IS
BEGIN
	RESULT(0) <= A(0) AND B(0);
	RESULT(1) <= A(1) AND B(1);
	RESULT(2) <= A(2) AND B(2);
	RESULT(3) <= A(3) AND B(3);
	RESULT(4) <= A(4) AND B(4);
	RESULT(5) <= A(5) AND B(5);
	RESULT(6) <= A(6) AND B(6);
	RESULT(7) <= A(7) AND B(7);
	RESULT(8) <= A(8) AND B(8);
	RESULT(9) <= A(9) AND B(9);
	RESULT(10) <= A(10) AND B(10);
	RESULT(11) <= A(11) AND B(11);
	RESULT(12) <= A(12) AND B(12);
	RESULT(13) <= A(13) AND B(13);
	RESULT(14) <= A(14) AND B(14);
	RESULT(15) <= A(15) AND B(15);

END structure;
