read -sv run_verilog_mid/adder_32b_18_71_e6c42fbb9f96ee52689acd7999323fe1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_71_e6c42fbb9f96ee52689acd7999323fe1_yosys.v
