0.6
2019.2
Nov  6 2019
21:57:16
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sim_1/new/testbench.sv,1747800086,systemVerilog,,,,RISC_V_CPU_tb,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ALU.sv,1747706039,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/ALU_Input_Mux.sv,,ALU,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Branch_Predictor.sv,1749104637,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Target_Unit.sv,,Branch_Predictor,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Controller.sv,1747639338,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Ex_Mem_reg.sv,,Controller,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Ex_Mem_reg.sv,1749035752,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Forwarding_Unit.sv,,Ex_Mem_reg,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Forwarding_Unit.sv,1748433357,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Hazard_Detection_Unit.sv,,Forwarding_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Hazard_Detection_Unit.sv,1748502377,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ID_Ex_reg.sv,,Hazard_Detection_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ID_Ex_reg.sv,1749106870,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/IF_ID_reg.sv,,ID_Ex_reg,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ID_Forwarding_Unit.sv,1747716838,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/IF_ID_reg.sv,,ID_Forwarding_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/IF_ID_reg.sv,1749037958,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Immediate_Generator.sv,,IF_ID_reg,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Immediate_Generator.sv,1747639387,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/JAL_Detection_Unit.sv,,Immediate_Generator,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Mem_Wr_reg.sv,1748587708,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/PC.sv,,Mem_Wr_reg,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/PC.sv,1747639396,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/PC_Mux.sv,,PC,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/RISC_V_CPU.sv,1747717357,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv,,RISC_V_CPU,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv,1748434970,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Unified_Memory.sv,,Register_File,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Unified_Memory.sv,1747828888,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Wr_Mux.sv,,Unified_Memory,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/ALU_Input_Mux.sv,1748587930,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Misprediction_Unit.sv,,ALU_Input_Mux,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Misprediction_Unit.sv,1748584480,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Branch_Predictor.sv,,Branch_Misprediction_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Target_Unit.sv,1747720009,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Controller.sv,,Branch_Target_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/ID_Forward_Mux.sv,1747719930,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ID_Forwarding_Unit.sv,,ID_Forward_Mux,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/JALR_Unit.sv,1747719856,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/JAL_Detection_Unit.sv,,JALR_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/JAL_Detection_Unit.sv,1748573828,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Mem_Wr_reg.sv,,JAL_BEQ_Detection_Unit,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/PC_Mux.sv,1749037717,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/RISC_V_CPU_Top.sv,,PC_Mux,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/RISC_V_CPU_Top.sv,1749037328,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv,,RISC_V_CPU_Top,,,,,,,,
D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Wr_Mux.sv,1747720094,systemVerilog,,D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sim_1/new/testbench.sv,,Wr_Mux,,,,,,,,
