;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; General Configuration Settings
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; set simulation accuracy switches here - Default is (2,2,2)
set_sim_eou sim=2 model=2 net=2

; change the unit used for inputs and outputs
set_sim_unit output time=1ns cap=1fF current=1mA length=1um

; set output format for the waveform output file - "fsdb" for CosmosScope
; without this command, nanosim will generate .out file
set_print_format for=fsdb

; set the specified node to vdd/gnd for the entire simulation
set_node_vdd VDD!


;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; User-specific Settings
; => modify the following lines as you need
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; print a node's voltage waveform to the output file
; also can access internal nodes
; e.g. print_node_v XI0.XI9.NET037

;inputs in top cell
print_node_v CLK
print_node_v WRITE_EN
print_node_v read_EN
print_node_v pre
print_node_v word_en_real
print_node_v read_en_real
print_node_v pre_real
print_node_v write_en_real


print_node_v col_0
print_node_v col_4

print_node_v WL_0
print_node_v WL_1
print_node_v WL_B_0
print_node_v WL_B_1
print_node_v WL_A_0
print_node_v WL_A_1

;outputs in top cell
print_node_v BIT_0
print_node_v BIT_1
print_node_v BIT_2
print_node_v BIT_3

print_node_v BIT_B_0
print_node_v BIT_B_1
print_node_v BIT_B_2
print_node_v BIT_B_3

;nodes in the sram cell
;print_node_v XI41.XI0.XI1.BIT_STORED
;print_node_v XI41.XI0.XI2.BIT_STORED
;print_node_v XI41.XI0.XI3.BIT_STORED
;print_node_v XI41.XI0.XI4.BIT_STORED
;print_node_v XI41.XI0.XI5.BIT_STORED
;print_node_v XI41.XI0.XI6.BIT_STORED
;print_node_v XI41.XI0.XI7.BIT_STORED
;print_node_v XI41.XI0.XI8.BIT_STORED
;print_node_v XI41.XI0.XI9.BIT_STORED
;print_node_v XI41.XI0.XI10.BIT_STORED
;print_node_v XI41.XI0.XI11.BIT_STORED
;print_node_v XI41.XI0.XI12.BIT_STORED
;print_node_v XI41.XI0.XI13.BIT_STORED
;print_node_v XI41.XI0.XI14.BIT_STORED
;print_node_v XI41.XI0.XI15.BIT_STORED
;print_node_v XI41.XI0.XI16.BIT_STORED
;print_node_v XI41.XI0.XI17.BIT_STORED
;print_node_v XI41.XI0.XI18.BIT_STORED
;print_node_v XI41.XI0.XI19.BIT_STORED
;print_node_v XI41.XI0.XI20.BIT_STORED
;print_node_v XI41.XI0.XI21.BIT_STORED
;print_node_v XI41.XI0.XI22.BIT_STORED
;print_node_v XI41.XI0.XI23.BIT_STORED
;print_node_v XI41.XI0.XI24.BIT_STORED
;print_node_v XI41.XI0.XI25.BIT_STORED
;print_node_v XI41.XI0.XI26.BIT_STORED
;print_node_v XI41.XI0.XI27.BIT_STORED
;print_node_v XI41.XI0.XI28.BIT_STORED
;print_node_v XI41.XI0.XI29.BIT_STORED
;print_node_v XI41.XI0.XI30.BIT_STORED
;print_node_v XI41.XI0.XI31.BIT_STORED
;print_node_v XI41.XI0.XI32.BIT_STORED

;print_node_v XI41.XI0.XI1.BIT_BAR_STORED
;print_node_v XI41.XI0.XI2.BIT_BAR_STORED
;print_node_v XI41.XI0.XI3.BIT_BAR_STORED
;print_node_v XI41.XI0.XI4.BIT_BAR_STORED
;print_node_v XI41.XI0.XI5.BIT_BAR_STORED
;print_node_v XI41.XI0.XI6.BIT_BAR_STORED
;print_node_v XI41.XI0.XI7.BIT_BAR_STORED
;print_node_v XI41.XI0.XI8.BIT_BAR_STORED
;print_node_v XI41.XI0.XI9.BIT_BAR_STORED
;print_node_v XI41.XI0.XI10.BIT_BAR_STORED
;print_node_v XI41.XI0.XI11.BIT_BAR_STORED
;print_node_v XI41.XI0.XI12.BIT_BAR_STORED
;print_node_v XI41.XI0.XI13.BIT_BAR_STORED
;print_node_v XI41.XI0.XI14.BIT_BAR_STORED
;print_node_v XI41.XI0.XI15.BIT_BAR_STORED
;print_node_v XI41.XI0.XI16.BIT_BAR_STORED
;print_node_v XI41.XI0.XI17.BIT_BAR_STORED
;print_node_v XI41.XI0.XI18.BIT_BAR_STORED
;print_node_v XI41.XI0.XI19.BIT_BAR_STORED
;print_node_v XI41.XI0.XI20.BIT_BAR_STORED
;print_node_v XI41.XI0.XI21.BIT_BAR_STORED
;print_node_v XI41.XI0.XI22.BIT_BAR_STORED
;print_node_v XI41.XI0.XI23.BIT_BAR_STORED
;print_node_v XI41.XI0.XI24.BIT_BAR_STORED
;print_node_v XI41.XI0.XI25.BIT_BAR_STORED
;print_node_v XI41.XI0.XI26.BIT_BAR_STORED
;print_node_v XI41.XI0.XI27.BIT_BAR_STORED
;print_node_v XI41.XI0.XI28.BIT_BAR_STORED
;print_node_v XI41.XI0.XI29.BIT_BAR_STORED
;print_node_v XI41.XI0.XI30.BIT_BAR_STORED
;print_node_v XI41.XI0.XI31.BIT_BAR_STORED
;print_node_v XI41.XI0.XI32.BIT_BAR_STORED

;nodes in the Sense amp

;print_node_v XI1.XI0.OUT
;print_node_v XI1.XI1.OUT
;print_node_v XI1.XI2.OUT
;print_node_v XI1.XI3.OUT
;print_node_v XI1.XI4.OUT
;print_node_v XI1.XI5.OUT
;print_node_v XI1.XI6.OUT
;print_node_v XI1.XI7.OUT
;print_node_v XI1.XI8.OUT
;print_node_v XI1.XI9.OUT
;print_node_v XI1.XI10.OUT
;print_node_v XI1.XI11.OUT
;print_node_v XI1.XI12.OUT
;print_node_v XI1.XI13.OUT
;print_node_v XI1.XI14.OUT
;print_node_v XI1.XI15.OUT
;print_node_v XI1.XI16.OUT
;print_node_v XI1.XI17.OUT
;print_node_v XI1.XI18.OUT
;print_node_v XI1.XI19.OUT
;print_node_v XI1.XI20.OUT
;print_node_v XI1.XI21.OUT
;print_node_v XI1.XI22.OUT
;print_node_v XI1.XI23.OUT
;print_node_v XI1.XI24.OUT
;print_node_v XI1.XI25.OUT
;print_node_v XI1.XI26.OUT
;print_node_v XI1.XI27.OUT
;print_node_v XI1.XI28.OUT
;print_node_v XI1.XI29.OUT
;print_node_v XI1.XI30.OUT
;print_node_v XI1.XI31.OUT


;print_node_v XI1.XI0.OUT_BAR
;print_node_v XI1.XI1.OUT_BAR
;print_node_v XI1.XI2.OUT_BAR
;print_node_v XI1.XI3.OUT_BAR
;print_node_v XI1.XI4.OUT_BAR
;print_node_v XI1.XI5.OUT_BAR
;print_node_v XI1.XI6.OUT_BAR
;print_node_v XI1.XI7.OUT_BAR
;print_node_v XI1.XI8.OUT_BAR
;print_node_v XI1.XI9.OUT_BAR
;print_node_v XI1.XI10.OUT_BAR
;print_node_v XI1.XI11.OUT_BAR
;print_node_v XI1.XI12.OUT_BAR
;print_node_v XI1.XI13.OUT_BAR
;print_node_v XI1.XI14.OUT_BAR
;print_node_v XI1.XI15.OUT_BAR
;print_node_v XI1.XI16.OUT_BAR
;print_node_v XI1.XI17.OUT_BAR
;print_node_v XI1.XI18.OUT_BAR
;print_node_v XI1.XI19.OUT_BAR
;print_node_v XI1.XI20.OUT_BAR
;print_node_v XI1.XI21.OUT_BAR
;print_node_v XI1.XI22.OUT_BAR
;print_node_v XI1.XI23.OUT_BAR
;print_node_v XI1.XI24.OUT_BAR
;print_node_v XI1.XI25.OUT_BAR
;print_node_v XI1.XI26.OUT_BAR
;print_node_v XI1.XI27.OUT_BAR
;print_node_v XI1.XI28.OUT_BAR
;print_node_v XI1.XI29.OUT_BAR
;print_node_v XI1.XI30.OUT_BAR
;print_node_v XI1.XI31.OUT_BAR

; print the logic values of specified nodes to the output file
print_node_logic *





; Report results from power analysis
report_node_powr
; Set things up, just like in the Nanosim User Guide from Synopsys
;tv_node_setup s* - clk rise 0.5n window=3n
;set_print_iwindow 10n 800n






; Perform power analysis of the VLSI system
;;;;;;;;;;report_block_powr pa_sram track_wasted=1 track_power=1 XISRAMCELL0
report_block_powr pa_sram track_wasted=1 track_power=1 *.*
;SRAM_CELL_G4





