head	1.4;
access;
symbols
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.3.0.22
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.3.0.20
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.18
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.16
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.14
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.12
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.10
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.8
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.4
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.2
	binutils-2_16-branchpoint:1.3
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.4
date	2010.06.29.04.28.19;	author amodra;	state dead;
branches;
next	1.3;

1.3
date	2005.02.07.16.00.09;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2004.11.18.16.20.11;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2004.11.08.13.17.42;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.4
log
@remove maxq-coff port
@
text
@#objdump:  -dw
#name: call operations

.*: +file format .*

Disassembly of section .text:
0+000 <foo>:
   0:	02 3d [ 	]*CALL  #02h
   2:	04 0b [ 	]*MOVE  PFX\[0\], #04h
   4:	28 3d [ 	]*CALL  #28h
0+6 <SmallCall>:
   6:	0d 8c [ 	]*RET 
   8:	0d ac [ 	]*RET C
   a:	0d 9c [ 	]*RET Z
   c:	0d dc [ 	]*RET NZ
   e:	0d cc [ 	]*RET S
  10:	8d 8c [ 	]*RETI 
  12:	8d ac [ 	]*RETI C
  14:	8d 9c [ 	]*RETI Z
  16:	8d dc [ 	]*RETI NZ
  18:	8d cc [ 	]*RETI S
  1a:	10 7d [ 	]*MOVE  LC\[1\], #10h
0+1c <LoopTop>:
  1c:	ff 3d [ 	]*CALL  #ffh
  1e:	fe 5d [ 	]*DJNZ  LC\[1\], #feh
  20:	10 7d [ 	]*MOVE  LC\[1\], #10h
0+22 <LoopTop1>:
  22:	ff 3d [ 	]*CALL  #ffh
	...
 424:	00 0b [ 	]*MOVE  PFX\[0\], #00h
 426:	1c 5d [ 	]*DJNZ  LC\[1\], #1ch
0+428 <LongCall>:
 428:	8d 8c [ 	]*RETI 
 42a:	8d ac [ 	]*RETI C
 42c:	8d 9c [ 	]*RETI Z
 42e:	8d dc [ 	]*RETI NZ
 430:	8d cc [ 	]*RETI S
	...
@


1.3
log
@Correct the relative jump calculation.
@
text
@@


1.2
log
@Enable bfd_assembler by default for the MAXQ port.
Adjust the testsuite expected disassemblies to take this into account.
@
text
@d8 1
a8 1
   0:	03 3d [ 	]*CALL  #03h
d24 2
a25 2
  1c:	00 3d [ 	]*CALL  #00h
  1e:	ff 5d [ 	]*DJNZ  LC\[1\], #ffh
d28 1
a28 1
  22:	00 3d [ 	]*CALL  #00h
@


1.1
log
@Add support fpr MAXQ processor
@
text
@d8 21
a28 19
   0:	02 3d [ 	]*CALL  #02h
   2:	00 0b [ 	]*MOVE  PFX\[0\], #00h

0+004 <SmallCall>:
   4:	0d 8c [ 	]*RET 
   6:	0d ac [ 	]*RET C
   8:	0d 9c [ 	]*RET Z
   a:	0d dc [ 	]*RET NZ
   c:	0d cc [ 	]*RET S
   e:	8d 8c [ 	]*RETI 
  10:	8d ac [ 	]*RETI C
  12:	8d 9c [ 	]*RETI Z
  14:	8d dc [ 	]*RETI NZ
  16:	8d cc [ 	]*RETI S
  18:	10 7d [ 	]*MOVE  LC\[1\], #10h
  1a:	00 3d [ 	]*CALL  #00h
  1c:	ff 5d [ 	]*DJNZ  LC\[1\], #ffh
  1e:	10 7d [ 	]*MOVE  LC\[1\], #10h
  20:	00 3d [ 	]*CALL  #00h
d30 8
a37 8
 422:	00 0b [ 	]*MOVE  PFX\[0\], #00h
 424:	1c 5d [ 	]*DJNZ  LC\[1\], #1ch

 426:	8d 8c [ 	]*RETI 
 428:	8d ac [ 	]*RETI C
 42a:	8d 9c [ 	]*RETI Z
 42c:	8d dc [ 	]*RETI NZ
 42e:	8d cc [ 	]*RETI S
@

