Analysis & Synthesis report for system_bus
Fri Jan 22 02:08:32 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |system_bus|slave_top:s3|slave_interface:SLAVE|state
  9. State Machine - |system_bus|slave_top:s2|slave_interface:SLAVE|state
 10. State Machine - |system_bus|slave_top:s1|slave_interface:SLAVE|state
 11. State Machine - |system_bus|master2:m2|master_interface:mi2|state
 12. State Machine - |system_bus|master2:m2|master2_core:mc2|state
 13. State Machine - |system_bus|master1:m1|master_interface:mi1|state
 14. State Machine - |system_bus|master1:m1|master1_core:mc1|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: master1:m1|master1_core:mc1
 20. Parameter Settings for User Entity Instance: master1:m1|master_interface:mi1
 21. Parameter Settings for User Entity Instance: master2:m2|master2_core:mc2
 22. Parameter Settings for User Entity Instance: master2:m2|master_interface:mi2
 23. Parameter Settings for User Entity Instance: slave_top:s1|slave_interface:SLAVE
 24. Parameter Settings for User Entity Instance: slave_top:s1|syncRAM:RAM_BASIC
 25. Parameter Settings for User Entity Instance: slave_top:s2|slave_interface:SLAVE
 26. Parameter Settings for User Entity Instance: slave_top:s2|syncRAM:RAM_BASIC
 27. Parameter Settings for User Entity Instance: slave_top:s3|slave_interface:SLAVE
 28. Parameter Settings for User Entity Instance: slave_top:s3|syncRAM:RAM_BASIC
 29. Port Connectivity Checks: "slave_top:s3"
 30. Port Connectivity Checks: "slave_top:s2"
 31. Port Connectivity Checks: "slave_top:s1"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 22 02:08:32 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; system_bus                                  ;
; Top-level Entity Name              ; system_bus                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; system_bus         ; system_bus         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; syncRAM.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/syncRAM.v          ;         ;
; slave_top.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_top.v        ;         ;
; slave_interface.v                ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v  ;         ;
; system_bus.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v       ;         ;
; master_interface.v               ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master_interface.v ;         ;
; master1_core.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v     ;         ;
; master1.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1.v          ;         ;
; arbiter.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/arbiter.v          ;         ;
; master2.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2.v          ;         ;
; master2_core.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |system_bus                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |system_bus         ; system_bus  ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|slave_top:s3|slave_interface:SLAVE|state                                                                                                                                                        ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+
; Name                        ; state.SPLIT ; state.SEND_RESPONSE_DATA ; state.SEND_DATA ; state.GET_DATA ; state.SEND_RESPONSE_ADDRESS ; state.GET_ADDR ; state.AWATING_GRANT ; state.START_BIT ; state.WAIT_BEFORE_GET_DATA ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+
; state.START_BIT             ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 0               ; 0                          ;
; state.AWATING_GRANT         ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 1                   ; 1               ; 0                          ;
; state.GET_ADDR              ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 1              ; 0                   ; 1               ; 0                          ;
; state.SEND_RESPONSE_ADDRESS ; 0           ; 0                        ; 0               ; 0              ; 1                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.GET_DATA              ; 0           ; 0                        ; 0               ; 1              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SEND_DATA             ; 0           ; 0                        ; 1               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SEND_RESPONSE_DATA    ; 0           ; 1                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SPLIT                 ; 1           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.WAIT_BEFORE_GET_DATA  ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 1                          ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|slave_top:s2|slave_interface:SLAVE|state                                                                                                                                                        ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+
; Name                        ; state.SPLIT ; state.SEND_RESPONSE_DATA ; state.SEND_DATA ; state.GET_DATA ; state.SEND_RESPONSE_ADDRESS ; state.GET_ADDR ; state.AWATING_GRANT ; state.START_BIT ; state.WAIT_BEFORE_GET_DATA ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+
; state.START_BIT             ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 0               ; 0                          ;
; state.AWATING_GRANT         ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 1                   ; 1               ; 0                          ;
; state.GET_ADDR              ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 1              ; 0                   ; 1               ; 0                          ;
; state.SEND_RESPONSE_ADDRESS ; 0           ; 0                        ; 0               ; 0              ; 1                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.GET_DATA              ; 0           ; 0                        ; 0               ; 1              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SEND_DATA             ; 0           ; 0                        ; 1               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SEND_RESPONSE_DATA    ; 0           ; 1                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SPLIT                 ; 1           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.WAIT_BEFORE_GET_DATA  ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 1                          ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|slave_top:s1|slave_interface:SLAVE|state                                                                                                                                                        ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+
; Name                        ; state.SPLIT ; state.SEND_RESPONSE_DATA ; state.SEND_DATA ; state.GET_DATA ; state.SEND_RESPONSE_ADDRESS ; state.GET_ADDR ; state.AWATING_GRANT ; state.START_BIT ; state.WAIT_BEFORE_GET_DATA ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+
; state.START_BIT             ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 0               ; 0                          ;
; state.AWATING_GRANT         ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 1                   ; 1               ; 0                          ;
; state.GET_ADDR              ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 1              ; 0                   ; 1               ; 0                          ;
; state.SEND_RESPONSE_ADDRESS ; 0           ; 0                        ; 0               ; 0              ; 1                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.GET_DATA              ; 0           ; 0                        ; 0               ; 1              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SEND_DATA             ; 0           ; 0                        ; 1               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SEND_RESPONSE_DATA    ; 0           ; 1                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.SPLIT                 ; 1           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 0                          ;
; state.WAIT_BEFORE_GET_DATA  ; 0           ; 0                        ; 0               ; 0              ; 0                           ; 0              ; 0                   ; 1               ; 1                          ;
+-----------------------------+-------------+--------------------------+-----------------+----------------+-----------------------------+----------------+---------------------+-----------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|master2:m2|master_interface:mi2|state                                                                                                                        ;
+----------------------+------------------+----------------------+-------------+-----------------+----------------+-------------------+-------------------+------------+-------------------+
; Name                 ; state.CHECK_NEXT ; state.WAIT_FOR_SPLIT ; state.SPLIT ; state.WRITEDATA ; state.READDATA ; state.SENDADDRESS ; state.REQUEST_BUS ; state.IDLE ; state.CHECK_NEXT2 ;
+----------------------+------------------+----------------------+-------------+-----------------+----------------+-------------------+-------------------+------------+-------------------+
; state.IDLE           ; 0                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 0          ; 0                 ;
; state.REQUEST_BUS    ; 0                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 1                 ; 1          ; 0                 ;
; state.SENDADDRESS    ; 0                ; 0                    ; 0           ; 0               ; 0              ; 1                 ; 0                 ; 1          ; 0                 ;
; state.READDATA       ; 0                ; 0                    ; 0           ; 0               ; 1              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.WRITEDATA      ; 0                ; 0                    ; 0           ; 1               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.SPLIT          ; 0                ; 0                    ; 1           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.WAIT_FOR_SPLIT ; 0                ; 1                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.CHECK_NEXT     ; 1                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.CHECK_NEXT2    ; 0                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 1                 ;
+----------------------+------------------+----------------------+-------------+-----------------+----------------+-------------------+-------------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|master2:m2|master2_core:mc2|state                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------+----------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+-------------+---------------------+---------------------+--------------------+---------------------+-------------------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+--------------+
; Name                     ; state.ALL_DONE ; state.WRITE2_RQ_DONE ; state.WRITE2_DATA_RQ ; state.WRITE2_UPDATE_DATA ; state.WRITE2_OK_RES ; state.WRITE2_ADDR_RQ ; state.WRITE2_UPDATE_ADDR ; state.IDLE1 ; state.READ1_RQ_DONE ; state.READ1_DATA_RQ ; state.READ1_OK_RES ; state.READ1_ADDR_RQ ; state.READ1_UPDATE_ADDR ; state.WRITE1_RQ_DONE ; state.WRITE1_DATA_RQ ; state.WRITE1_UPDATE_DATA ; state.WRITE1_OK_RES ; state.WRITE1_ADDR_RQ ; state.WRITE1_UPDATE_ADDR ; state.000000 ;
+--------------------------+----------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+-------------+---------------------+---------------------+--------------------+---------------------+-------------------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+--------------+
; state.000000             ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0            ;
; state.WRITE1_UPDATE_ADDR ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 1                        ; 1            ;
; state.WRITE1_ADDR_RQ     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 1                    ; 0                        ; 1            ;
; state.WRITE1_OK_RES      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 1                   ; 0                    ; 0                        ; 1            ;
; state.WRITE1_UPDATE_DATA ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 1                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE1_DATA_RQ     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 1                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE1_RQ_DONE     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 1                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_UPDATE_ADDR  ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 1                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_ADDR_RQ      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 1                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_OK_RES       ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 1                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_DATA_RQ      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 1                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_RQ_DONE      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 1                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.IDLE1              ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_UPDATE_ADDR ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 1                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_ADDR_RQ     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 1                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_OK_RES      ; 0              ; 0                    ; 0                    ; 0                        ; 1                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_UPDATE_DATA ; 0              ; 0                    ; 0                    ; 1                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_DATA_RQ     ; 0              ; 0                    ; 1                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_RQ_DONE     ; 0              ; 1                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.ALL_DONE           ; 1              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
+--------------------------+----------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+-------------+---------------------+---------------------+--------------------+---------------------+-------------------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|master1:m1|master_interface:mi1|state                                                                                                                        ;
+----------------------+------------------+----------------------+-------------+-----------------+----------------+-------------------+-------------------+------------+-------------------+
; Name                 ; state.CHECK_NEXT ; state.WAIT_FOR_SPLIT ; state.SPLIT ; state.WRITEDATA ; state.READDATA ; state.SENDADDRESS ; state.REQUEST_BUS ; state.IDLE ; state.CHECK_NEXT2 ;
+----------------------+------------------+----------------------+-------------+-----------------+----------------+-------------------+-------------------+------------+-------------------+
; state.IDLE           ; 0                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 0          ; 0                 ;
; state.REQUEST_BUS    ; 0                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 1                 ; 1          ; 0                 ;
; state.SENDADDRESS    ; 0                ; 0                    ; 0           ; 0               ; 0              ; 1                 ; 0                 ; 1          ; 0                 ;
; state.READDATA       ; 0                ; 0                    ; 0           ; 0               ; 1              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.WRITEDATA      ; 0                ; 0                    ; 0           ; 1               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.SPLIT          ; 0                ; 0                    ; 1           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.WAIT_FOR_SPLIT ; 0                ; 1                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.CHECK_NEXT     ; 1                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 0                 ;
; state.CHECK_NEXT2    ; 0                ; 0                    ; 0           ; 0               ; 0              ; 0                 ; 0                 ; 1          ; 1                 ;
+----------------------+------------------+----------------------+-------------+-----------------+----------------+-------------------+-------------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_bus|master1:m1|master1_core:mc1|state                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------+----------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+-------------+---------------------+---------------------+--------------------+---------------------+-------------------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+--------------+
; Name                     ; state.ALL_DONE ; state.WRITE2_RQ_DONE ; state.WRITE2_DATA_RQ ; state.WRITE2_UPDATE_DATA ; state.WRITE2_OK_RES ; state.WRITE2_ADDR_RQ ; state.WRITE2_UPDATE_ADDR ; state.IDLE1 ; state.READ1_RQ_DONE ; state.READ1_DATA_RQ ; state.READ1_OK_RES ; state.READ1_ADDR_RQ ; state.READ1_UPDATE_ADDR ; state.WRITE1_RQ_DONE ; state.WRITE1_DATA_RQ ; state.WRITE1_UPDATE_DATA ; state.WRITE1_OK_RES ; state.WRITE1_ADDR_RQ ; state.WRITE1_UPDATE_ADDR ; state.000000 ;
+--------------------------+----------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+-------------+---------------------+---------------------+--------------------+---------------------+-------------------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+--------------+
; state.000000             ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0            ;
; state.WRITE1_UPDATE_ADDR ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 1                        ; 1            ;
; state.WRITE1_ADDR_RQ     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 1                    ; 0                        ; 1            ;
; state.WRITE1_OK_RES      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 1                   ; 0                    ; 0                        ; 1            ;
; state.WRITE1_UPDATE_DATA ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 1                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE1_DATA_RQ     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 1                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE1_RQ_DONE     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 1                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_UPDATE_ADDR  ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 1                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_ADDR_RQ      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 1                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_OK_RES       ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 1                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_DATA_RQ      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 1                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.READ1_RQ_DONE      ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 1                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.IDLE1              ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_UPDATE_ADDR ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 1                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_ADDR_RQ     ; 0              ; 0                    ; 0                    ; 0                        ; 0                   ; 1                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_OK_RES      ; 0              ; 0                    ; 0                    ; 0                        ; 1                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_UPDATE_DATA ; 0              ; 0                    ; 0                    ; 1                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_DATA_RQ     ; 0              ; 0                    ; 1                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.WRITE2_RQ_DONE     ; 0              ; 1                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
; state.ALL_DONE           ; 1              ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 0           ; 0                   ; 0                   ; 0                  ; 0                   ; 0                       ; 0                    ; 0                    ; 0                        ; 0                   ; 0                    ; 0                        ; 1            ;
+--------------------------+----------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+-------------+---------------------+---------------------+--------------------+---------------------+-------------------------+----------------------+----------------------+--------------------------+---------------------+----------------------+--------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+----------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                              ;
+----------------------------------------------------------------+-----------------------------------------------------------------+
; master1:m1|master_interface:mi1|addr_en                        ; Lost fanout                                                     ;
; arbiter:a|grant_to_master[0]                                   ; Merged with arbiter:a|notify_granted_master_to_slave[0]         ;
; arbiter:a|notify_granted_master_to_slave[2,4]                  ; Merged with arbiter:a|notify_granted_master_to_slave[0]         ;
; arbiter:a|notify_granted_master_to_slave[1,3,5]                ; Merged with arbiter:a|grant_to_master[1]                        ;
; master2:m2|master_interface:mi2|util                           ; Merged with master2:m2|master_interface:mi2|addr_en             ;
; master1:m1|master1_core:mc1|addr_to_mi[13]                     ; Merged with master1:m1|master1_core:mc1|addr_to_mi[12]          ;
; slave_top:s3|slave_interface:SLAVE|slave_en                    ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[13]            ; Stuck at GND due to stuck port data_in                          ;
; slave_top:s1|slave_interface:SLAVE|split_adress[14]            ; Stuck at GND due to stuck port data_in                          ;
; slave_top:s3|slave_interface:SLAVE|split_adress[13]            ; Merged with slave_top:s3|slave_interface:SLAVE|split_adress[14] ;
; slave_top:s3|slave_interface:SLAVE|state~13                    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state~14                    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state~15                    ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state~13                    ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state~14                    ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state~15                    ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state~13                    ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state~14                    ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state~15                    ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state~13                       ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state~14                       ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state~15                       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state~24                           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state~25                           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state~26                           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state~27                           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state~28                           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state~29                           ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state~13                       ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state~14                       ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state~15                       ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state~24                           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state~25                           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state~26                           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state~27                           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state~28                           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state~29                           ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[15]       ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[15]       ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|addr_en                        ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[13,14]               ; Lost fanout                                                     ;
; arbiter:a|notify_granted_master_to_slave[0]                    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_master[0]             ; Lost fanout                                                     ;
; arbiter:a|grant_to_master[1]                                   ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_master[1]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|busy_count[0..3]            ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|addr_count[1..4]            ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|data_count[1..3]            ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[12]                  ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|data_count[0]               ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[13,14]               ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_master[0,1]           ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|busy_count[0..3]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|addr_count[1..4]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|data_count[1..3]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[12]                  ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|data_count[0]               ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[13,14]               ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_master[0,1]           ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|busy_count[0..3]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|addr_count[1..4]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|data_count[1..3]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[12]                  ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|data_count[0]               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write_addr_req_to_mi               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|read_data_req_to_mi                ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_response[1]               ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_response[1]               ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|slave_en                    ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_response[1]               ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|slave_en                    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_response[0]               ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_response[0]               ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_response[0]               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write_data_req_to_mi               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|initial_idle_time[0..7]            ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|req_done_to_master             ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write1_size[0..3]                  ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|notify_ok_response_to_master   ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|read1_size[0..3]                   ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|idle1_cycles[0..7]                 ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write2_size[0..3]                  ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write_addr_req_to_mi               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|read_data_req_to_mi                ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write_data_req_to_mi               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|initial_idle_time[0..7]            ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|req_done_to_master             ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write1_size[0..3]                  ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|notify_ok_response_to_master   ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|read1_size[0..3]                   ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|idle1_cycles[0..7]                 ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write2_size[0..3]                  ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[14]       ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[15]                     ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[14]       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[15]                     ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[14]            ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|bus_req                        ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_split_request[1]          ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_split_request[1]          ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_split_request[1]          ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|bus_req                        ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_split_request[0]          ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_split_request[0]          ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_split_request[0]          ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|util                           ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|addr_count[0]               ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[12]            ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[11]                  ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[14]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|addr_count[0]               ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[12]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[11]                  ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[13]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|addr_count[0]               ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[12]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[11]                  ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[13]       ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[14]                     ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[13]       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[14]                     ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|force_req_to_mi                    ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|force_req_to_mi                    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[11]            ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[10]                  ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[11]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[10]                  ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[11]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[10]                  ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[12]       ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[12]                     ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[12]       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[13]                     ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[10]            ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[9]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[10]            ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[9]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[10]            ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[9]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[11]       ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[11]       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[12]                     ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[9]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[8]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[9]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[8]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[9]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[8]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[10]       ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[11]                     ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[10]       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[11]                     ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[8]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[7]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[8]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[7]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[8]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[7]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[9]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[10]                     ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write1_addr[11]                    ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|read1_addr[11]                     ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write2_addr[11]                    ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[9]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[10]                     ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write1_addr[11]                    ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|read1_addr[11]                     ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write2_addr[11]                    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[7]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[6]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[7]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[6]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[7]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[6]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[8]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[9]                      ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write1_addr[10]                    ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|read1_addr[10]                     ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write2_addr[10]                    ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write1_addr[0..9]                  ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|read1_addr[0..9]                   ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|write2_addr[0..9]                  ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[8]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[9]                      ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write1_addr[10]                    ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|read1_addr[10]                     ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write2_addr[10]                    ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write1_addr[0..9]                  ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|read1_addr[0..9]                   ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|write2_addr[0..9]                  ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[6]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[5]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[6]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[5]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[6]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[5]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[7]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[8]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[7]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[8]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[5]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[4]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[5]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[4]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[5]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[4]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[6]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[7]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[6]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[7]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[4]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[3]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[4]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[3]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[4]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[3]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[5]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[6]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[5]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[6]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[3]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[2]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[3]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[2]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[3]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[2]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[4]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[5]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[4]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[5]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[2]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[1]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[2]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[1]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[2]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[1]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[3]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[4]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[3]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[4]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[1]             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|r_addr[0]                   ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[1]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|r_addr[0]                   ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[1]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|r_addr[0]                   ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[2]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[3]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[2]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[3]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|split_adress[0]             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|split_adress[0]             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|split_adress[0]             ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[1]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[2]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[1]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[2]                      ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|serial_slave_address[0]        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[1]                      ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|serial_slave_address[0]        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[1]                      ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|addr_to_mi[0]                      ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|addr_to_mi[0]                      ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.WAIT_BEFORE_GET_DATA  ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.START_BIT             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.AWATING_GRANT         ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.GET_ADDR              ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.SEND_RESPONSE_ADDRESS ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.GET_DATA              ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.SEND_DATA             ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.SEND_RESPONSE_DATA    ; Lost fanout                                                     ;
; slave_top:s3|slave_interface:SLAVE|state.SPLIT                 ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.WAIT_BEFORE_GET_DATA  ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.START_BIT             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.AWATING_GRANT         ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.GET_ADDR              ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.SEND_RESPONSE_ADDRESS ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.GET_DATA              ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.SEND_DATA             ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.SEND_RESPONSE_DATA    ; Lost fanout                                                     ;
; slave_top:s2|slave_interface:SLAVE|state.SPLIT                 ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.WAIT_BEFORE_GET_DATA  ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.START_BIT             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.AWATING_GRANT         ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.GET_ADDR              ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.SEND_RESPONSE_ADDRESS ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.GET_DATA              ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.SEND_DATA             ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.SEND_RESPONSE_DATA    ; Lost fanout                                                     ;
; slave_top:s1|slave_interface:SLAVE|state.SPLIT                 ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.CHECK_NEXT2              ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.IDLE                     ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.REQUEST_BUS              ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.SENDADDRESS              ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.READDATA                 ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.WRITEDATA                ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.SPLIT                    ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.WAIT_FOR_SPLIT           ; Lost fanout                                                     ;
; master2:m2|master_interface:mi2|state.CHECK_NEXT               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.000000                       ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE1_UPDATE_ADDR           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE1_ADDR_RQ               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE1_OK_RES                ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE1_UPDATE_DATA           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE1_DATA_RQ               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE1_RQ_DONE               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.READ1_UPDATE_ADDR            ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.READ1_ADDR_RQ                ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.READ1_OK_RES                 ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.READ1_DATA_RQ                ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.READ1_RQ_DONE                ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.IDLE1                        ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE2_UPDATE_ADDR           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE2_ADDR_RQ               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE2_OK_RES                ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE2_UPDATE_DATA           ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE2_DATA_RQ               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.WRITE2_RQ_DONE               ; Lost fanout                                                     ;
; master2:m2|master2_core:mc2|state.ALL_DONE                     ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.CHECK_NEXT2              ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.IDLE                     ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.REQUEST_BUS              ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.SENDADDRESS              ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.READDATA                 ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.WRITEDATA                ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.SPLIT                    ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.WAIT_FOR_SPLIT           ; Lost fanout                                                     ;
; master1:m1|master_interface:mi1|state.CHECK_NEXT               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.000000                       ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE1_UPDATE_ADDR           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE1_ADDR_RQ               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE1_OK_RES                ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE1_UPDATE_DATA           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE1_DATA_RQ               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE1_RQ_DONE               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.READ1_UPDATE_ADDR            ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.READ1_ADDR_RQ                ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.READ1_OK_RES                 ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.READ1_DATA_RQ                ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.READ1_RQ_DONE                ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.IDLE1                        ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE2_UPDATE_ADDR           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE2_ADDR_RQ               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE2_OK_RES                ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE2_UPDATE_DATA           ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE2_DATA_RQ               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.WRITE2_RQ_DONE               ; Lost fanout                                                     ;
; master1:m1|master1_core:mc1|state.ALL_DONE                     ; Lost fanout                                                     ;
; Total Number of Removed Registers = 480                        ;                                                                 ;
+----------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; slave_top:s3|slave_interface:SLAVE|state~13              ; Lost Fanouts              ; master1:m1|master_interface:mi1|serial_slave_address[15],                          ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|busy_count[3],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|busy_count[2],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|busy_count[1],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|busy_count[0],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|addr_count[3],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|data_count[3],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|data_count[2],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[12],                                     ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|data_count[0],                                  ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[14],                          ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[15],                                        ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[12],                               ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[11],                                     ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[13],                          ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[14],                                        ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[11],                               ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[10],                                     ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[12],                          ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[12],                                        ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[10],                               ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[9],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[11],                          ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[9],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[8],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[10],                          ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[11],                                        ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[8],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[7],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[9],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[10],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[11],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[11],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[11],                                       ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[7],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[6],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[8],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[9],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[10],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[10],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[10],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[0],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[1],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[2],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[3],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[4],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[5],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_addr[9],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[0],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[1],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[2],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[3],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[4],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[5],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_addr[9],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[0],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[1],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[2],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[3],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[4],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[5],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_addr[9],                                        ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[6],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[5],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[7],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[8],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[5],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[4],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[6],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[7],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[4],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[3],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[5],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[6],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[3],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[2],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[4],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[5],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[2],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[1],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[3],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[4],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[1],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[0],                                      ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[2],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[3],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[0],                                ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[1],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[2],                                         ;
;                                                          ;                           ; master1:m1|master_interface:mi1|serial_slave_address[0],                           ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[1],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|addr_to_mi[0],                                         ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.GET_DATA,                                 ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.SEND_DATA,                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.SPLIT,                                    ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.IDLE,                                        ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.REQUEST_BUS                                  ;
; master2:m2|master_interface:mi2|serial_slave_address[15] ; Lost Fanouts              ; master2:m2|master_interface:mi2|serial_slave_address[14],                          ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[15],                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[13],                          ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[14],                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[12],                          ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[13],                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[11],                          ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[12],                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[10],                          ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[11],                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[9],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[10],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[11],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[11],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[11],                                       ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[8],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[9],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[10],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[10],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[10],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[0],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[1],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[2],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[3],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[4],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[5],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_addr[9],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[0],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[1],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[2],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[3],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[4],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[5],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_addr[9],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[0],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[1],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[2],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[3],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[4],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[5],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_addr[9],                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[7],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[8],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[6],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[7],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[5],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[6],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[4],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[5],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[3],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[4],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[2],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[3],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[1],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[2],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|serial_slave_address[0],                           ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[1],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|addr_to_mi[0],                                         ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.IDLE,                                        ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.REQUEST_BUS                                  ;
; slave_top:s2|slave_interface:SLAVE|split_adress[13]      ; Stuck at GND              ; slave_top:s2|slave_interface:SLAVE|r_addr[14],                                     ;
;                                                          ; due to stuck port data_in ; slave_top:s2|slave_interface:SLAVE|r_addr[13],                                     ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_master[0],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_master[1],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|busy_count[3],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|busy_count[2],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|busy_count[1],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|busy_count[0],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|addr_count[4],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|addr_count[3],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|addr_count[2],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|addr_count[1],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[12],                                     ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[14],                               ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|addr_count[0],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[12],                               ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[11],                                     ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[11],                               ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[10],                                     ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[10],                               ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[9],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[9],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[8],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[8],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[7],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[7],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[6],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[6],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[5],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[5],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[4],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[4],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[3],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[3],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[2],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[2],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[1],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[1],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_addr[0],                                      ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|split_adress[0],                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.START_BIT,                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.AWATING_GRANT,                            ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.GET_ADDR                                  ;
; slave_top:s1|slave_interface:SLAVE|state~13              ; Lost Fanouts              ; slave_top:s1|slave_interface:SLAVE|data_count[3],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|data_count[2],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[12],                                     ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|data_count[0],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[12],                               ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[11],                                     ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[11],                               ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[10],                                     ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[10],                               ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[9],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[9],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[8],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[8],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[7],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[7],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[6],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[6],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[5],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[5],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[4],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[4],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[3],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[3],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[2],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[2],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[1],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[1],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_addr[0],                                      ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[0],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.GET_DATA,                                 ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.SEND_DATA,                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.SPLIT                                     ;
; master2:m2|master_interface:mi2|state~13                 ; Lost Fanouts              ; arbiter:a|notify_granted_master_to_slave[0],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write_addr_req_to_mi,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read_data_req_to_mi,                                   ;
;                                                          ;                           ; master2:m2|master_interface:mi2|req_done_to_master,                                ;
;                                                          ;                           ; master1:m1|master_interface:mi1|bus_req,                                           ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_split_request[1],                             ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_split_request[1],                             ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_split_request[1],                             ;
;                                                          ;                           ; master2:m2|master_interface:mi2|bus_req,                                           ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|r_split_request[0],                             ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|r_split_request[0],                             ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_split_request[0],                             ;
;                                                          ;                           ; master1:m1|master_interface:mi1|util, master1:m1|master1_core:mc1|force_req_to_mi, ;
;                                                          ;                           ; master2:m2|master2_core:mc2|force_req_to_mi,                                       ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.CHECK_NEXT2,                                 ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.READDATA,                                    ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.WRITEDATA,                                   ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.CHECK_NEXT,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE1_ADDR_RQ,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE1_OK_RES,                                   ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.READ1_ADDR_RQ,                                   ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.READ1_OK_RES,                                    ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.READ1_DATA_RQ,                                   ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.READ1_RQ_DONE,                                   ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE2_ADDR_RQ,                                  ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.CHECK_NEXT2,                                 ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.SPLIT,                                       ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.CHECK_NEXT                                   ;
; slave_top:s1|slave_interface:SLAVE|split_adress[14]      ; Stuck at GND              ; slave_top:s1|slave_interface:SLAVE|r_addr[14],                                     ;
;                                                          ; due to stuck port data_in ; slave_top:s1|slave_interface:SLAVE|r_addr[13],                                     ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_master[0],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_master[1],                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|busy_count[3],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|busy_count[2],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|busy_count[1],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|busy_count[0],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|addr_count[4],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|addr_count[3],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|addr_count[2],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|addr_count[1],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|split_adress[13],                               ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|addr_count[0],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.START_BIT,                                ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.AWATING_GRANT,                            ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.GET_ADDR                                  ;
; master1:m1|master_interface:mi1|state~13                 ; Lost Fanouts              ; arbiter:a|grant_to_master[1], master1:m1|master1_core:mc1|write_addr_req_to_mi,    ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read_data_req_to_mi,                                   ;
;                                                          ;                           ; master1:m1|master_interface:mi1|req_done_to_master,                                ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.READDATA,                                    ;
;                                                          ;                           ; master1:m1|master_interface:mi1|state.WRITEDATA,                                   ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE1_ADDR_RQ,                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE1_OK_RES,                                   ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.READ1_ADDR_RQ,                                   ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.READ1_OK_RES,                                    ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.READ1_DATA_RQ,                                   ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.READ1_RQ_DONE,                                   ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE2_ADDR_RQ                                   ;
; slave_top:s3|slave_interface:SLAVE|slave_en              ; Lost Fanouts              ; slave_top:s3|slave_interface:SLAVE|r_addr[14],                                     ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|r_addr[13],                                     ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_master[0],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_master[1],                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|addr_count[4],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|addr_count[2],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|addr_count[1],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|split_adress[14],                               ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|addr_count[0],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.START_BIT,                                ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.AWATING_GRANT,                            ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.GET_ADDR                                  ;
; master2:m2|master2_core:mc2|initial_idle_time[7]         ; Lost Fanouts              ; master2:m2|master2_core:mc2|initial_idle_time[6],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|initial_idle_time[5],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|initial_idle_time[4],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|initial_idle_time[3],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|initial_idle_time[2],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|initial_idle_time[1],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|initial_idle_time[0],                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.000000                                           ;
; master1:m1|master1_core:mc1|initial_idle_time[7]         ; Lost Fanouts              ; master1:m1|master1_core:mc1|initial_idle_time[6],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|initial_idle_time[5],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|initial_idle_time[4],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|initial_idle_time[3],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|initial_idle_time[2],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|initial_idle_time[1],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|initial_idle_time[0],                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.000000                                           ;
; master2:m2|master2_core:mc2|state~26                     ; Lost Fanouts              ; master2:m2|master2_core:mc2|read1_size[3],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_size[2],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_size[1],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|read1_size[0],                                         ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_size[1],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_size[0],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.READ1_UPDATE_ADDR                                ;
; master1:m1|master1_core:mc1|state~26                     ; Lost Fanouts              ; master1:m1|master1_core:mc1|read1_size[3],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_size[2],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_size[1],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|read1_size[0],                                         ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_size[1],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_size[0],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.READ1_UPDATE_ADDR                                ;
; slave_top:s2|slave_interface:SLAVE|state~13              ; Lost Fanouts              ; slave_top:s2|slave_interface:SLAVE|data_count[3],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|data_count[2],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|data_count[0],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.GET_DATA,                                 ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.SEND_DATA,                                ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.SPLIT                                     ;
; master2:m2|master2_core:mc2|idle1_cycles[7]              ; Lost Fanouts              ; master2:m2|master2_core:mc2|idle1_cycles[4],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|idle1_cycles[3],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|idle1_cycles[2],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|idle1_cycles[1],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|idle1_cycles[0],                                       ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.IDLE1                                            ;
; master1:m1|master1_core:mc1|idle1_cycles[7]              ; Lost Fanouts              ; master1:m1|master1_core:mc1|idle1_cycles[4],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|idle1_cycles[3],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|idle1_cycles[2],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|idle1_cycles[1],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|idle1_cycles[0],                                       ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.IDLE1                                            ;
; master2:m2|master_interface:mi2|state~15                 ; Lost Fanouts              ; master2:m2|master2_core:mc2|write_data_req_to_mi,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE1_DATA_RQ,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE1_RQ_DONE,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE2_DATA_RQ,                                  ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE2_RQ_DONE                                   ;
; master1:m1|master_interface:mi1|state~15                 ; Lost Fanouts              ; master1:m1|master1_core:mc1|write_data_req_to_mi,                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE1_DATA_RQ,                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE1_RQ_DONE,                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE2_DATA_RQ,                                  ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE2_RQ_DONE                                   ;
; master2:m2|master2_core:mc2|state~25                     ; Lost Fanouts              ; master2:m2|master_interface:mi2|notify_ok_response_to_master,                      ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_size[3],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write2_size[2],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE2_UPDATE_ADDR                               ;
; master1:m1|master1_core:mc1|state~25                     ; Lost Fanouts              ; master1:m1|master_interface:mi1|notify_ok_response_to_master,                      ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_size[3],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write2_size[2],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE2_UPDATE_ADDR                               ;
; master2:m2|master_interface:mi2|addr_en                  ; Lost Fanouts              ; slave_top:s1|slave_interface:SLAVE|r_response[1],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.WAIT_BEFORE_GET_DATA,                     ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.SEND_RESPONSE_DATA,                       ;
;                                                          ;                           ; master2:m2|master_interface:mi2|state.SPLIT                                        ;
; master2:m2|master2_core:mc2|write1_size[3]               ; Lost Fanouts              ; master2:m2|master2_core:mc2|write1_size[2],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_size[1],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|write1_size[0],                                        ;
;                                                          ;                           ; master2:m2|master2_core:mc2|state.WRITE1_UPDATE_ADDR                               ;
; master1:m1|master1_core:mc1|write1_size[3]               ; Lost Fanouts              ; master1:m1|master1_core:mc1|write1_size[2],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_size[1],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|write1_size[0],                                        ;
;                                                          ;                           ; master1:m1|master1_core:mc1|state.WRITE1_UPDATE_ADDR                               ;
; slave_top:s3|slave_interface:SLAVE|state~14              ; Lost Fanouts              ; slave_top:s3|slave_interface:SLAVE|data_count[1],                                  ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.SEND_RESPONSE_ADDRESS                     ;
; slave_top:s2|slave_interface:SLAVE|state~14              ; Lost Fanouts              ; slave_top:s2|slave_interface:SLAVE|data_count[1],                                  ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.SEND_RESPONSE_ADDRESS                     ;
; slave_top:s1|slave_interface:SLAVE|state~14              ; Lost Fanouts              ; slave_top:s1|slave_interface:SLAVE|data_count[1],                                  ;
;                                                          ;                           ; slave_top:s1|slave_interface:SLAVE|state.SEND_RESPONSE_ADDRESS                     ;
; slave_top:s3|slave_interface:SLAVE|r_response[1]         ; Lost Fanouts              ; slave_top:s3|slave_interface:SLAVE|state.WAIT_BEFORE_GET_DATA,                     ;
;                                                          ;                           ; slave_top:s3|slave_interface:SLAVE|state.SEND_RESPONSE_DATA                        ;
; slave_top:s2|slave_interface:SLAVE|r_response[1]         ; Lost Fanouts              ; slave_top:s2|slave_interface:SLAVE|state.WAIT_BEFORE_GET_DATA,                     ;
;                                                          ;                           ; slave_top:s2|slave_interface:SLAVE|state.SEND_RESPONSE_DATA                        ;
; master2:m2|master_interface:mi2|state~14                 ; Lost Fanouts              ; master2:m2|master_interface:mi2|state.SENDADDRESS                                  ;
; master2:m2|master2_core:mc2|state~24                     ; Lost Fanouts              ; master2:m2|master2_core:mc2|state.WRITE2_UPDATE_DATA                               ;
; master1:m1|master_interface:mi1|state~14                 ; Lost Fanouts              ; master1:m1|master_interface:mi1|state.SENDADDRESS                                  ;
; master1:m1|master1_core:mc1|state~24                     ; Lost Fanouts              ; master1:m1|master1_core:mc1|state.WRITE2_UPDATE_DATA                               ;
; master1:m1|master1_core:mc1|state~28                     ; Lost Fanouts              ; master1:m1|master1_core:mc1|state.WRITE2_OK_RES                                    ;
; master2:m2|master2_core:mc2|state~28                     ; Lost Fanouts              ; master2:m2|master2_core:mc2|state.WRITE2_OK_RES                                    ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_bus|slave_top:s3|slave_interface:SLAVE|addr_count[2]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_bus|slave_top:s2|slave_interface:SLAVE|addr_count[3]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_bus|slave_top:s1|slave_interface:SLAVE|addr_count[1]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |system_bus|slave_top:s3|slave_interface:SLAVE|r_response[1]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |system_bus|slave_top:s2|slave_interface:SLAVE|r_response[1]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |system_bus|slave_top:s1|slave_interface:SLAVE|r_response[1]         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |system_bus|master1:m1|master_interface:mi1|serial_slave_address[4]  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |system_bus|master2:m2|master_interface:mi2|serial_slave_address[14] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |system_bus|slave_top:s3|slave_interface:SLAVE|r_split_request[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |system_bus|slave_top:s2|slave_interface:SLAVE|r_split_request[1]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |system_bus|slave_top:s1|slave_interface:SLAVE|r_split_request[0]    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |system_bus|slave_top:s3|slave_interface:SLAVE|r_addr[14]            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |system_bus|slave_top:s2|slave_interface:SLAVE|r_addr[6]             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |system_bus|slave_top:s1|slave_interface:SLAVE|r_addr[5]             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_bus|master2:m2|master2_core:mc2|addr_to_mi[13]               ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |system_bus|master2:m2|master2_core:mc2|addr_to_mi[4]                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_bus|master1:m1|master1_core:mc1|addr_to_mi[12]               ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |system_bus|master1:m1|master1_core:mc1|addr_to_mi[4]                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |system_bus|slave_top:s3|slave_interface:SLAVE|data_count[3]         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |system_bus|slave_top:s2|slave_interface:SLAVE|data_count[0]         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |system_bus|slave_top:s1|slave_interface:SLAVE|data_count[1]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |system_bus|response_bus[0]                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |system_bus|master2:m2|master2_core:mc2|Selector8                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |system_bus|master1:m1|master1_core:mc1|Selector8                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master1:m1|master1_core:mc1 ;
+--------------------+--------------+--------------------------------------+
; Parameter Name     ; Value        ; Type                                 ;
+--------------------+--------------+--------------------------------------+
; STARTBIT           ; 1            ; Unsigned Binary                      ;
; SLAVE1             ; 01           ; Unsigned Binary                      ;
; SLAVE2             ; 10           ; Unsigned Binary                      ;
; SLAVE3             ; 11           ; Unsigned Binary                      ;
; WRITE              ; 1            ; Unsigned Binary                      ;
; READ               ; 0            ; Unsigned Binary                      ;
; INITIAL_IDLE_TIME  ; 01100100     ; Unsigned Binary                      ;
; WRITE1_SLAVE       ; 01           ; Unsigned Binary                      ;
; WRITE1_START_ADDR  ; 000111110100 ; Unsigned Binary                      ;
; WRITE1_DATA        ; 10101010     ; Unsigned Binary                      ;
; WRITE1_DATA_INCR   ; 7            ; Signed Integer                       ;
; WRITE1_SIZE        ; 0010         ; Unsigned Binary                      ;
; READ1_SLAVE        ; 10           ; Unsigned Binary                      ;
; READ1_START_ADDR   ; 000110010000 ; Unsigned Binary                      ;
; READ1_SIZE         ; 10           ; Unsigned Binary                      ;
; IDLE1_CYCLES       ; 00011110     ; Unsigned Binary                      ;
; WRITE2_SLAVE       ; 11           ; Unsigned Binary                      ;
; WRITE2_START_ADDR  ; 011111010000 ; Unsigned Binary                      ;
; WRITE2_DATA        ; 10110100     ; Unsigned Binary                      ;
; WRITE2_DATA_INCR   ; 7            ; Signed Integer                       ;
; WRITE2_SIZE        ; 0110         ; Unsigned Binary                      ;
; INITIAL_IDLE       ; 0            ; Signed Integer                       ;
; WRITE1_UPDATE_ADDR ; 1            ; Signed Integer                       ;
; WRITE1_ADDR_RQ     ; 2            ; Signed Integer                       ;
; WRITE1_OK_RES      ; 3            ; Signed Integer                       ;
; WRITE1_UPDATE_DATA ; 4            ; Signed Integer                       ;
; WRITE1_DATA_RQ     ; 5            ; Signed Integer                       ;
; WRITE1_RQ_DONE     ; 6            ; Signed Integer                       ;
; READ1_UPDATE_ADDR  ; 7            ; Signed Integer                       ;
; READ1_ADDR_RQ      ; 8            ; Signed Integer                       ;
; READ1_OK_RES       ; 9            ; Signed Integer                       ;
; READ1_DATA_RQ      ; 10           ; Signed Integer                       ;
; READ1_RQ_DONE      ; 11           ; Signed Integer                       ;
; IDLE1              ; 12           ; Signed Integer                       ;
; WRITE2_UPDATE_ADDR ; 13           ; Signed Integer                       ;
; WRITE2_ADDR_RQ     ; 14           ; Signed Integer                       ;
; WRITE2_OK_RES      ; 15           ; Signed Integer                       ;
; WRITE2_UPDATE_DATA ; 16           ; Signed Integer                       ;
; WRITE2_DATA_RQ     ; 17           ; Signed Integer                       ;
; WRITE2_RQ_DONE     ; 18           ; Signed Integer                       ;
; ALL_DONE           ; 19           ; Signed Integer                       ;
+--------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master1:m1|master_interface:mi1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                     ;
; REQUEST_BUS    ; 0001  ; Unsigned Binary                                     ;
; SENDADDRESS    ; 0010  ; Unsigned Binary                                     ;
; READDATA       ; 0011  ; Unsigned Binary                                     ;
; WRITEDATA      ; 0100  ; Unsigned Binary                                     ;
; SPLIT          ; 0101  ; Unsigned Binary                                     ;
; WAIT_FOR_SPLIT ; 0110  ; Unsigned Binary                                     ;
; CHECK_NEXT     ; 0111  ; Unsigned Binary                                     ;
; CHECK_NEXT2    ; 1000  ; Unsigned Binary                                     ;
; OK             ; 10    ; Unsigned Binary                                     ;
; BUSY           ; 01    ; Unsigned Binary                                     ;
; DONE           ; 11    ; Unsigned Binary                                     ;
; NCK            ; 00    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master2:m2|master2_core:mc2 ;
+--------------------+--------------+--------------------------------------+
; Parameter Name     ; Value        ; Type                                 ;
+--------------------+--------------+--------------------------------------+
; STARTBIT           ; 1            ; Unsigned Binary                      ;
; SLAVE1             ; 01           ; Unsigned Binary                      ;
; SLAVE2             ; 10           ; Unsigned Binary                      ;
; SLAVE3             ; 11           ; Unsigned Binary                      ;
; WRITE              ; 1            ; Unsigned Binary                      ;
; READ               ; 0            ; Unsigned Binary                      ;
; INITIAL_IDLE_TIME  ; 00001010     ; Unsigned Binary                      ;
; WRITE1_SLAVE       ; 01           ; Unsigned Binary                      ;
; WRITE1_START_ADDR  ; 000110010000 ; Unsigned Binary                      ;
; WRITE1_DATA        ; 10101010     ; Unsigned Binary                      ;
; WRITE1_DATA_INCR   ; 15           ; Signed Integer                       ;
; WRITE1_SIZE        ; 0010         ; Unsigned Binary                      ;
; READ1_SLAVE        ; 01           ; Unsigned Binary                      ;
; READ1_START_ADDR   ; 000110010000 ; Unsigned Binary                      ;
; READ1_SIZE         ; 10           ; Unsigned Binary                      ;
; IDLE1_CYCLES       ; 01101110     ; Unsigned Binary                      ;
; WRITE2_SLAVE       ; 10           ; Unsigned Binary                      ;
; WRITE2_START_ADDR  ; 001111101000 ; Unsigned Binary                      ;
; WRITE2_DATA        ; 10010001     ; Unsigned Binary                      ;
; WRITE2_DATA_INCR   ; 5            ; Signed Integer                       ;
; WRITE2_SIZE        ; 1000         ; Unsigned Binary                      ;
; INITIAL_IDLE       ; 0            ; Signed Integer                       ;
; WRITE1_UPDATE_ADDR ; 1            ; Signed Integer                       ;
; WRITE1_ADDR_RQ     ; 2            ; Signed Integer                       ;
; WRITE1_OK_RES      ; 3            ; Signed Integer                       ;
; WRITE1_UPDATE_DATA ; 4            ; Signed Integer                       ;
; WRITE1_DATA_RQ     ; 5            ; Signed Integer                       ;
; WRITE1_RQ_DONE     ; 6            ; Signed Integer                       ;
; READ1_UPDATE_ADDR  ; 7            ; Signed Integer                       ;
; READ1_ADDR_RQ      ; 8            ; Signed Integer                       ;
; READ1_OK_RES       ; 9            ; Signed Integer                       ;
; READ1_DATA_RQ      ; 10           ; Signed Integer                       ;
; READ1_RQ_DONE      ; 11           ; Signed Integer                       ;
; IDLE1              ; 12           ; Signed Integer                       ;
; WRITE2_UPDATE_ADDR ; 13           ; Signed Integer                       ;
; WRITE2_ADDR_RQ     ; 14           ; Signed Integer                       ;
; WRITE2_OK_RES      ; 15           ; Signed Integer                       ;
; WRITE2_UPDATE_DATA ; 16           ; Signed Integer                       ;
; WRITE2_DATA_RQ     ; 17           ; Signed Integer                       ;
; WRITE2_RQ_DONE     ; 18           ; Signed Integer                       ;
; ALL_DONE           ; 19           ; Signed Integer                       ;
+--------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master2:m2|master_interface:mi2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                     ;
; REQUEST_BUS    ; 0001  ; Unsigned Binary                                     ;
; SENDADDRESS    ; 0010  ; Unsigned Binary                                     ;
; READDATA       ; 0011  ; Unsigned Binary                                     ;
; WRITEDATA      ; 0100  ; Unsigned Binary                                     ;
; SPLIT          ; 0101  ; Unsigned Binary                                     ;
; WAIT_FOR_SPLIT ; 0110  ; Unsigned Binary                                     ;
; CHECK_NEXT     ; 0111  ; Unsigned Binary                                     ;
; CHECK_NEXT2    ; 1000  ; Unsigned Binary                                     ;
; OK             ; 10    ; Unsigned Binary                                     ;
; BUSY           ; 01    ; Unsigned Binary                                     ;
; DONE           ; 11    ; Unsigned Binary                                     ;
; NCK            ; 00    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_top:s1|slave_interface:SLAVE ;
+-----------------------+-------+-------------------------------------------------+
; Parameter Name        ; Value ; Type                                            ;
+-----------------------+-------+-------------------------------------------------+
; AWATING_GRANT         ; 0000  ; Unsigned Binary                                 ;
; START_BIT             ; 0001  ; Unsigned Binary                                 ;
; GET_ADDR              ; 0010  ; Unsigned Binary                                 ;
; SEND_RESPONSE_ADDRESS ; 0011  ; Unsigned Binary                                 ;
; GET_DATA              ; 0100  ; Unsigned Binary                                 ;
; SEND_DATA             ; 0101  ; Unsigned Binary                                 ;
; SEND_RESPONSE_DATA    ; 0110  ; Unsigned Binary                                 ;
; SPLIT                 ; 0111  ; Unsigned Binary                                 ;
; WAIT_BEFORE_GET_DATA  ; 1000  ; Unsigned Binary                                 ;
; RESP_NAK              ; 00    ; Unsigned Binary                                 ;
; RESP_BUSY             ; 01    ; Unsigned Binary                                 ;
; RESP_OK               ; 10    ; Unsigned Binary                                 ;
; RESP_DONE             ; 11    ; Unsigned Binary                                 ;
+-----------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_top:s1|syncRAM:RAM_BASIC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ADR            ; 12    ; Signed Integer                                     ;
; DAT            ; 8     ; Signed Integer                                     ;
; DPTH           ; 4096  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_top:s2|slave_interface:SLAVE ;
+-----------------------+-------+-------------------------------------------------+
; Parameter Name        ; Value ; Type                                            ;
+-----------------------+-------+-------------------------------------------------+
; AWATING_GRANT         ; 0000  ; Unsigned Binary                                 ;
; START_BIT             ; 0001  ; Unsigned Binary                                 ;
; GET_ADDR              ; 0010  ; Unsigned Binary                                 ;
; SEND_RESPONSE_ADDRESS ; 0011  ; Unsigned Binary                                 ;
; GET_DATA              ; 0100  ; Unsigned Binary                                 ;
; SEND_DATA             ; 0101  ; Unsigned Binary                                 ;
; SEND_RESPONSE_DATA    ; 0110  ; Unsigned Binary                                 ;
; SPLIT                 ; 0111  ; Unsigned Binary                                 ;
; WAIT_BEFORE_GET_DATA  ; 1000  ; Unsigned Binary                                 ;
; RESP_NAK              ; 00    ; Unsigned Binary                                 ;
; RESP_BUSY             ; 01    ; Unsigned Binary                                 ;
; RESP_OK               ; 10    ; Unsigned Binary                                 ;
; RESP_DONE             ; 11    ; Unsigned Binary                                 ;
+-----------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_top:s2|syncRAM:RAM_BASIC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ADR            ; 12    ; Signed Integer                                     ;
; DAT            ; 8     ; Signed Integer                                     ;
; DPTH           ; 4096  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_top:s3|slave_interface:SLAVE ;
+-----------------------+-------+-------------------------------------------------+
; Parameter Name        ; Value ; Type                                            ;
+-----------------------+-------+-------------------------------------------------+
; AWATING_GRANT         ; 0000  ; Unsigned Binary                                 ;
; START_BIT             ; 0001  ; Unsigned Binary                                 ;
; GET_ADDR              ; 0010  ; Unsigned Binary                                 ;
; SEND_RESPONSE_ADDRESS ; 0011  ; Unsigned Binary                                 ;
; GET_DATA              ; 0100  ; Unsigned Binary                                 ;
; SEND_DATA             ; 0101  ; Unsigned Binary                                 ;
; SEND_RESPONSE_DATA    ; 0110  ; Unsigned Binary                                 ;
; SPLIT                 ; 0111  ; Unsigned Binary                                 ;
; WAIT_BEFORE_GET_DATA  ; 1000  ; Unsigned Binary                                 ;
; RESP_NAK              ; 00    ; Unsigned Binary                                 ;
; RESP_BUSY             ; 01    ; Unsigned Binary                                 ;
; RESP_OK               ; 10    ; Unsigned Binary                                 ;
; RESP_DONE             ; 11    ; Unsigned Binary                                 ;
+-----------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_top:s3|syncRAM:RAM_BASIC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ADR            ; 12    ; Signed Integer                                     ;
; DAT            ; 8     ; Signed Integer                                     ;
; DPTH           ; 4096  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; Port Connectivity Checks: "slave_top:s3"        ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slave_address ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "slave_top:s2"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; slave_address[1] ; Input ; Info     ; Stuck at VCC ;
; slave_address[0] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "slave_top:s1"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; slave_address[1] ; Input ; Info     ; Stuck at GND ;
; slave_address[0] ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 22 02:07:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off system_bus -c system_bus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file syncram.v
    Info (12023): Found entity 1: syncRAM File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/syncRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_top.v
    Info (12023): Found entity 1: slave_top File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_ram.v
    Info (12023): Found entity 1: slave_ram File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file slave_interface.v
    Info (12023): Found entity 1: slave_interface File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bus.v
    Info (12023): Found entity 1: system_bus File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_interface.v
    Info (12023): Found entity 1: master_interface File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master1_core.v
    Info (12023): Found entity 1: master1_core File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master1.v
    Info (12023): Found entity 1: master1 File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arbiter.v
    Info (12023): Found entity 1: arbiter File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/arbiter.v Line: 1
Info (12127): Elaborating entity "system_bus" for the top level hierarchy
Info (12128): Elaborating entity "arbiter" for hierarchy "arbiter:a" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 34
Info (12128): Elaborating entity "master1" for hierarchy "master1:m1" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 47
Info (12128): Elaborating entity "master1_core" for hierarchy "master1:m1|master1_core:mc1" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at master1_core.v(68): object "read1_data" assigned a value but never read File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 68
Warning (10230): Verilog HDL assignment warning at master1_core.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 135
Warning (10230): Verilog HDL assignment warning at master1_core.v(147): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 147
Warning (10230): Verilog HDL assignment warning at master1_core.v(149): truncated value with size 32 to match size of target (12) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 149
Warning (10230): Verilog HDL assignment warning at master1_core.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 168
Warning (10230): Verilog HDL assignment warning at master1_core.v(195): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 195
Warning (10230): Verilog HDL assignment warning at master1_core.v(197): truncated value with size 32 to match size of target (12) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 197
Warning (10230): Verilog HDL assignment warning at master1_core.v(237): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 237
Warning (10230): Verilog HDL assignment warning at master1_core.v(248): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 248
Warning (10230): Verilog HDL assignment warning at master1_core.v(250): truncated value with size 32 to match size of target (12) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 250
Warning (10230): Verilog HDL assignment warning at master1_core.v(269): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1_core.v Line: 269
Info (12128): Elaborating entity "master_interface" for hierarchy "master1:m1|master_interface:mi1" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master1.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at master_interface.v(65): object "burst_check_cycles" assigned a value but never read File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master_interface.v Line: 65
Warning (12125): Using design file master2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: master2 File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2.v Line: 1
Info (12128): Elaborating entity "master2" for hierarchy "master2:m2" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 60
Warning (12125): Using design file master2_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: master2_core File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 1
Info (12128): Elaborating entity "master2_core" for hierarchy "master2:m2|master2_core:mc2" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at master2_core.v(68): object "read1_data" assigned a value but never read File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 68
Warning (10230): Verilog HDL assignment warning at master2_core.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 135
Warning (10230): Verilog HDL assignment warning at master2_core.v(147): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 147
Warning (10230): Verilog HDL assignment warning at master2_core.v(149): truncated value with size 32 to match size of target (12) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 149
Warning (10230): Verilog HDL assignment warning at master2_core.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 168
Warning (10230): Verilog HDL assignment warning at master2_core.v(195): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 195
Warning (10230): Verilog HDL assignment warning at master2_core.v(197): truncated value with size 32 to match size of target (12) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 197
Warning (10230): Verilog HDL assignment warning at master2_core.v(237): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 237
Warning (10230): Verilog HDL assignment warning at master2_core.v(248): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 248
Warning (10230): Verilog HDL assignment warning at master2_core.v(250): truncated value with size 32 to match size of target (12) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 250
Warning (10230): Verilog HDL assignment warning at master2_core.v(269): truncated value with size 32 to match size of target (8) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master2_core.v Line: 269
Info (12128): Elaborating entity "slave_top" for hierarchy "slave_top:s1" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 73
Info (12128): Elaborating entity "slave_interface" for hierarchy "slave_top:s1|slave_interface:SLAVE" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_top.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at slave_interface.v(44): object "r_split" assigned a value but never read File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 44
Warning (10230): Verilog HDL assignment warning at slave_interface.v(100): truncated value with size 32 to match size of target (5) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 100
Warning (10230): Verilog HDL assignment warning at slave_interface.v(145): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 145
Warning (10230): Verilog HDL assignment warning at slave_interface.v(159): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 159
Warning (10230): Verilog HDL assignment warning at slave_interface.v(180): truncated value with size 32 to match size of target (4) File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 180
Info (12128): Elaborating entity "syncRAM" for hierarchy "slave_top:s1|syncRAM:RAM_BASIC" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_top.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at syncRAM.v(25): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/syncRAM.v Line: 25
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "response_bus[1]" into a selector File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master_interface.v Line: 133
    Warning (13048): Converted tri-state node "response_bus[0]" into a selector File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/master_interface.v Line: 133
    Warning (13048): Converted tri-state node "addr_bus" into a selector File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/slave_interface.v Line: 40
Info (17049): 469 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/output_files/system_bus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/system_bus.v Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Fri Jan 22 02:08:32 2021
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Nalith/Documents/MEGA/Advanced Digital Systems/system_bus/output_files/system_bus.map.smsg.


