<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: A module testing if-else-if statement
rc: 0 (means success: 1)
tags: 12.4.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-12
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv</a>
defines: 
time_elapsed: 0.684s
ram usage: 35944 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7flpo590/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-12 <a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-6" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:6</a>: No timescale set for &#34;if_tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-6" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:6</a>: Compile module &#34;work@if_tb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-6" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:6</a>: Top level module &#34;work@if_tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp7flpo590/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_if_tb
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7flpo590/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7flpo590/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@if_tb)
 |vpiName:work@if_tb
 |uhdmallPackages:
 \_package: builtin, parent:work@if_tb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@if_tb, file:<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv</a>, line:6, parent:work@if_tb
   |vpiDefName:work@if_tb
   |vpiFullName:work@if_tb
   |vpiProcess:
   \_always: , line:11
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:11
       |vpiStmt:
       \_begin: , line:11
         |vpiFullName:work@if_tb
         |vpiStmt:
         \_if_else: , line:12
           |vpiCondition:
           \_ref_obj: (a), line:12
             |vpiName:a
             |vpiFullName:work@if_tb.a
           |vpiStmt:
           \_assignment: , line:12
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (b), line:12
               |vpiName:b
               |vpiFullName:work@if_tb.b
             |vpiRhs:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiElseStmt:
           \_if_else: , line:13
             |vpiCondition:
             \_ref_obj: (c), line:13
               |vpiName:c
               |vpiFullName:work@if_tb.c
             |vpiStmt:
             \_assignment: , line:13
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (d), line:13
                 |vpiName:d
                 |vpiFullName:work@if_tb.d
               |vpiRhs:
               \_constant: , line:13
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiElseStmt:
             \_assignment: , line:14
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (b), line:14
                 |vpiName:b
                 |vpiFullName:work@if_tb.b
               |vpiRhs:
               \_constant: , line:14
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
   |vpiContAssign:
   \_cont_assign: , line:7
     |vpiRhs:
     \_constant: , line:7
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_ref_obj: (a), line:7
       |vpiName:a
       |vpiFullName:work@if_tb.a
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiRhs:
     \_constant: , line:9
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_ref_obj: (c), line:9
       |vpiName:c
       |vpiFullName:work@if_tb.c
   |vpiNet:
   \_logic_net: (a), line:7
     |vpiName:a
     |vpiFullName:work@if_tb.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:8
     |vpiName:b
     |vpiFullName:work@if_tb.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:9
     |vpiName:c
     |vpiFullName:work@if_tb.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:10
     |vpiName:d
     |vpiFullName:work@if_tb.d
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@if_tb (work@if_tb), file:<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv</a>, line:6
   |vpiDefName:work@if_tb
   |vpiName:work@if_tb
   |vpiNet:
   \_logic_net: (a), line:7, parent:work@if_tb
     |vpiName:a
     |vpiFullName:work@if_tb.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:8, parent:work@if_tb
     |vpiName:b
     |vpiFullName:work@if_tb.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:9, parent:work@if_tb
     |vpiName:c
     |vpiFullName:work@if_tb.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:10, parent:work@if_tb
     |vpiName:d
     |vpiFullName:work@if_tb.d
     |vpiNetType:48
Object: \work_if_tb of type 3000
Object: \work_if_tb of type 32
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \work_if_tb of type 32
Object:  of type 8
Object: \a of type 608
Object:  of type 7
Object:  of type 8
Object: \c of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 23
Object: \a of type 608
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object:  of type 23
Object: \c of type 608
Object:  of type 3
Object: \d of type 608
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_if_tb&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x277f610] str=&#39;\work_if_tb&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x277f900] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-8" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:8</a>.0-8.0&gt; [0x277fbb0] str=&#39;\b&#39; reg
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x277fd40] str=&#39;\c&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-10" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:10</a>.0-10.0&gt; [0x277feb0] str=&#39;\d&#39; reg
      AST_ASSIGN &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x2780140]
        AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x2780310] str=&#39;\a&#39;
        AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x27806d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x2780590]
        AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x27808d0] str=&#39;\c&#39;
        AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x2780bb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&gt; [0x2780a90]
        AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&gt; [0x2780da0]
          AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&gt; [0x2780f30]
            AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2781310]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27814b0]
                AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2781880] str=&#39;\a&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2781bf0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2781d10] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27825d0]
                    AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2781e70]
                      AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2782230] str=&#39;\b&#39;
                      AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2782710] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27828c0]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27829e0]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795480]
                    AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2782b00]
                      AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2782c20]
                        AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2782d40] str=&#39;\c&#39;
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2782f50]
                          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2783070] bits=&#39;1&#39;(1) range=[0:0] int=1
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27838d0]
                            AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x27831d0]
                              AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2783540] str=&#39;\d&#39;
                              AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2783a10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2783bc0]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2783ce0]
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2784130]
                            AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-14" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:14</a>.0-14.0&gt; [0x2783e00]
                              AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-14" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:14</a>.0-14.0&gt; [0x2783f20] str=&#39;\b&#39;
                              AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-14" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:14</a>.0-14.0&gt; [0x2795360] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x277f610] str=&#39;\work_if_tb&#39; basic_prep
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x277f900] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-8" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:8</a>.0-8.0&gt; [0x277fbb0] str=&#39;\b&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x277fd40] str=&#39;\c&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-10" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:10</a>.0-10.0&gt; [0x277feb0] str=&#39;\d&#39; reg basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x2780140] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x2780310 -&gt; 0x277f900] str=&#39;\a&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&gt; [0x27806d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x2780590] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x27808d0 -&gt; 0x277fd40] str=&#39;\c&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&gt; [0x2780bb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&gt; [0x2780a90] basic_prep
        AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&gt; [0x2780da0] basic_prep
          AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&gt; [0x2780f30] basic_prep
            AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2781310] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27814b0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2781880 -&gt; 0x277f900] str=&#39;\a&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2781bf0] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2781d10] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27825d0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2781e70] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2782230 -&gt; 0x277fbb0] str=&#39;\b&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-12" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:12</a>.0-12.0&gt; [0x2782710] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27828c0] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27829e0] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795480] basic_prep
                    AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2782b00] basic_prep
                      AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2782c20] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2782d40 -&gt; 0x277fd40] str=&#39;\c&#39; basic_prep
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2782f50] basic_prep
                          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2783070] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27838d0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x27831d0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2783540 -&gt; 0x277feb0] str=&#39;\d&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-13" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:13</a>.0-13.0&gt; [0x2783a10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2783bc0] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2783ce0] basic_prep
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2784130] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-14" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:14</a>.0-14.0&gt; [0x2783e00] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-14" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:14</a>.0-14.0&gt; [0x2783f20 -&gt; 0x277fbb0] str=&#39;\b&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-14" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:14</a>.0-14.0&gt; [0x2795360] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_if_tb

2.2. Analyzing design hierarchy..
Top module:  \work_if_tb
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>$1 in module work_if_tb.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_if_tb.$proc$<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>$1&#39;.
     1/4: $2\d[0:0]
     2/4: $2\b[0:0]
     3/4: $1\b[0:0]
     4/4: $1\d[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\work_if_tb.\b&#39; from process `\work_if_tb.$proc$<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>$1&#39;: $auto$proc_dlatch.cc:417:proc_dlatch$20
Latch inferred for signal `\work_if_tb.\d&#39; from process `\work_if_tb.$proc$<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>$1&#39;: $auto$proc_dlatch.cc:417:proc_dlatch$37

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_if_tb.$proc$<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>$1&#39;.
Removing empty process `work_if_tb.$proc$<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>$1&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_if_tb..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_if_tb ===

   Number of wires:                 37
   Number of wire bits:             37
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $and                            1
     $dlatch                         2
     $mux                            6
     $not                            2
     $reduce_or                     12

8. Executing CHECK pass (checking for obvious problems).
checking module work_if_tb..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_if_tb&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$auto$proc_dlatch.cc:247:make_hold$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;Y&#34;: [ 2 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$32&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$34&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$39&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$41&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$43&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$45&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$47&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$49&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3, 13 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ 2 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dlatch&#34;,
          &#34;parameters&#34;: {
            &#34;EN_POLARITY&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;D&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;D&#34;: [ 15 ],
            &#34;EN&#34;: [ 16 ],
            &#34;Q&#34;: [ 17 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$37&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dlatch&#34;,
          &#34;parameters&#34;: {
            &#34;EN_POLARITY&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;D&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;D&#34;: [ 18 ],
            &#34;EN&#34;: [ 19 ],
            &#34;Q&#34;: [ 20 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$38&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;B&#34;: [ 21 ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$procmux$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23 ],
            &#34;B&#34;: [ 23 ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$procmux$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 24 ]
          }
        },
        &#34;$procmux$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;B&#34;: [ 24 ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$procmux$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 21 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\b[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;$0\\d[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;$1\\b[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;$1\\d[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;$2\\b[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;$2\\d[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$36&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$51&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$33&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$35&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$40&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$42&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$44&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$46&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$48&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$50&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$18_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-8" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:8</a>.0-8.0&#34;
          }
        },
        &#34;c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-10" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:10</a>.0-10.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_if_tb&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_if_tb();
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-7" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:7</a>.0-7.0&#34; *)
  wire a;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-8" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:8</a>.0-8.0&#34; *)
  reg b;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-9" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:9</a>.0-9.0&#34; *)
  wire c;
  (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-10" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:10</a>.0-10.0&#34; *)
  reg d;
  assign _08_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) 1&#39;h1;
  assign _09_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _20_;
  assign _10_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _09_;
  assign _11_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _10_;
  assign _12_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _11_;
  assign _13_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _12_;
  assign _14_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) 1&#39;h1;
  assign _15_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _14_;
  assign _16_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _15_;
  assign _17_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _16_;
  assign _18_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _17_;
  assign _19_ = | (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) { _18_, _20_ };
  assign _20_ = 1&#39;h0 &amp; (* src = &#34;<a href="../../../tests/chapter-12/12.4.1--if_else_if.sv.html#l-11" target="file-frame">tests/chapter-12/12.4.1--if_else_if.sv:11</a>.0-11.0&#34; *) _08_;
  always @*
    if (_06_)
      b = _24_;
  assign _06_ = ~ _13_;
  always @*
    if (_07_)
      d = _26_;
  assign _07_ = ~ _19_;
  assign _22_ = 1&#39;h0 ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _32_ : _32_;
  assign _24_ = _25_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : _04_;
  assign _26_ = 1&#39;h0 ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _05_ : _05_;
  assign _28_ = _29_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : 1&#39;h1;
  assign _30_ = 1&#39;h0 ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _28_ : _28_;
  assign _32_ = 1&#39;h0 ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : 1&#39;h0;
  assign a = 1&#39;h0;
  assign c = 1&#39;h0;
  assign _01_ = _03_;
  assign _00_ = _02_;
  assign _29_ = c;
  assign _31_ = a;
  assign _05_ = _30_;
  assign _21_ = c;
  assign _23_ = a;
  assign _04_ = _22_;
  assign _25_ = a;
  assign _02_ = _24_;
  assign _27_ = a;
  assign _03_ = _26_;
endmodule

End of script. Logfile hash: 65d959a879, CPU: user 0.01s system 0.00s, MEM: 13.07 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_json (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>