
led.elf:     file format elf32-littleriscv


Disassembly of section .vectors:

00000000 <_stack_start-0x10000>:
  // external interrupts are handled by the same callback
  // until compiler supports IRQ routines
  .org 0x00
  .rept 31
  nop
  .endr
   0:	00000013          	nop
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00000013          	nop
  38:	00000013          	nop
  3c:	00000013          	nop
  40:	00000013          	nop
  44:	00000013          	nop
  48:	00000013          	nop
  4c:	00000013          	nop
  50:	00000013          	nop
  54:	00000013          	nop
  58:	00000013          	nop
  5c:	00000013          	nop
  60:	00000013          	nop
  64:	00000013          	nop
  68:	00000013          	nop
  6c:	00000013          	nop
  70:	00000013          	nop
  74:	00000013          	nop
  78:	00000013          	nop
  jal x0, default_exc_handler
  7c:	0100006f          	j	8c <_stext>

  // reset vector
  .org 0x80
  jal x0, reset_handler
  80:	0100006f          	j	90 <reset_handler>

  // illegal instruction exception
  .org 0x84
  jal x0, default_exc_handler
  84:	0080006f          	j	8c <_stext>

  // ecall handler
  .org 0x88
  jal x0, default_exc_handler
  88:	0040006f          	j	8c <_stext>

Disassembly of section .text:

0000008c <_stext>:
  jal x0, default_exc_handler
  8c:	0000006f          	j	8c <_stext>

00000090 <reset_handler>:
  mv  x1, x0
  90:	00000093          	li	ra,0
  mv  x2, x1
  94:	8106                	mv	sp,ra
  mv  x3, x1
  96:	8186                	mv	gp,ra
  mv  x4, x1
  98:	8206                	mv	tp,ra
  mv  x5, x1
  9a:	8286                	mv	t0,ra
  mv  x6, x1
  9c:	8306                	mv	t1,ra
  mv  x7, x1
  9e:	8386                	mv	t2,ra
  mv  x8, x1
  a0:	8406                	mv	s0,ra
  mv  x9, x1
  a2:	8486                	mv	s1,ra
  mv x10, x1
  a4:	8506                	mv	a0,ra
  mv x11, x1
  a6:	8586                	mv	a1,ra
  mv x12, x1
  a8:	8606                	mv	a2,ra
  mv x13, x1
  aa:	8686                	mv	a3,ra
  mv x14, x1
  ac:	8706                	mv	a4,ra
  mv x15, x1
  ae:	8786                	mv	a5,ra
  mv x16, x1
  b0:	8806                	mv	a6,ra
  mv x17, x1
  b2:	8886                	mv	a7,ra
  mv x18, x1
  b4:	8906                	mv	s2,ra
  mv x19, x1
  b6:	8986                	mv	s3,ra
  mv x20, x1
  b8:	8a06                	mv	s4,ra
  mv x21, x1
  ba:	8a86                	mv	s5,ra
  mv x22, x1
  bc:	8b06                	mv	s6,ra
  mv x23, x1
  be:	8b86                	mv	s7,ra
  mv x24, x1
  c0:	8c06                	mv	s8,ra
  mv x25, x1
  c2:	8c86                	mv	s9,ra
  mv x26, x1
  c4:	8d06                	mv	s10,ra
  mv x27, x1
  c6:	8d86                	mv	s11,ra
  mv x28, x1
  c8:	8e06                	mv	t3,ra
  mv x29, x1
  ca:	8e86                	mv	t4,ra
  mv x30, x1
  cc:	8f06                	mv	t5,ra
  mv x31, x1
  ce:	8f86                	mv	t6,ra
  la   x2, _stack_start
  d0:	00010117          	auipc	sp,0x10
  d4:	f3010113          	addi	sp,sp,-208 # 10000 <_stack_start>

000000d8 <_start>:
  la x26, _bss_start
  d8:	13400d13          	li	s10,308
  la x27, _bss_end
  dc:	13400d93          	li	s11,308
  bge x26, x27, zero_loop_end
  e0:	01bd5763          	bge	s10,s11,ee <main_entry>

000000e4 <zero_loop>:
  sw x0, 0(x26)
  e4:	000d2023          	sw	zero,0(s10)
  addi x26, x26, 4
  e8:	0d11                	addi	s10,s10,4
  ble x26, x27, zero_loop
  ea:	ffaddde3          	bge	s11,s10,e4 <zero_loop>

000000ee <main_entry>:
  addi x10, x0, 0
  ee:	00000513          	li	a0,0
  addi x11, x0, 0
  f2:	00000593          	li	a1,0
  jal x1, main
  f6:	004000ef          	jal	ra,fa <main>

000000fa <main>:
  return usleep_ibex(usec);
}

int main(int argc, char **argv) {
  volatile uint32_t *var = (volatile uint32_t *) 0x10000000;
  *var = 0;
  fa:	100007b7          	lui	a5,0x10000
  asm volatile(
  fe:	670d                	lui	a4,0x3
  *var = 0;
 100:	0007a023          	sw	zero,0(a5) # 10000000 <_stack_start+0xfff0000>
  asm volatile(
 104:	0d470713          	addi	a4,a4,212 # 30d4 <_min_stack+0x10d4>

  while (1) {
    //usleep(1000 * 1000); // 1000 ms
    usleep(1 * 1000); // 1 ms
    *var = *var + 1;
 108:	100006b7          	lui	a3,0x10000
  asm volatile(
 10c:	87ba                	mv	a5,a4
 10e:	0001                	nop
 110:	0001                	nop
 112:	0001                	nop
 114:	0001                	nop
 116:	17fd                	addi	a5,a5,-1
 118:	fbfd                	bnez	a5,10e <main+0x14>
    *var = *var + 1;
 11a:	429c                	lw	a5,0(a3)
 11c:	0785                	addi	a5,a5,1
 11e:	c29c                	sw	a5,0(a3)
  while (1) {
 120:	b7f5                	j	10c <main+0x12>

00000122 <__CTOR_LIST__>:
	...

0000012a <__CTOR_END__>:
	...

00000132 <__DTOR_END__>:
	...

Disassembly of section .stack:

0000c000 <_stack-0x2000>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
  .endr
   0:	000001b7          	lui	gp,0x0
   4:	0004                	0x4
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0104                	addi	s1,sp,128
   c:	00da                	slli	ra,ra,0x16
   e:	0000                	unimp
  10:	330c                	fld	fa1,32(a4)
  12:	0000                	unimp
  14:	3900                	fld	fs0,48(a0)
  16:	0000                	unimp
  18:	2000                	fld	fs0,0(s0)
	...
  22:	0000                	unimp
  24:	0200                	addi	s0,sp,256
  26:	0601                	addi	a2,a2,0
  28:	0014                	0x14
  2a:	0000                	unimp
  2c:	0102                	c.slli64	sp
  2e:	1208                	addi	a0,sp,288
  30:	0000                	unimp
  32:	0200                	addi	s0,sp,256
  34:	0502                	c.slli64	a0
  36:	013c                	addi	a5,sp,136
  38:	0000                	unimp
  3a:	0202                	c.slli64	tp
  3c:	00002007          	flw	ft0,0(zero) # 0 <__DYNAMIC>
  40:	0200                	addi	s0,sp,256
  42:	0504                	addi	s1,sp,640
  44:	00d1                	addi	ra,ra,20
  46:	0000                	unimp
  48:	00008403          	lb	s0,0(ra)
  4c:	0200                	addi	s0,sp,256
  4e:	0054194f          	fnmadd.s	fs2,fs0,ft5,ft0,rtz
  52:	0000                	unimp
  54:	0402                	c.slli64	s0
  56:	0000a507          	flw	fa0,0(ra)
  5a:	0200                	addi	s0,sp,256
  5c:	0508                	addi	a0,sp,640
  5e:	00cc                	addi	a1,sp,68
  60:	0000                	unimp
  62:	0802                	c.slli64	a6
  64:	0000a007          	flw	ft0,0(ra)
  68:	0400                	addi	s0,sp,512
  6a:	0504                	addi	s1,sp,640
  6c:	6e69                	lui	t3,0x1a
  6e:	0074                	addi	a3,sp,12
  70:	0402                	c.slli64	s0
  72:	0000aa07          	flw	fs4,0(ra)
  76:	0300                	addi	s0,sp,384
  78:	0086                	slli	ra,ra,0x1
  7a:	0000                	unimp
  jal x0, default_exc_handler
  7c:	48143003          	0x48143003
  jal x0, reset_handler
  80:	0000                	unimp
  82:	0500                	addi	s0,sp,640
  jal x0, default_exc_handler
  84:	00000077          	0x77
  jal x0, default_exc_handler
  88:	8f06                	mv	t5,ra
  8a:	0000                	unimp
  jal x0, default_exc_handler
  8c:	0100                	addi	s0,sp,128
  8e:	0525                	addi	a0,a0,9
  mv  x1, x0
  90:	0069                	c.nop	26
  92:	0000                	unimp
  mv  x2, x1
  94:	00fa                	slli	ra,ra,0x1e
  mv  x3, x1
  96:	0000                	unimp
  mv  x4, x1
  98:	0028                	addi	a0,sp,8
  mv  x5, x1
  9a:	0000                	unimp
  mv  x6, x1
  9c:	9c01                	0x9c01
  mv  x7, x1
  9e:	00000137          	lui	sp,0x0
  mv  x9, x1
  a2:	0000b707          	fld	fa4,0(ra)
  mv x11, x1
  a6:	0100                	addi	s0,sp,128
  mv x12, x1
  a8:	0e25                	addi	t3,t3,9
  mv x13, x1
  aa:	0069                	c.nop	26
  mv x14, x1
  ac:	0000                	unimp
  mv x15, x1
  ae:	5a01                	li	s4,-32
  mv x16, x1
  b0:	00014607          	flq	fa2,0(sp) # 0 <__DYNAMIC>
  mv x18, x1
  b4:	0100                	addi	s0,sp,128
  mv x19, x1
  b6:	1b25                	addi	s6,s6,-23
  mv x20, x1
  b8:	00000137          	lui	sp,0x0
  mv x22, x1
  bc:	5b01                	li	s6,-32
  mv x23, x1
  be:	7608                	flw	fa0,40(a2)
  mv x24, x1
  c0:	7261                	lui	tp,0xffff8
  mv x25, x1
  c2:	0100                	addi	s0,sp,128
  mv x26, x1
  c4:	1626                	slli	a2,a2,0x29
  mv x27, x1
  c6:	014a                	slli	sp,sp,0x12
  mv x28, x1
  c8:	0000                	unimp
  mv x29, x1
  ca:	0000                	unimp
  mv x30, x1
  cc:	1000                	addi	s0,sp,32
  mv x31, x1
  ce:	5009                	c.li	zero,-30
  la   x2, _stack_start
  d0:	0001                	nop
  d2:	fe00                	fsw	fs0,56(a2)
  d4:	0000                	unimp
  d6:	0000                	unimp
  la x26, _bss_start
  d8:	0000                	unimp
  da:	0100                	addi	s0,sp,128
  la x27, _bss_end
  dc:	610a052b          	0x610a052b
  bge x26, x27, zero_loop_end
  e0:	0001                	nop
  e2:	0000                	unimp
  sw x0, 0(x26)
  e4:	0000                	unimp
  e6:	0900                	addi	s0,sp,144
  addi x26, x26, 4
  e8:	016e                	slli	sp,sp,0x1b
  ble x26, x27, zero_loop
  ea:	0000                	unimp
  ec:	00fe                	slli	ra,ra,0x1f
  addi x10, x0, 0
  ee:	0000                	unimp
  f0:	0000                	unimp
  addi x11, x0, 0
  f2:	0000                	unimp
  f4:	2201                	jal	1f4 <_endtext+0xc0>
  jal x1, main
  f6:	0a0a                	slli	s4,s4,0x2
  f8:	017f                	0x17f
  *var = 0;
  fa:	0000                	unimp
  fc:	0000                	unimp
  asm volatile(
  fe:	0000                	unimp
  *var = 0;
 100:	0000000b          	0xb
  asm volatile(
 104:	0c00                	addi	s0,sp,528
 106:	0000018b          	0x18b
    *var = *var + 1;
 10a:	0016                	c.slli	zero,0x5
  asm volatile(
 10c:	0000                	unimp
 10e:	9809                	andi	s0,s0,-30
 110:	0001                	nop
 112:	fe00                	fsw	fs0,56(a2)
 114:	0000                	unimp
 116:	0000                	unimp
 118:	0000                	unimp
    *var = *var + 1;
 11a:	0100                	addi	s0,sp,128
 11c:	031d                	addi	t1,t1,7
 11e:	a10a                	fsd	ft2,128(sp)
  while (1) {
 120:	0001                	nop
 122:	1600                	addi	s0,sp,800
 124:	0000                	unimp
 126:	0b00                	addi	s0,sp,400
 128:	0000                	unimp
 12a:	0000                	unimp
 12c:	ad0d                	j	75e <_endtext+0x62a>
 12e:	0001                	nop
 130:	0000                	unimp
 132:	0000                	unimp
 134:	0000                	unimp
 136:	0e00                	addi	s0,sp,784
 138:	3d04                	fld	fs1,56(a0)
 13a:	0001                	nop
 13c:	0e00                	addi	s0,sp,784
 13e:	4304                	lw	s1,0(a4)
 140:	0001                	nop
 142:	0200                	addi	s0,sp,256
 144:	0801                	addi	a6,a6,0
 146:	0000001b          	0x1b
 14a:	040e                	slli	s0,s0,0x3
 14c:	00000083          	lb	ra,0(zero) # 0 <__DYNAMIC>
 150:	0000050f          	0x50f
 154:	0100                	addi	s0,sp,128
 156:	0c21                	addi	s8,s8,8
 158:	0069                	c.nop	26
 15a:	0000                	unimp
 15c:	6e01                	0x6e01
 15e:	0001                	nop
 160:	1000                	addi	s0,sp,32
 162:	0000                	unimp
 164:	0000                	unimp
 166:	2101                	jal	566 <_endtext+0x432>
 168:	5421                	li	s0,-24
 16a:	0000                	unimp
 16c:	0000                	unimp
 16e:	00014b0f          	0x14b0f
 172:	0100                	addi	s0,sp,128
 174:	0c19                	addi	s8,s8,6
 176:	0069                	c.nop	26
 178:	0000                	unimp
 17a:	9801                	andi	s0,s0,-32
 17c:	0001                	nop
 17e:	1000                	addi	s0,sp,32
 180:	0000                	unimp
 182:	0000                	unimp
 184:	1901                	addi	s2,s2,-32
 186:	5426                	lw	s0,104(sp)
 188:	0000                	unimp
 18a:	1100                	addi	s0,sp,160
 18c:	0094                	addi	a3,sp,64
 18e:	0000                	unimp
 190:	1a01                	addi	s4,s4,-32
 192:	5411                	li	s0,-28
 194:	0000                	unimp
 196:	0000                	unimp
 198:	bc12                	fsd	ft4,56(sp)
 19a:	0000                	unimp
 19c:	0100                	addi	s0,sp,128
 19e:	10010d0b          	0x10010d0b
 1a2:	000c                	0xc
 1a4:	0000                	unimp
 1a6:	0b01                	addi	s6,s6,0
 1a8:	0000542b          	0x542b
 1ac:	1300                	addi	s0,sp,416
 1ae:	0074756f          	jal	a0,479b4 <_stack_start+0x379b4>
 1b2:	0c01                	addi	s8,s8,0
 1b4:	00006907          	0x6907
 1b8:	0000                	unimp
 1ba:	1e00                	addi	s0,sp,816
 1bc:	0000                	unimp
 1be:	0200                	addi	s0,sp,256
 1c0:	0d00                	addi	s0,sp,656
 1c2:	0001                	nop
 1c4:	0400                	addi	s0,sp,512
 1c6:	c701                	beqz	a4,1ce <_endtext+0x9a>
 1c8:	0001                	nop
 1ca:	3000                	fld	fs0,32(s0)
 1cc:	0000                	unimp
 1ce:	5700                	lw	s0,40(a4)
 1d0:	0001                	nop
 1d2:	3900                	fld	fs0,48(a0)
 1d4:	0000                	unimp
 1d6:	5e00                	lw	s0,56(a2)
 1d8:	0001                	nop
 1da:	0100                	addi	s0,sp,128
 1dc:	80              	Address 0x00000000000001dc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
  .endr
   0:	1101                	addi	sp,sp,-32
   2:	2501                	jal	602 <_endtext+0x4ce>
   4:	130e                	slli	t1,t1,0x23
   6:	1b0e030b          	0x1b0e030b
   a:	550e                	lw	a0,224(sp)
   c:	10011117          	auipc	sp,0x10011
  10:	02000017          	auipc	zero,0x2000
  14:	0024                	addi	s1,sp,8
  16:	0b3e0b0b          	0xb3e0b0b
  1a:	00000e03          	lb	t3,0(zero) # 0 <__DYNAMIC>
  1e:	03001603          	lh	a2,48(zero) # 30 <__DYNAMIC+0x30>
  22:	3a0e                	fld	fs4,224(sp)
  24:	390b3b0b          	0x390b3b0b
  28:	0013490b          	0x13490b
  2c:	0400                	addi	s0,sp,512
  2e:	0024                	addi	s1,sp,8
  30:	0b3e0b0b          	0xb3e0b0b
  34:	00000803          	lb	a6,0(zero) # 0 <__DYNAMIC>
  38:	3505                	jal	fffffe58 <_stack_start+0xfffefe58>
  3a:	4900                	lw	s0,16(a0)
  3c:	06000013          	li	zero,96
  40:	012e                	slli	sp,sp,0xb
  42:	0e03193f 0b3b0b3a 	0xb3b0b3a0e03193f
  4a:	0b39                	addi	s6,s6,14
  4c:	13491927          	0x13491927
  50:	0111                	addi	sp,sp,4
  52:	0612                	slli	a2,a2,0x4
  54:	1840                	addi	s0,sp,52
  56:	01194297          	auipc	t0,0x1194
  5a:	07000013          	li	zero,112
  5e:	0005                	c.nop	1
  60:	0b3a0e03          	lb	t3,179(s4)
  64:	0b390b3b          	0xb390b3b
  68:	1349                	addi	t1,t1,-14
  6a:	1802                	slli	a6,a6,0x20
  6c:	0000                	unimp
  6e:	3408                	fld	fa0,40(s0)
  70:	0300                	addi	s0,sp,384
  72:	3a08                	fld	fa0,48(a2)
  74:	390b3b0b          	0x390b3b0b
  78:	1c13490b          	0x1c13490b
  jal x0, default_exc_handler
  7c:	0006                	c.slli	zero,0x1
  7e:	0900                	addi	s0,sp,144
  jal x0, reset_handler
  80:	011d                	addi	sp,sp,7
  82:	1331                	addi	t1,t1,-20
  jal x0, default_exc_handler
  84:	0152                	slli	sp,sp,0x14
  86:	1755                	addi	a4,a4,-11
  jal x0, default_exc_handler
  88:	0b58                	addi	a4,sp,404
  8a:	0b59                	addi	s6,s6,22
  jal x0, default_exc_handler
  8c:	00000b57          	0xb57
  mv  x1, x0
  90:	050a                	slli	a0,a0,0x2
  92:	3100                	fld	fs0,32(a0)
  mv  x2, x1
  94:	00170213          	addi	tp,a4,1
  mv  x4, x1
  98:	0b00                	addi	s0,sp,400
  mv  x5, x1
  9a:	1755010b          	0x1755010b
  mv  x7, x1
  9e:	0000                	unimp
  mv  x8, x1
  a0:	340c                	fld	fa1,40(s0)
  mv  x9, x1
  a2:	3100                	fld	fs0,32(a0)
  mv x10, x1
  a4:	00170213          	addi	tp,a4,1
  mv x12, x1
  a8:	0d00                	addi	s0,sp,656
  mv x13, x1
  aa:	0034                	addi	a3,sp,8
  mv x14, x1
  ac:	1331                	addi	t1,t1,-20
  mv x15, x1
  ae:	0000                	unimp
  mv x16, x1
  b0:	0f0e                	slli	t5,t5,0x3
  mv x17, x1
  b2:	0b00                	addi	s0,sp,400
  mv x18, x1
  b4:	0013490b          	0x13490b
  mv x20, x1
  b8:	0f00                	addi	s0,sp,912
  mv x21, x1
  ba:	012e                	slli	sp,sp,0xb
  mv x22, x1
  bc:	0b3a0e03          	lb	t3,179(s4)
  mv x24, x1
  c0:	0b390b3b          	0xb390b3b
  mv x26, x1
  c4:	13491927          	0x13491927
  mv x28, x1
  c8:	0b20                	addi	s0,sp,408
  mv x29, x1
  ca:	1301                	addi	t1,t1,-32
  mv x30, x1
  cc:	0000                	unimp
  mv x31, x1
  ce:	0510                	addi	a2,sp,640
  la   x2, _stack_start
  d0:	0300                	addi	s0,sp,384
  d2:	3a0e                	fld	fs4,224(sp)
  d4:	390b3b0b          	0x390b3b0b
  la x26, _bss_start
  d8:	0013490b          	0x13490b
  la x27, _bss_end
  dc:	1100                	addi	s0,sp,160
  de:	0034                	addi	a3,sp,8
  bge x26, x27, zero_loop_end
  e0:	0b3a0e03          	lb	t3,179(s4)
  sw x0, 0(x26)
  e4:	0b390b3b          	0xb390b3b
  addi x26, x26, 4
  e8:	1349                	addi	t1,t1,-14
  ble x26, x27, zero_loop
  ea:	0000                	unimp
  ec:	2e12                	fld	ft8,256(sp)
  addi x10, x0, 0
  ee:	0301                	addi	t1,t1,0
  f0:	3a0e                	fld	fs4,224(sp)
  addi x11, x0, 0
  f2:	390b3b0b          	0x390b3b0b
  jal x1, main
  f6:	2019270b          	0x2019270b
  *var = 0;
  fa:	1300000b          	0x1300000b
  asm volatile(
  fe:	0034                	addi	a3,sp,8
  *var = 0;
 100:	0b3a0803          	lb	a6,179(s4)
  asm volatile(
 104:	0b390b3b          	0xb390b3b
    *var = *var + 1;
 108:	1349                	addi	t1,t1,-14
 10a:	0000                	unimp
  asm volatile(
 10c:	0100                	addi	s0,sp,128
 10e:	0011                	c.nop	4
 110:	0610                	addi	a2,sp,768
 112:	0655                	addi	a2,a2,21
 114:	0e1b0e03          	lb	t3,225(s6)
 118:	0e25                	addi	t3,t3,9
    *var = *var + 1;
 11a:	00000513          	li	a0,0
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
  .endr
   0:	010c                	addi	a1,sp,128
   2:	0000                	unimp
   4:	011a                	slli	sp,sp,0x6
   6:	0000                	unimp
   8:	0004                	0x4
   a:	e80a                	fsw	ft2,16(sp)
   c:	00009f03          	lh	t5,0(ra)
  10:	0000                	unimp
  12:	0000                	unimp
  14:	0000                	unimp
  16:	010c                	addi	a1,sp,128
  18:	0000                	unimp
  1a:	011a                	slli	sp,sp,0x6
  1c:	0000                	unimp
  1e:	0004                	0x4
  20:	d40a                	sw	sp,40(sp)
  22:	9f30                	0x9f30
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	001c                	0x1c
   2:	0000                	unimp
   4:	0002                	c.slli64	zero
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0004                	0x4
   c:	0000                	unimp
   e:	0000                	unimp
  10:	00fa                	slli	ra,ra,0x1e
  12:	0000                	unimp
  14:	0028                	addi	a0,sp,8
	...
  1e:	0000                	unimp
  20:	0024                	addi	s1,sp,8
  22:	0000                	unimp
  24:	0002                	c.slli64	zero
  26:	000001bb          	0x1bb
  2a:	0004                	0x4
  2c:	0000                	unimp
  2e:	0000                	unimp
  30:	008c                	addi	a1,sp,64
  32:	0000                	unimp
  34:	006e                	c.slli	zero,0x1b
  36:	0000                	unimp
  38:	0000                	unimp
  3a:	0000                	unimp
  3c:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00fe                	slli	ra,ra,0x1f
   2:	0000                	unimp
   4:	0100                	addi	s0,sp,128
   6:	0000                	unimp
   8:	0104                	addi	s1,sp,128
   a:	0000                	unimp
   c:	0108                	addi	a0,sp,128
   e:	0000                	unimp
  10:	010c                	addi	a1,sp,128
  12:	0000                	unimp
  14:	011a                	slli	sp,sp,0x6
	...
  1e:	0000                	unimp
  20:	00fa                	slli	ra,ra,0x1e
  22:	0000                	unimp
  24:	0122                	slli	sp,sp,0x8
	...
  2e:	0000                	unimp
  30:	ffff                	0xffff
  32:	ffff                	0xffff
  34:	0000                	unimp
  36:	0000                	unimp
  38:	008c                	addi	a1,sp,64
  3a:	0000                	unimp
  3c:	00fa                	slli	ra,ra,0x1e
  3e:	0000                	unimp
  40:	0000                	unimp
  42:	0000                	unimp
  44:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001c3          	fmadd.s	ft3,ft0,ft0,ft0,rne
   4:	00d50003          	lb	zero,13(a0)
   8:	0000                	unimp
   a:	0101                	addi	sp,sp,0
   c:	000d0efb          	0xd0efb
  10:	0101                	addi	sp,sp,0
  12:	0101                	addi	sp,sp,0
  14:	0000                	unimp
  16:	0100                	addi	s0,sp,128
  18:	0000                	unimp
  1a:	2f01                	jal	72a <_endtext+0x5f6>
  1c:	7375                	lui	t1,0xffffd
  1e:	2f72                	fld	ft10,280(sp)
  20:	6f6c                	flw	fa1,92(a4)
  22:	2f6c6163          	bltu	s8,s6,304 <_endtext+0x1d0>
  26:	6c6c6543          	0x6c6c6543
  2a:	7261                	lui	tp,0xffff8
  2c:	7369722f          	0x7369722f
  30:	672d7663          	bgeu	s10,s2,69c <_endtext+0x568>
  34:	756e                	flw	fa0,248(sp)
  36:	742d                	lui	s0,0xfffeb
  38:	636c6f6f          	jal	t5,c666e <_stack_start+0xb666e>
  3c:	6168                	flw	fa0,68(a0)
  3e:	6e69                	lui	t3,0x1a
  40:	756e672f          	0x756e672f
  44:	7369722f          	0x7369722f
  48:	34367663          	bgeu	a2,gp,394 <_endtext+0x260>
  4c:	752d                	lui	a0,0xfffeb
  4e:	6b6e                	flw	fs6,216(sp)
  50:	6f6e                	flw	ft10,216(sp)
  52:	652d6e77          	0x652d6e77
  56:	666c                	flw	fa1,76(a2)
  58:	636e692f          	0x636e692f
  5c:	756c                	flw	fa1,108(a0)
  5e:	6564                	flw	fs1,76(a0)
  60:	63616d2f          	0x63616d2f
  64:	6968                	flw	fa0,84(a0)
  66:	656e                	flw	fa0,216(sp)
  68:	2f00                	fld	fs0,24(a4)
  6a:	7375                	lui	t1,0xffffd
  6c:	2f72                	fld	ft10,280(sp)
  6e:	6f6c                	flw	fa1,92(a4)
  70:	2f6c6163          	bltu	s8,s6,352 <_endtext+0x21e>
  74:	6c6c6543          	0x6c6c6543
  78:	7261                	lui	tp,0xffff8
  7a:	7369722f          	0x7369722f
  jal x0, default_exc_handler
  7e:	672d7663          	bgeu	s10,s2,6ea <_endtext+0x5b6>
  jal x0, reset_handler
  82:	756e                	flw	fa0,248(sp)
  jal x0, default_exc_handler
  84:	742d                	lui	s0,0xfffeb
  86:	636c6f6f          	jal	t5,c66bc <_stack_start+0xb66bc>
  jal x0, default_exc_handler
  8a:	6168                	flw	fa0,68(a0)
  jal x0, default_exc_handler
  8c:	6e69                	lui	t3,0x1a
  8e:	756e672f          	0x756e672f
  mv  x1, x0
  92:	7369722f          	0x7369722f
  mv  x3, x1
  96:	34367663          	bgeu	a2,gp,3e2 <_endtext+0x2ae>
  mv  x5, x1
  9a:	752d                	lui	a0,0xfffeb
  mv  x6, x1
  9c:	6b6e                	flw	fs6,216(sp)
  mv  x7, x1
  9e:	6f6e                	flw	ft10,216(sp)
  mv  x8, x1
  a0:	652d6e77          	0x652d6e77
  mv x10, x1
  a4:	666c                	flw	fa1,76(a2)
  mv x11, x1
  a6:	636e692f          	0x636e692f
  mv x13, x1
  aa:	756c                	flw	fa1,108(a0)
  mv x14, x1
  ac:	6564                	flw	fs1,76(a0)
  mv x15, x1
  ae:	7379732f          	0x7379732f
  mv x17, x1
  b2:	0000                	unimp
  mv x18, x1
  b4:	656c                	flw	fa1,76(a0)
  mv x19, x1
  b6:	2e64                	fld	fs1,216(a2)
  mv x20, x1
  b8:	00000063          	beqz	zero,b8 <reset_handler+0x28>
  mv x22, x1
  bc:	5f00                	lw	s0,56(a4)
  mv x23, x1
  be:	6564                	flw	fs1,76(a0)
  mv x24, x1
  c0:	6166                	flw	ft2,88(sp)
  mv x25, x1
  c2:	6c75                	lui	s8,0x1d
  mv x26, x1
  c4:	5f74                	lw	a3,124(a4)
  mv x27, x1
  c6:	7974                	flw	fa3,116(a0)
  mv x28, x1
  c8:	6570                	flw	fa2,76(a0)
  mv x29, x1
  ca:	00682e73          	csrrs	t3,0x6,a6
  mv x31, x1
  ce:	0001                	nop
  la   x2, _stack_start
  d0:	5f00                	lw	s0,56(a4)
  d2:	69647473          	csrrci	s0,0x696,8
  d6:	746e                	flw	fs0,248(sp)
  la x26, _bss_start
  d8:	682e                	flw	fa6,200(sp)
  da:	0200                	addi	s0,sp,256
  la x27, _bss_end
  dc:	0000                	unimp
  de:	0500                	addi	s0,sp,640
  bge x26, x27, zero_loop_end
  e0:	0021                	c.nop	8
  e2:	0205                	addi	tp,tp,1
  sw x0, 0(x26)
  e4:	00fa                	slli	ra,ra,0x1e
  e6:	0000                	unimp
  addi x26, x26, 4
  e8:	05012403          	lw	s0,80(sp) # 1001105c <_stack_start+0x1000105c>
  ble x26, x27, zero_loop
  ec:	09010303          	lb	t1,144(sp)
  addi x10, x0, 0
  f0:	0000                	unimp
  addi x11, x0, 0
  f2:	0301                	addi	t1,t1,0
  f4:	0901                	addi	s2,s2,0
  jal x1, main
  f6:	0000                	unimp
  f8:	0501                	addi	a0,a0,0
  *var = 0;
  fa:	0608                	addi	a0,sp,768
  fc:	00090003          	lb	zero,0(s2)
 100:	0100                	addi	s0,sp,128
 102:	0305                	addi	t1,t1,1
  asm volatile(
 104:	04096603          	0x4096603
    *var = *var + 1;
 108:	0100                	addi	s0,sp,128
 10a:	0805                	addi	a6,a6,1
  asm volatile(
 10c:	02091a03          	lh	s4,32(s2)
 110:	0100                	addi	s0,sp,128
 112:	0305                	addi	t1,t1,1
 114:	04096603          	0x4096603
 118:	0100                	addi	s0,sp,128
    *var = *var + 1;
 11a:	0c05                	addi	s8,s8,1
 11c:	04091f03          	lh	t5,64(s2)
  while (1) {
 120:	0100                	addi	s0,sp,128
 122:	0305                	addi	t1,t1,1
 124:	0200                	addi	s0,sp,256
 126:	0104                	addi	s1,sp,128
 128:	0306                	slli	t1,t1,0x1
 12a:	097d                	addi	s2,s2,31
 12c:	0004                	0x4
 12e:	0501                	addi	a0,a0,0
 130:	0005                	c.nop	1
 132:	0402                	c.slli64	s0
 134:	0301                	addi	t1,t1,0
 136:	0902                	c.slli64	s2
 138:	0000                	unimp
 13a:	0501                	addi	a0,a0,0
 13c:	04020003          	lb	zero,64(tp) # ffff8040 <_stack_start+0xfffe8040>
 140:	0301                	addi	t1,t1,0
 142:	00000977          	0x977
 146:	0001                	nop
 148:	0402                	c.slli64	s0
 14a:	0301                	addi	t1,t1,0
 14c:	0978                	addi	a4,sp,156
 14e:	0000                	unimp
 150:	0001                	nop
 152:	0402                	c.slli64	s0
 154:	0301                	addi	t1,t1,0
 156:	0901                	addi	s2,s2,0
 158:	0000                	unimp
 15a:	0001                	nop
 15c:	0402                	c.slli64	s0
 15e:	0301                	addi	t1,t1,0
 160:	0902                	c.slli64	s2
 162:	0000                	unimp
 164:	0001                	nop
 166:	0402                	c.slli64	s0
 168:	0301                	addi	t1,t1,0
 16a:	0000096f          	jal	s2,16a <_endtext+0x36>
 16e:	0001                	nop
 170:	0402                	c.slli64	s0
 172:	0301                	addi	t1,t1,0
 174:	0901                	addi	s2,s2,0
 176:	0000                	unimp
 178:	0001                	nop
 17a:	0402                	c.slli64	s0
 17c:	0301                	addi	t1,t1,0
 17e:	0911                	addi	s2,s2,4
 180:	000e                	c.slli	zero,0x3
 182:	0501                	addi	a0,a0,0
 184:	0005                	c.nop	1
 186:	0402                	c.slli64	s0
 188:	0301                	addi	t1,t1,0
 18a:	090e                	slli	s2,s2,0x3
 18c:	0000                	unimp
 18e:	0501                	addi	a0,a0,0
 190:	000c                	0xc
 192:	0402                	c.slli64	s0
 194:	0601                	addi	a2,a2,0
 196:	00090003          	lb	zero,0(s2)
 19a:	0100                	addi	s0,sp,128
 19c:	1105                	addi	sp,sp,-31
 19e:	0200                	addi	s0,sp,256
 1a0:	0104                	addi	s1,sp,128
 1a2:	02090003          	lb	zero,32(s2)
 1a6:	0100                	addi	s0,sp,128
 1a8:	0a05                	addi	s4,s4,1
 1aa:	0200                	addi	s0,sp,256
 1ac:	0104                	addi	s1,sp,128
 1ae:	02090003          	lb	zero,32(s2)
 1b2:	0100                	addi	s0,sp,128
 1b4:	0905                	addi	s2,s2,1
 1b6:	0200                	addi	s0,sp,256
 1b8:	0104                	addi	s1,sp,128
 1ba:	0306                	slli	t1,t1,0x1
 1bc:	097d                	addi	s2,s2,31
 1be:	0002                	c.slli64	zero
 1c0:	0901                	addi	s2,s2,0
 1c2:	0002                	c.slli64	zero
 1c4:	0100                	addi	s0,sp,128
 1c6:	5001                	c.li	zero,-32
 1c8:	0001                	nop
 1ca:	0300                	addi	s0,sp,384
 1cc:	1d00                	addi	s0,sp,688
 1ce:	0000                	unimp
 1d0:	0100                	addi	s0,sp,128
 1d2:	fb01                	bnez	a4,e2 <_start+0xa>
 1d4:	0d0e                	slli	s10,s10,0x3
 1d6:	0100                	addi	s0,sp,128
 1d8:	0101                	addi	sp,sp,0
 1da:	0001                	nop
 1dc:	0000                	unimp
 1de:	0001                	nop
 1e0:	0100                	addi	s0,sp,128
 1e2:	6300                	flw	fs0,0(a4)
 1e4:	7472                	flw	fs0,60(sp)
 1e6:	2e30                	fld	fa2,88(a2)
 1e8:	00000053          	fadd.s	ft0,ft0,ft0,rne
 1ec:	0000                	unimp
 1ee:	0500                	addi	s0,sp,640
 1f0:	8c02                	jr	s8
 1f2:	0000                	unimp
 1f4:	1500                	addi	s0,sp,672
 1f6:	04090403          	lb	s0,64(s2)
 1fa:	0100                	addi	s0,sp,128
 1fc:	04090103          	lb	sp,64(s2)
 200:	0100                	addi	s0,sp,128
 202:	02090103          	lb	sp,32(s2)
 206:	0100                	addi	s0,sp,128
 208:	02090103          	lb	sp,32(s2)
 20c:	0100                	addi	s0,sp,128
 20e:	02090103          	lb	sp,32(s2)
 212:	0100                	addi	s0,sp,128
 214:	02090103          	lb	sp,32(s2)
 218:	0100                	addi	s0,sp,128
 21a:	02090103          	lb	sp,32(s2)
 21e:	0100                	addi	s0,sp,128
 220:	02090103          	lb	sp,32(s2)
 224:	0100                	addi	s0,sp,128
 226:	02090103          	lb	sp,32(s2)
 22a:	0100                	addi	s0,sp,128
 22c:	02090103          	lb	sp,32(s2)
 230:	0100                	addi	s0,sp,128
 232:	02090103          	lb	sp,32(s2)
 236:	0100                	addi	s0,sp,128
 238:	02090103          	lb	sp,32(s2)
 23c:	0100                	addi	s0,sp,128
 23e:	02090103          	lb	sp,32(s2)
 242:	0100                	addi	s0,sp,128
 244:	02090103          	lb	sp,32(s2)
 248:	0100                	addi	s0,sp,128
 24a:	02090103          	lb	sp,32(s2)
 24e:	0100                	addi	s0,sp,128
 250:	02090103          	lb	sp,32(s2)
 254:	0100                	addi	s0,sp,128
 256:	02090103          	lb	sp,32(s2)
 25a:	0100                	addi	s0,sp,128
 25c:	02090103          	lb	sp,32(s2)
 260:	0100                	addi	s0,sp,128
 262:	02090103          	lb	sp,32(s2)
 266:	0100                	addi	s0,sp,128
 268:	02090103          	lb	sp,32(s2)
 26c:	0100                	addi	s0,sp,128
 26e:	02090103          	lb	sp,32(s2)
 272:	0100                	addi	s0,sp,128
 274:	02090103          	lb	sp,32(s2)
 278:	0100                	addi	s0,sp,128
 27a:	02090103          	lb	sp,32(s2)
 27e:	0100                	addi	s0,sp,128
 280:	02090103          	lb	sp,32(s2)
 284:	0100                	addi	s0,sp,128
 286:	02090103          	lb	sp,32(s2)
 28a:	0100                	addi	s0,sp,128
 28c:	02090103          	lb	sp,32(s2)
 290:	0100                	addi	s0,sp,128
 292:	02090103          	lb	sp,32(s2)
 296:	0100                	addi	s0,sp,128
 298:	02090103          	lb	sp,32(s2)
 29c:	0100                	addi	s0,sp,128
 29e:	02090103          	lb	sp,32(s2)
 2a2:	0100                	addi	s0,sp,128
 2a4:	02090103          	lb	sp,32(s2)
 2a8:	0100                	addi	s0,sp,128
 2aa:	02090103          	lb	sp,32(s2)
 2ae:	0100                	addi	s0,sp,128
 2b0:	02090303          	lb	t1,32(s2)
 2b4:	0100                	addi	s0,sp,128
 2b6:	08090603          	lb	a2,128(s2)
 2ba:	0100                	addi	s0,sp,128
 2bc:	04090103          	lb	sp,64(s2)
 2c0:	0100                	addi	s0,sp,128
 2c2:	04090203          	lb	tp,64(s2)
 2c6:	0100                	addi	s0,sp,128
 2c8:	04090303          	lb	t1,64(s2)
 2cc:	0100                	addi	s0,sp,128
 2ce:	04090103          	lb	sp,64(s2)
 2d2:	0100                	addi	s0,sp,128
 2d4:	02090103          	lb	sp,32(s2)
 2d8:	0100                	addi	s0,sp,128
 2da:	04090603          	lb	a2,64(s2)
 2de:	0100                	addi	s0,sp,128
 2e0:	04090103          	lb	sp,64(s2)
 2e4:	0100                	addi	s0,sp,128
 2e6:	04090103          	lb	sp,64(s2)
 2ea:	0100                	addi	s0,sp,128
 2ec:	0409                	addi	s0,s0,2
 2ee:	0000                	unimp
 2f0:	0101                	addi	sp,sp,0
 2f2:	0500                	addi	s0,sp,640
 2f4:	0002                	c.slli64	zero
 2f6:	0000                	unimp
 2f8:	0300                	addi	s0,sp,384
 2fa:	030100cb          	fnmsub.d	ft1,ft2,fa6,ft0,rne
 2fe:	0901                	addi	s2,s2,0
 300:	007c                	addi	a5,sp,12
 302:	0301                	addi	t1,t1,0
 304:	0904                	addi	s1,sp,144
 306:	0004                	0x4
 308:	0301                	addi	t1,t1,0
 30a:	0904                	addi	s1,sp,144
 30c:	0004                	0x4
 30e:	0301                	addi	t1,t1,0
 310:	0904                	addi	s1,sp,144
 312:	0004                	0x4
 314:	0901                	addi	s2,s2,0
 316:	0004                	0x4
 318:	0100                	addi	s0,sp,128
 31a:	01              	Address 0x000000000000031a is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
  .endr
   0:	7375                	lui	t1,0xffffd
   2:	6365                	lui	t1,0x19
   4:	7500                	flw	fs0,40(a0)
   6:	65656c73          	csrrsi	s8,0x656,10
   a:	0070                	addi	a2,sp,12
   c:	6f6c                	flw	fa1,92(a4)
   e:	0073706f          	j	37814 <_stack_start+0x27814>
  12:	6e75                	lui	t3,0x1d
  14:	6e676973          	csrrsi	s2,0x6e6,14
  18:	6465                	lui	s0,0x19
  1a:	6320                	flw	fs0,64(a4)
  1c:	6168                	flw	fa0,68(a0)
  1e:	0072                	c.slli	zero,0x1c
  20:	726f6873          	csrrsi	a6,0x726,30
  24:	2074                	fld	fa3,192(s0)
  26:	6e75                	lui	t3,0x1d
  28:	6e676973          	csrrsi	s2,0x6e6,14
  2c:	6465                	lui	s0,0x19
  2e:	6920                	flw	fs0,80(a0)
  30:	746e                	flw	fs0,248(sp)
  32:	6c00                	flw	fs0,24(s0)
  34:	6465                	lui	s0,0x19
  36:	632e                	flw	ft6,200(sp)
  38:	2f00                	fld	fs0,24(a4)
  3a:	7355                	lui	t1,0xffff5
  3c:	7265                	lui	tp,0xffff9
  3e:	65622f73          	csrrs	t5,0x656,tp
  42:	6e72                	flw	ft8,28(sp)
  44:	2f64                	fld	fs1,216(a4)
  46:	7250                	flw	fa2,36(a2)
  48:	63656a6f          	jal	s4,5667e <_stack_start+0x4667e>
  4c:	7374                	flw	fa3,100(a4)
  4e:	7469672f          	0x7469672f
  52:	7568                	flw	fa0,108(a0)
  54:	2e62                	fld	ft8,24(sp)
  56:	2f6d6f63          	bltu	s10,s6,354 <_endtext+0x220>
  5a:	6270                	flw	fa2,68(a2)
  5c:	6e69                	lui	t3,0x1a
  5e:	62692f67          	0x62692f67
  62:	7865                	lui	a6,0xffff9
  64:	775f 2f62 6f73      	0x6f732f62775f
  6a:	70662f63          	0x70662f63
  6e:	612f6167          	0x612f6167
  72:	7472                	flw	fs0,60(sp)
  74:	2d79                	jal	712 <_endtext+0x5de>
  76:	3761                	jal	fffffffe <_stack_start+0xfffefffe>
  78:	312d                	jal	fffffca2 <_stack_start+0xfffefca2>
  7a:	3030                	fld	fa2,96(s0)
  jal x0, default_exc_handler
  7c:	2f77732f          	0x2f77732f
  jal x0, reset_handler
  80:	656c                	flw	fa1,76(a0)
  82:	0064                	addi	s1,sp,12
  jal x0, default_exc_handler
  84:	5f5f 6975 746e      	0x746e69755f5f
  jal x0, default_exc_handler
  8a:	745f3233          	0x745f3233
  jal x0, default_exc_handler
  8e:	6d00                	flw	fs0,24(a0)
  mv  x1, x0
  90:	6961                	lui	s2,0x18
  92:	006e                	c.slli	zero,0x1b
  mv  x2, x1
  94:	7375                	lui	t1,0xffffd
  mv  x3, x1
  96:	6365                	lui	t1,0x19
  mv  x4, x1
  98:	635f 6379 656c      	0x656c6379635f
  mv  x7, x1
  9e:	6f6c0073          	0x6f6c0073
  mv  x9, x1
  a2:	676e                	flw	fa4,216(sp)
  mv x10, x1
  a4:	6c20                	flw	fs0,88(s0)
  mv x11, x1
  a6:	20676e6f          	jal	t3,762ac <_stack_start+0x662ac>
  mv x13, x1
  aa:	6e75                	lui	t3,0x1d
  mv x14, x1
  ac:	6e676973          	csrrsi	s2,0x6e6,14
  mv x16, x1
  b0:	6465                	lui	s0,0x19
  mv x17, x1
  b2:	6920                	flw	fs0,80(a0)
  mv x18, x1
  b4:	746e                	flw	fs0,248(sp)
  mv x19, x1
  b6:	6100                	flw	fs0,0(a0)
  mv x20, x1
  b8:	6772                	flw	fa4,28(sp)
  mv x21, x1
  ba:	65640063          	beq	s0,s6,6fa <_endtext+0x5c6>
  mv x23, x1
  be:	616c                	flw	fa1,68(a0)
  mv x24, x1
  c0:	5f79                	li	t5,-2
  mv x25, x1
  c2:	6f6c                	flw	fa1,92(a4)
  mv x26, x1
  c4:	695f706f          	j	f7f58 <_stack_start+0xe7f58>
  mv x28, x1
  c8:	6562                	flw	fa0,24(sp)
  mv x29, x1
  ca:	0078                	addi	a4,sp,12
  mv x30, x1
  cc:	6f6c                	flw	fa1,92(a4)
  mv x31, x1
  ce:	676e                	flw	fa4,216(sp)
  la   x2, _stack_start
  d0:	6c20                	flw	fs0,88(s0)
  d2:	20676e6f          	jal	t3,762d8 <_stack_start+0x662d8>
  d6:	6e69                	lui	t3,0x1a
  la x26, _bss_start
  d8:	0074                	addi	a3,sp,12
  da:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
  la x27, _bss_end
  de:	20373143          	fmadd.s	ft2,fa4,ft3,ft4,rup
  bge x26, x27, zero_loop_end
  e2:	2e39                	jal	400 <_endtext+0x2cc>
  sw x0, 0(x26)
  e4:	2e32                	fld	ft8,264(sp)
  e6:	2030                	fld	fa2,64(s0)
  addi x26, x26, 4
  e8:	6d2d                	lui	s10,0xb
  ble x26, x27, zero_loop
  ea:	7261                	lui	tp,0xffff8
  ec:	723d6863          	bltu	s10,gp,81c <_endtext+0x6e8>
  addi x10, x0, 0
  f0:	3376                	fld	ft6,376(sp)
  addi x11, x0, 0
  f2:	6932                	flw	fs2,12(sp)
  f4:	636d                	lui	t1,0x1b
  jal x1, main
  f6:	2d20                	fld	fs0,88(a0)
  f8:	616d                	addi	sp,sp,240
  *var = 0;
  fa:	6962                	flw	fs2,24(sp)
  fc:	693d                	lui	s2,0xf
  asm volatile(
  fe:	706c                	flw	fa1,100(s0)
  *var = 0;
 100:	2d203233          	0x2d203233
  asm volatile(
 104:	636d                	lui	t1,0x1b
 106:	6f6d                	lui	t5,0x1b
    *var = *var + 1;
 108:	6564                	flw	fs1,76(a0)
 10a:	3d6c                	fld	fa1,248(a0)
  asm volatile(
 10c:	656d                	lui	a0,0x1b
 10e:	6164                	flw	fs1,68(a0)
 110:	796e                	flw	fs2,248(sp)
 112:	2d20                	fld	fs0,88(a0)
 114:	746d                	lui	s0,0xffffb
 116:	6e75                	lui	t3,0x1d
 118:	3d65                	jal	ffffffd0 <_stack_start+0xfffeffd0>
    *var = *var + 1;
 11a:	6f72                	flw	ft10,28(sp)
 11c:	74656b63          	bltu	a0,t1,872 <_endtext+0x73e>
  while (1) {
 120:	2d20                	fld	fs0,88(a0)
 122:	4f2d2067          	0x4f2d2067
 126:	662d2073          	csrs	0x662,s10
 12a:	6976                	flw	fs2,92(sp)
 12c:	69626973          	csrrsi	s2,0x696,4
 130:	696c                	flw	fa1,84(a0)
 132:	7974                	flw	fa3,116(a0)
 134:	683d                	lui	a6,0xf
 136:	6469                	lui	s0,0x1a
 138:	6564                	flw	fs1,76(a0)
 13a:	006e                	c.slli	zero,0x1b
 13c:	726f6873          	csrrsi	a6,0x726,30
 140:	2074                	fld	fa3,192(s0)
 142:	6e69                	lui	t3,0x1a
 144:	0074                	addi	a3,sp,12
 146:	7261                	lui	tp,0xffff8
 148:	75007667          	0x75007667
 14c:	65656c73          	csrrsi	s8,0x656,10
 150:	5f70                	lw	a2,124(a4)
 152:	6269                	lui	tp,0x1a
 154:	7865                	lui	a6,0xffff9
 156:	6300                	flw	fs0,0(a4)
 158:	7472                	flw	fs0,60(sp)
 15a:	2e30                	fld	fa2,88(a2)
 15c:	4e470053          	0x4e470053
 160:	2055                	jal	204 <_endtext+0xd0>
 162:	5341                	li	t1,-16
 164:	3220                	fld	fs0,96(a2)
 166:	332e                	fld	ft6,232(sp)
 168:	0032                	c.slli	zero,0xc

Disassembly of section .comment:

00000000 <.comment>:
  .endr
   0:	3a434347          	fmsub.d	ft6,ft6,ft4,ft7,rmm
   4:	2820                	fld	fs0,80(s0)
   6:	29554e47          	fmsub.s	ft8,fa0,fs5,ft5,rmm
   a:	3920                	fld	fs0,112(a0)
   c:	322e                	fld	ft4,232(sp)
   e:	302e                	fld	ft0,232(sp)
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	2541                	jal	680 <_endtext+0x54c>
   2:	0000                	unimp
   4:	7200                	flw	fs0,32(a2)
   6:	7369                	lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <__DYNAMIC+0x14>
   c:	0000001b          	0x1b
  10:	1004                	addi	s1,sp,32
  12:	7205                	lui	tp,0xfffe1
  14:	3376                	fld	ft6,376(sp)
  16:	6932                	flw	fs2,12(sp)
  18:	7032                	flw	ft0,44(sp)
  1a:	5f30                	lw	a2,120(a4)
  1c:	326d                	jal	fffff9c6 <_stack_start+0xfffef9c6>
  1e:	3070                	fld	fa2,224(s0)
  20:	635f 7032 0030      	0x307032635f

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	000c                	0xc
   2:	0000                	unimp
   4:	ffff                	0xffff
   6:	ffff                	0xffff
   8:	0001                	nop
   a:	7c01                	lui	s8,0xfffe0
   c:	0d01                	addi	s10,s10,0
   e:	0002                	c.slli64	zero
  10:	000c                	0xc
  12:	0000                	unimp
  14:	0000                	unimp
  16:	0000                	unimp
  18:	00fa                	slli	ra,ra,0x1e
  1a:	0000                	unimp
  1c:	0028                	addi	a0,sp,8
	...
