// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "10/18/2021 12:31:41"
                                                                                
// Verilog Test Bench template for design : BB_SYSTEM
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ps/ 1 ps
module BB_SYSTEM_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg BB_SYSTEM_CLOCK_50;
reg BB_SYSTEM_Reset_InLow;
reg BB_SYSTEM_SETBEGIN_InLow;
reg [31:0] BB_SYSTEM_THETA_InBus;
reg [31:0] BB_SYSTEM_W1_InBus;
reg [31:0] BB_SYSTEM_W2_InBus;
reg [31:0] BB_SYSTEM_W3_InBus;
reg [31:0] BB_SYSTEM_W4_InBus;
// wires                                               
wire [31:0]  BB_SYSTEM_POSX_OutBus;
wire [31:0]  BB_SYSTEM_POSY_OutBus;
wire [31:0]  BB_SYSTEM_THETA_OutBus;

// assign statements (if any)                          
BB_SYSTEM i1 (
// port map - connection between master ports and signals/registers   
	.BB_SYSTEM_CLOCK_50(BB_SYSTEM_CLOCK_50),
	.BB_SYSTEM_POSX_OutBus(BB_SYSTEM_POSX_OutBus),
	.BB_SYSTEM_POSY_OutBus(BB_SYSTEM_POSY_OutBus),
	.BB_SYSTEM_Reset_InLow(BB_SYSTEM_Reset_InLow),
	.BB_SYSTEM_SETBEGIN_InLow(BB_SYSTEM_SETBEGIN_InLow),
	.BB_SYSTEM_THETA_InBus(BB_SYSTEM_THETA_InBus),
	.BB_SYSTEM_THETA_OutBus(BB_SYSTEM_THETA_OutBus),
	.BB_SYSTEM_W1_InBus(BB_SYSTEM_W1_InBus),
	.BB_SYSTEM_W2_InBus(BB_SYSTEM_W2_InBus),
	.BB_SYSTEM_W3_InBus(BB_SYSTEM_W3_InBus),
	.BB_SYSTEM_W4_InBus(BB_SYSTEM_W4_InBus)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

