#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe5c82de0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x7fffe5cbae50_0 .var "clk", 0 0;
v0x7fffe5cbaf10_0 .var "in1", 7 0;
v0x7fffe5cbafd0_0 .var "in2", 7 0;
v0x7fffe5cbb070_0 .var "intr1", 0 0;
v0x7fffe5cbb110_0 .var "intr2", 0 0;
v0x7fffe5cbb200_0 .net "out1", 7 0, v0x7fffe5cb26a0_0;  1 drivers
v0x7fffe5cbb2c0_0 .net "out2", 7 0, v0x7fffe5cb2df0_0;  1 drivers
v0x7fffe5cbb380_0 .net "out3", 7 0, v0x7fffe5cb3530_0;  1 drivers
v0x7fffe5cbb440_0 .net "out4", 7 0, v0x7fffe5cb3ca0_0;  1 drivers
v0x7fffe5cbb500_0 .var "reset", 0 0;
S_0x7fffe5c66900 .scope module, "micpu" "cpu" 2 30, 3 1 0, S_0x7fffe5c82de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /INPUT 8 "in1"
    .port_info 5 /INPUT 8 "in2"
    .port_info 6 /OUTPUT 8 "out1"
    .port_info 7 /OUTPUT 8 "out2"
    .port_info 8 /OUTPUT 8 "out3"
    .port_info 9 /OUTPUT 8 "out4"
v0x7fffe5cb9830_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  1 drivers
v0x7fffe5cb98f0_0 .net "in1", 7 0, v0x7fffe5cbaf10_0;  1 drivers
v0x7fffe5cb9a00_0 .net "in2", 7 0, v0x7fffe5cbafd0_0;  1 drivers
v0x7fffe5cb9af0_0 .net "intr1", 0 0, v0x7fffe5cbb070_0;  1 drivers
v0x7fffe5cb9be0_0 .net "intr2", 0 0, v0x7fffe5cbb110_0;  1 drivers
v0x7fffe5cb9d20_0 .net "op_alu", 2 0, v0x7fffe5cb8a20_0;  1 drivers
v0x7fffe5cb9de0_0 .net "opcode", 15 0, L_0x7fffe5ccbd20;  1 drivers
v0x7fffe5cb9ef0_0 .net "out1", 7 0, v0x7fffe5cb26a0_0;  alias, 1 drivers
v0x7fffe5cba000_0 .net "out2", 7 0, v0x7fffe5cb2df0_0;  alias, 1 drivers
v0x7fffe5cba0c0_0 .net "out3", 7 0, v0x7fffe5cb3530_0;  alias, 1 drivers
v0x7fffe5cba1d0_0 .net "out4", 7 0, v0x7fffe5cb3ca0_0;  alias, 1 drivers
v0x7fffe5cba2e0_0 .net "pop", 0 0, v0x7fffe5cb8bb0_0;  1 drivers
v0x7fffe5cba380_0 .net "push", 0 0, v0x7fffe5cb8cf0_0;  1 drivers
v0x7fffe5cba470_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  1 drivers
v0x7fffe5cba510_0 .net "s_in", 1 0, v0x7fffe5cb8d90_0;  1 drivers
v0x7fffe5cba5d0_0 .net "s_inc", 0 0, v0x7fffe5cb8e80_0;  1 drivers
v0x7fffe5cba670_0 .net "s_inm", 1 0, v0x7fffe5cb8f70_0;  1 drivers
v0x7fffe5cba840_0 .net "s_out", 1 0, v0x7fffe5cb9010_0;  1 drivers
v0x7fffe5cba900_0 .net "s_stack", 0 0, v0x7fffe5cb9100_0;  1 drivers
v0x7fffe5cba9a0_0 .net "we3", 0 0, v0x7fffe5cb91f0_0;  1 drivers
v0x7fffe5cbaa40_0 .net "we4", 0 0, v0x7fffe5cb92e0_0;  1 drivers
v0x7fffe5cbaae0_0 .net "we_out", 0 0, v0x7fffe5cb93d0_0;  1 drivers
v0x7fffe5cbabd0_0 .net "wez", 0 0, v0x7fffe5cb9470_0;  1 drivers
v0x7fffe5cbac70_0 .net "z", 0 0, v0x7fffe5cabb10_0;  1 drivers
S_0x7fffe5c6ee90 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffe5c66900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "we_out"
    .port_info 10 /INPUT 1 "s_intr1"
    .port_info 11 /INPUT 1 "s_intr2"
    .port_info 12 /INPUT 2 "s_inm"
    .port_info 13 /INPUT 2 "s_in"
    .port_info 14 /INPUT 2 "s_out"
    .port_info 15 /INPUT 3 "op_alu"
    .port_info 16 /INPUT 8 "in1"
    .port_info 17 /INPUT 8 "in2"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "out1"
    .port_info 21 /OUTPUT 8 "out2"
    .port_info 22 /OUTPUT 8 "out3"
    .port_info 23 /OUTPUT 8 "out4"
L_0x7fffe5cbb5a0 .functor OR 1, v0x7fffe5cb8cf0_0, v0x7fffe5cbb070_0, C4<0>, C4<0>;
L_0x7fffe5ccec40 .functor AND 1, L_0x7fffe5ccde10, v0x7fffe5cb93d0_0, C4<1>, C4<1>;
L_0x7fffe5ccecb0 .functor AND 1, L_0x7fffe5cce200, v0x7fffe5cb93d0_0, C4<1>, C4<1>;
L_0x7fffe5cced70 .functor AND 1, L_0x7fffe5cce590, v0x7fffe5cb93d0_0, C4<1>, C4<1>;
L_0x7fffe5ccede0 .functor AND 1, L_0x7fffe5cce990, v0x7fffe5cb93d0_0, C4<1>, C4<1>;
L_0x7fffe5ccf2c0 .functor OR 1, v0x7fffe5cbb070_0, v0x7fffe5cbb110_0, C4<0>, C4<0>;
L_0x7f5e555a0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffe5ccf400 .functor AND 1, v0x7fffe5cbb070_0, L_0x7f5e555a0450, C4<1>, C4<1>;
L_0x7fffe5ccf470 .functor NOT 1, L_0x7fffe5ccf400, C4<0>, C4<0>, C4<0>;
L_0x7f5e555a0498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffe5ccf640 .functor AND 1, v0x7fffe5cbb110_0, L_0x7f5e555a0498, C4<1>, C4<1>;
L_0x7fffe5ccf6b0 .functor OR 1, L_0x7fffe5ccf470, L_0x7fffe5ccf640, C4<0>, C4<0>;
L_0x7f5e555a00a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5cb4da0_0 .net *"_s11", 9 0, L_0x7f5e555a00a8;  1 drivers
v0x7fffe5cb4ea0_0 .net/2u *"_s36", 0 0, L_0x7f5e555a0450;  1 drivers
v0x7fffe5cb4f80_0 .net *"_s38", 0 0, L_0x7fffe5ccf400;  1 drivers
v0x7fffe5cb5040_0 .net/2u *"_s42", 0 0, L_0x7f5e555a0498;  1 drivers
v0x7fffe5cb5120_0 .net *"_s7", 5 0, L_0x7fffe5ccbbf0;  1 drivers
v0x7fffe5cb5250_0 .var "base", 2 0;
v0x7fffe5cb5310_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5cb53b0_0 .net "d0", 0 0, L_0x7fffe5ccde10;  1 drivers
v0x7fffe5cb5480_0 .net "d1", 0 0, L_0x7fffe5cce200;  1 drivers
v0x7fffe5cb5550_0 .net "d2", 0 0, L_0x7fffe5cce590;  1 drivers
v0x7fffe5cb5620_0 .net "d3", 0 0, L_0x7fffe5cce990;  1 drivers
v0x7fffe5cb56f0_0 .net "entrada_ffz", 0 0, L_0x7fffe5cccf60;  1 drivers
v0x7fffe5cb5790_0 .net "entrada_io", 7 0, v0x7fffe5cac5a0_0;  1 drivers
v0x7fffe5cb5880_0 .net "in1", 7 0, v0x7fffe5cbaf10_0;  alias, 1 drivers
v0x7fffe5cb5920_0 .net "in2", 7 0, v0x7fffe5cbafd0_0;  alias, 1 drivers
v0x7fffe5cb59c0_0 .net "op_alu", 2 0, v0x7fffe5cb8a20_0;  alias, 1 drivers
v0x7fffe5cb5a90_0 .net "opcode", 15 0, L_0x7fffe5ccbd20;  alias, 1 drivers
v0x7fffe5cb5c40_0 .net "or_push", 0 0, L_0x7fffe5cbb5a0;  1 drivers
v0x7fffe5cb5d10_0 .net "out1", 7 0, v0x7fffe5cb26a0_0;  alias, 1 drivers
v0x7fffe5cb5de0_0 .net "out2", 7 0, v0x7fffe5cb2df0_0;  alias, 1 drivers
v0x7fffe5cb5eb0_0 .net "out3", 7 0, v0x7fffe5cb3530_0;  alias, 1 drivers
v0x7fffe5cb5f80_0 .net "out4", 7 0, v0x7fffe5cb3ca0_0;  alias, 1 drivers
v0x7fffe5cb6050_0 .net "out_timer", 0 0, v0x7fffe5caa090_0;  1 drivers
v0x7fffe5cb6120_0 .net "popsignal", 0 0, v0x7fffe5cb8bb0_0;  alias, 1 drivers
v0x7fffe5cb61f0_0 .net "pushsignal", 0 0, v0x7fffe5cb8cf0_0;  alias, 1 drivers
v0x7fffe5cb6290_0 .net "rd1", 7 0, L_0x7fffe5ccc2c0;  1 drivers
v0x7fffe5cb6330_0 .net "rd2", 7 0, L_0x7fffe5ccc9c0;  1 drivers
v0x7fffe5cb63d0_0 .net "rege1", 0 0, L_0x7fffe5ccec40;  1 drivers
v0x7fffe5cb64a0_0 .net "rege2", 0 0, L_0x7fffe5ccecb0;  1 drivers
v0x7fffe5cb6570_0 .net "rege3", 0 0, L_0x7fffe5cced70;  1 drivers
v0x7fffe5cb6640_0 .net "rege4", 0 0, L_0x7fffe5ccede0;  1 drivers
v0x7fffe5cb6710_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
v0x7fffe5cb68c0_0 .net "s_in", 1 0, v0x7fffe5cb8d90_0;  alias, 1 drivers
v0x7fffe5cb6990_0 .net "s_inc", 0 0, v0x7fffe5cb8e80_0;  alias, 1 drivers
v0x7fffe5cb6a60_0 .net "s_inm", 1 0, v0x7fffe5cb8f70_0;  alias, 1 drivers
v0x7fffe5cb6b30_0 .net "s_intr", 0 0, L_0x7fffe5ccf6b0;  1 drivers
v0x7fffe5cb6c00_0 .net "s_intr1", 0 0, v0x7fffe5cbb070_0;  alias, 1 drivers
v0x7fffe5cb6ca0_0 .net "s_intr2", 0 0, v0x7fffe5cbb110_0;  alias, 1 drivers
v0x7fffe5cb6d40_0 .net "s_out", 1 0, v0x7fffe5cb9010_0;  alias, 1 drivers
v0x7fffe5cb6e10_0 .net "s_pc", 0 0, L_0x7fffe5ccf2c0;  1 drivers
v0x7fffe5cb6ee0_0 .net "s_stack", 0 0, v0x7fffe5cb9100_0;  alias, 1 drivers
v0x7fffe5cb6fb0_0 .net "salida_alu", 7 0, v0x7fffe5cb4a80_0;  1 drivers
v0x7fffe5cb70a0_0 .net "salida_contador_programa", 9 0, v0x7fffe5ca9860_0;  1 drivers
v0x7fffe5cada40_0 .array/port v0x7fffe5cada40, 0;
v0x7fffe5cb7140_0 .net "salida_int1_reg", 9 0, v0x7fffe5cada40_0;  1 drivers
v0x7fffe5cade00_0 .array/port v0x7fffe5cade00, 0;
v0x7fffe5cb7230_0 .net "salida_int2_reg", 9 0, v0x7fffe5cade00_0;  1 drivers
v0x7fffe5cb7320_0 .net "salida_memoria_datos", 7 0, L_0x7fffe5ccd7a0;  1 drivers
v0x7fffe5cb7410_0 .net "salida_memoria_programa", 15 0, L_0x7fffe5cbb870;  1 drivers
v0x7fffe5cb74b0_0 .net "salida_mux_inc", 9 0, L_0x7fffe5cbb650;  1 drivers
v0x7fffe5cb75a0_0 .net "salida_mux_inm", 7 0, v0x7fffe5cad690_0;  1 drivers
v0x7fffe5cb7690_0 .net "salida_mux_intr", 9 0, L_0x7fffe5ccef90;  1 drivers
v0x7fffe5cb7780_0 .net "salida_mux_out", 7 0, v0x7fffe5cb14b0_0;  1 drivers
v0x7fffe5cb7840_0 .net "salida_mux_pc", 9 0, L_0x7fffe5cceea0;  1 drivers
v0x7fffe5cb7950_0 .net "salida_mux_stack", 9 0, L_0x7fffe5ccd180;  1 drivers
v0x7fffe5cb7a10_0 .net "salida_pila", 9 0, v0x7fffe5cb1c10_0;  1 drivers
v0x7fffe5cb7b20_0 .net "salida_sumador", 9 0, L_0x7fffe5cbb7d0;  1 drivers
v0x7fffe5cb7c30_0 .net "temp1", 0 0, L_0x7fffe5ccf470;  1 drivers
v0x7fffe5cb7cf0_0 .net "temp2", 0 0, L_0x7fffe5ccf640;  1 drivers
v0x7fffe5cb7db0_0 .var "umbral", 3 0;
v0x7fffe5cb7e70_0 .net "we3", 0 0, v0x7fffe5cb91f0_0;  alias, 1 drivers
v0x7fffe5cb7f10_0 .net "we4", 0 0, v0x7fffe5cb92e0_0;  alias, 1 drivers
v0x7fffe5cb7fb0_0 .net "we_out", 0 0, v0x7fffe5cb93d0_0;  alias, 1 drivers
v0x7fffe5cb8050_0 .net "wez", 0 0, v0x7fffe5cb9470_0;  alias, 1 drivers
v0x7fffe5cb80f0_0 .net "z", 0 0, v0x7fffe5cabb10_0;  alias, 1 drivers
L_0x7fffe5cbb730 .part L_0x7fffe5cbb870, 0, 10;
L_0x7fffe5ccbbf0 .part L_0x7fffe5cbb870, 10, 6;
L_0x7fffe5ccbd20 .concat [ 6 10 0 0], L_0x7fffe5ccbbf0, L_0x7f5e555a00a8;
L_0x7fffe5cccba0 .part L_0x7fffe5cbb870, 8, 4;
L_0x7fffe5cccc40 .part L_0x7fffe5cbb870, 4, 4;
L_0x7fffe5cccce0 .part L_0x7fffe5cbb870, 0, 4;
L_0x7fffe5cccfd0 .part L_0x7fffe5cbb870, 4, 8;
L_0x7fffe5ccd970 .part L_0x7fffe5cbb870, 0, 12;
L_0x7fffe5ccda60 .part L_0x7fffe5cbb870, 2, 8;
L_0x7fffe5cceb40 .part L_0x7fffe5cbb870, 0, 2;
S_0x7fffe5c185a0 .scope module, "banco_registros" "regfile" 4 55, 5 4 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffe5c76880_0 .net *"_s0", 31 0, L_0x7fffe5ccbe10;  1 drivers
v0x7fffe5c70bd0_0 .net *"_s10", 5 0, L_0x7fffe5ccc130;  1 drivers
L_0x7f5e555a0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe5c70c70_0 .net *"_s13", 1 0, L_0x7f5e555a0180;  1 drivers
L_0x7f5e555a01c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5c85c90_0 .net/2u *"_s14", 7 0, L_0x7f5e555a01c8;  1 drivers
v0x7fffe5ca8120_0 .net *"_s18", 31 0, L_0x7fffe5ccc490;  1 drivers
L_0x7f5e555a0210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5ca8250_0 .net *"_s21", 27 0, L_0x7f5e555a0210;  1 drivers
L_0x7f5e555a0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5ca8330_0 .net/2u *"_s22", 31 0, L_0x7f5e555a0258;  1 drivers
v0x7fffe5ca8410_0 .net *"_s24", 0 0, L_0x7fffe5ccc650;  1 drivers
v0x7fffe5ca84d0_0 .net *"_s26", 7 0, L_0x7fffe5ccc740;  1 drivers
v0x7fffe5ca85b0_0 .net *"_s28", 5 0, L_0x7fffe5ccc830;  1 drivers
L_0x7f5e555a00f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5ca8690_0 .net *"_s3", 27 0, L_0x7f5e555a00f0;  1 drivers
L_0x7f5e555a02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe5ca8770_0 .net *"_s31", 1 0, L_0x7f5e555a02a0;  1 drivers
L_0x7f5e555a02e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5ca8850_0 .net/2u *"_s32", 7 0, L_0x7f5e555a02e8;  1 drivers
L_0x7f5e555a0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5ca8930_0 .net/2u *"_s4", 31 0, L_0x7f5e555a0138;  1 drivers
v0x7fffe5ca8a10_0 .net *"_s6", 0 0, L_0x7fffe5ccbf50;  1 drivers
v0x7fffe5ca8ad0_0 .net *"_s8", 7 0, L_0x7fffe5ccc090;  1 drivers
v0x7fffe5ca8bb0_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5ca8c70_0 .net "ra1", 3 0, L_0x7fffe5cccba0;  1 drivers
v0x7fffe5ca8d50_0 .net "ra2", 3 0, L_0x7fffe5cccc40;  1 drivers
v0x7fffe5ca8e30_0 .net "rd1", 7 0, L_0x7fffe5ccc2c0;  alias, 1 drivers
v0x7fffe5ca8f10_0 .net "rd2", 7 0, L_0x7fffe5ccc9c0;  alias, 1 drivers
v0x7fffe5ca8ff0 .array "regb", 15 0, 7 0;
v0x7fffe5ca90b0_0 .net "wa3", 3 0, L_0x7fffe5cccce0;  1 drivers
v0x7fffe5ca9190_0 .net "wd3", 7 0, v0x7fffe5cad690_0;  alias, 1 drivers
v0x7fffe5ca9270_0 .net "we3", 0 0, v0x7fffe5cb91f0_0;  alias, 1 drivers
E_0x7fffe5bf3fe0 .event posedge, v0x7fffe5ca8bb0_0;
L_0x7fffe5ccbe10 .concat [ 4 28 0 0], L_0x7fffe5cccba0, L_0x7f5e555a00f0;
L_0x7fffe5ccbf50 .cmp/ne 32, L_0x7fffe5ccbe10, L_0x7f5e555a0138;
L_0x7fffe5ccc090 .array/port v0x7fffe5ca8ff0, L_0x7fffe5ccc130;
L_0x7fffe5ccc130 .concat [ 4 2 0 0], L_0x7fffe5cccba0, L_0x7f5e555a0180;
L_0x7fffe5ccc2c0 .functor MUXZ 8, L_0x7f5e555a01c8, L_0x7fffe5ccc090, L_0x7fffe5ccbf50, C4<>;
L_0x7fffe5ccc490 .concat [ 4 28 0 0], L_0x7fffe5cccc40, L_0x7f5e555a0210;
L_0x7fffe5ccc650 .cmp/ne 32, L_0x7fffe5ccc490, L_0x7f5e555a0258;
L_0x7fffe5ccc740 .array/port v0x7fffe5ca8ff0, L_0x7fffe5ccc830;
L_0x7fffe5ccc830 .concat [ 4 2 0 0], L_0x7fffe5cccc40, L_0x7f5e555a02a0;
L_0x7fffe5ccc9c0 .functor MUXZ 8, L_0x7f5e555a02e8, L_0x7fffe5ccc740, L_0x7fffe5ccc650, C4<>;
S_0x7fffe5ca9430 .scope module, "contador_programa" "registro" 4 37, 5 38 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffe5ca9620 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffe5ca96e0_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5ca97a0_0 .net "d", 9 0, L_0x7fffe5cceea0;  alias, 1 drivers
v0x7fffe5ca9860_0 .var "q", 9 0;
v0x7fffe5ca9920_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
E_0x7fffe5bf41e0 .event posedge, v0x7fffe5ca9920_0, v0x7fffe5ca8bb0_0;
S_0x7fffe5ca9a60 .scope module, "custom_timer" "timer" 4 166, 5 196 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 4 "umbral"
    .port_info 4 /OUTPUT 1 "out_timer"
v0x7fffe5ca9d00_0 .net "base", 2 0, v0x7fffe5cb5250_0;  1 drivers
v0x7fffe5ca9e00_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5ca9f10_0 .var "counter", 9 0;
v0x7fffe5ca9fb0_0 .var "divisor", 9 0;
v0x7fffe5caa090_0 .var "out_timer", 0 0;
v0x7fffe5caa1a0_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
v0x7fffe5caa240_0 .net "umbral", 3 0, v0x7fffe5cb7db0_0;  1 drivers
v0x7fffe5caa300_0 .var "umbral_aux", 3 0;
E_0x7fffe5c91140 .event edge, v0x7fffe5ca9d00_0;
S_0x7fffe5caa4b0 .scope module, "deco_out" "decoder24" 4 116, 5 168 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "d0"
    .port_info 2 /OUTPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "d2"
    .port_info 4 /OUTPUT 1 "d3"
L_0x7fffe5ccdba0 .functor NOT 1, L_0x7fffe5ccdb00, C4<0>, C4<0>, C4<0>;
L_0x7fffe5ccdd50 .functor NOT 1, L_0x7fffe5ccdc60, C4<0>, C4<0>, C4<0>;
L_0x7fffe5ccde10 .functor AND 1, L_0x7fffe5ccdba0, L_0x7fffe5ccdd50, C4<1>, C4<1>;
L_0x7fffe5cce010 .functor NOT 1, L_0x7fffe5ccdf70, C4<0>, C4<0>, C4<0>;
L_0x7fffe5cce200 .functor AND 1, L_0x7fffe5cce010, L_0x7fffe5cce0d0, C4<1>, C4<1>;
L_0x7fffe5cce490 .functor NOT 1, L_0x7fffe5cce3b0, C4<0>, C4<0>, C4<0>;
L_0x7fffe5cce590 .functor AND 1, L_0x7fffe5cce310, L_0x7fffe5cce490, C4<1>, C4<1>;
L_0x7fffe5cce990 .functor AND 1, L_0x7fffe5cce6f0, L_0x7fffe5cce790, C4<1>, C4<1>;
v0x7fffe5caa700_0 .net *"_s1", 0 0, L_0x7fffe5ccdb00;  1 drivers
v0x7fffe5caa800_0 .net *"_s11", 0 0, L_0x7fffe5ccdf70;  1 drivers
v0x7fffe5caa8e0_0 .net *"_s12", 0 0, L_0x7fffe5cce010;  1 drivers
v0x7fffe5caa9d0_0 .net *"_s15", 0 0, L_0x7fffe5cce0d0;  1 drivers
v0x7fffe5caaab0_0 .net *"_s19", 0 0, L_0x7fffe5cce310;  1 drivers
v0x7fffe5caabe0_0 .net *"_s2", 0 0, L_0x7fffe5ccdba0;  1 drivers
v0x7fffe5caacc0_0 .net *"_s21", 0 0, L_0x7fffe5cce3b0;  1 drivers
v0x7fffe5caada0_0 .net *"_s22", 0 0, L_0x7fffe5cce490;  1 drivers
v0x7fffe5caae80_0 .net *"_s27", 0 0, L_0x7fffe5cce6f0;  1 drivers
v0x7fffe5caaf60_0 .net *"_s29", 0 0, L_0x7fffe5cce790;  1 drivers
v0x7fffe5cab040_0 .net *"_s5", 0 0, L_0x7fffe5ccdc60;  1 drivers
v0x7fffe5cab120_0 .net *"_s6", 0 0, L_0x7fffe5ccdd50;  1 drivers
v0x7fffe5cab200_0 .net "d0", 0 0, L_0x7fffe5ccde10;  alias, 1 drivers
v0x7fffe5cab2c0_0 .net "d1", 0 0, L_0x7fffe5cce200;  alias, 1 drivers
v0x7fffe5cab380_0 .net "d2", 0 0, L_0x7fffe5cce590;  alias, 1 drivers
v0x7fffe5cab440_0 .net "d3", 0 0, L_0x7fffe5cce990;  alias, 1 drivers
v0x7fffe5cab500_0 .net "in", 1 0, L_0x7fffe5cceb40;  1 drivers
L_0x7fffe5ccdb00 .part L_0x7fffe5cceb40, 1, 1;
L_0x7fffe5ccdc60 .part L_0x7fffe5cceb40, 0, 1;
L_0x7fffe5ccdf70 .part L_0x7fffe5cceb40, 1, 1;
L_0x7fffe5cce0d0 .part L_0x7fffe5cceb40, 0, 1;
L_0x7fffe5cce310 .part L_0x7fffe5cceb40, 1, 1;
L_0x7fffe5cce3b0 .part L_0x7fffe5cceb40, 0, 1;
L_0x7fffe5cce6f0 .part L_0x7fffe5cceb40, 1, 1;
L_0x7fffe5cce790 .part L_0x7fffe5cceb40, 0, 1;
S_0x7fffe5cab680 .scope module, "ffz" "ffd" 4 70, 5 92 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffe5cab8d0_0 .net "carga", 0 0, v0x7fffe5cb9470_0;  alias, 1 drivers
v0x7fffe5cab9b0_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5caba70_0 .net "d", 0 0, L_0x7fffe5cccf60;  alias, 1 drivers
v0x7fffe5cabb10_0 .var "q", 0 0;
v0x7fffe5cabbb0_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
S_0x7fffe5cabd90 .scope module, "in" "mux4" 4 108, 5 74 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffe5cabf60 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffe5cac0f0_0 .net "d0", 7 0, v0x7fffe5cbaf10_0;  alias, 1 drivers
v0x7fffe5cac1f0_0 .net "d1", 7 0, v0x7fffe5cbafd0_0;  alias, 1 drivers
o0x7f5e555f0f78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe5cac2d0_0 .net "d2", 7 0, o0x7f5e555f0f78;  0 drivers
o0x7f5e555f0fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe5cac390_0 .net "d3", 7 0, o0x7f5e555f0fa8;  0 drivers
v0x7fffe5cac470_0 .net "s", 1 0, v0x7fffe5cb8d90_0;  alias, 1 drivers
v0x7fffe5cac5a0_0 .var "y", 7 0;
E_0x7fffe5c90ca0/0 .event edge, v0x7fffe5cac470_0, v0x7fffe5cac390_0, v0x7fffe5cac2d0_0, v0x7fffe5cac1f0_0;
E_0x7fffe5c90ca0/1 .event edge, v0x7fffe5cac0f0_0;
E_0x7fffe5c90ca0 .event/or E_0x7fffe5c90ca0/0, E_0x7fffe5c90ca0/1;
S_0x7fffe5cac740 .scope module, "inc" "mux2" 4 23, 5 64 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffe5cac910 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffe5cac9e0_0 .net "d0", 9 0, L_0x7fffe5cbb730;  1 drivers
v0x7fffe5cacae0_0 .net "d1", 9 0, L_0x7fffe5cbb7d0;  alias, 1 drivers
v0x7fffe5cacbc0_0 .net "s", 0 0, v0x7fffe5cb8e80_0;  alias, 1 drivers
v0x7fffe5cacc90_0 .net "y", 9 0, L_0x7fffe5cbb650;  alias, 1 drivers
L_0x7fffe5cbb650 .functor MUXZ 10, L_0x7fffe5cbb730, L_0x7fffe5cbb7d0, v0x7fffe5cb8e80_0, C4<>;
S_0x7fffe5cace20 .scope module, "inm" "mux4" 4 76, 5 74 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffe5cacff0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffe5cad1c0_0 .net "d0", 7 0, v0x7fffe5cb4a80_0;  alias, 1 drivers
v0x7fffe5cad2c0_0 .net "d1", 7 0, L_0x7fffe5cccfd0;  1 drivers
v0x7fffe5cad3a0_0 .net "d2", 7 0, L_0x7fffe5ccd7a0;  alias, 1 drivers
v0x7fffe5cad490_0 .net "d3", 7 0, v0x7fffe5cac5a0_0;  alias, 1 drivers
v0x7fffe5cad580_0 .net "s", 1 0, v0x7fffe5cb8f70_0;  alias, 1 drivers
v0x7fffe5cad690_0 .var "y", 7 0;
E_0x7fffe5cad130/0 .event edge, v0x7fffe5cad580_0, v0x7fffe5cac5a0_0, v0x7fffe5cad3a0_0, v0x7fffe5cad2c0_0;
E_0x7fffe5cad130/1 .event edge, v0x7fffe5cad1c0_0;
E_0x7fffe5cad130 .event/or E_0x7fffe5cad130/0, E_0x7fffe5cad130/1;
S_0x7fffe5cad830 .scope module, "int1_reg" "interruption1_reg" 4 153, 5 178 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffe5cada40 .array "intr", 1 1, 9 0;
v0x7fffe5cadb40_0 .net "out", 9 0, v0x7fffe5cada40_0;  alias, 1 drivers
S_0x7fffe5cadc60 .scope module, "int2_reg" "interruption2_reg" 4 155, 5 187 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffe5cade00 .array "intr", 1 1, 9 0;
v0x7fffe5cadf00_0 .net "out", 9 0, v0x7fffe5cade00_0;  alias, 1 drivers
S_0x7fffe5cae020 .scope module, "memoria_datos" "memory_data" 4 101, 5 139 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffe5cae2a0_0 .net *"_s0", 31 0, L_0x7fffe5ccd340;  1 drivers
v0x7fffe5cae380_0 .net *"_s11", 5 0, L_0x7fffe5ccd520;  1 drivers
v0x7fffe5cae460_0 .net *"_s12", 7 0, L_0x7fffe5ccd610;  1 drivers
L_0x7f5e555a03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe5cae550_0 .net *"_s15", 1 0, L_0x7f5e555a03c0;  1 drivers
L_0x7f5e555a0408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5cae630_0 .net/2u *"_s16", 7 0, L_0x7f5e555a0408;  1 drivers
L_0x7f5e555a0330 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5cae760_0 .net *"_s3", 19 0, L_0x7f5e555a0330;  1 drivers
L_0x7f5e555a0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe5cae840_0 .net/2u *"_s4", 31 0, L_0x7f5e555a0378;  1 drivers
v0x7fffe5cae920_0 .net *"_s6", 0 0, L_0x7fffe5ccd3e0;  1 drivers
v0x7fffe5cae9e0_0 .net *"_s8", 7 0, L_0x7fffe5ccd480;  1 drivers
v0x7fffe5caeac0_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5caeb60 .array "mem_data", 63 0, 7 0;
v0x7fffe5caec20_0 .net "ra", 11 0, L_0x7fffe5ccd970;  1 drivers
v0x7fffe5caed00_0 .net "rd1", 7 0, L_0x7fffe5ccd7a0;  alias, 1 drivers
v0x7fffe5caedc0_0 .net "wd4", 7 0, L_0x7fffe5ccc2c0;  alias, 1 drivers
v0x7fffe5caee90_0 .net "we4", 0 0, v0x7fffe5cb92e0_0;  alias, 1 drivers
L_0x7fffe5ccd340 .concat [ 12 20 0 0], L_0x7fffe5ccd970, L_0x7f5e555a0330;
L_0x7fffe5ccd3e0 .cmp/ne 32, L_0x7fffe5ccd340, L_0x7f5e555a0378;
L_0x7fffe5ccd480 .array/port v0x7fffe5caeb60, L_0x7fffe5ccd610;
L_0x7fffe5ccd520 .part L_0x7fffe5ccd970, 6, 6;
L_0x7fffe5ccd610 .concat [ 6 2 0 0], L_0x7fffe5ccd520, L_0x7f5e555a03c0;
L_0x7fffe5ccd7a0 .functor MUXZ 8, L_0x7f5e555a0408, L_0x7fffe5ccd480, L_0x7fffe5ccd3e0, C4<>;
S_0x7fffe5caf000 .scope module, "memoria_programa" "memprog" 4 44, 6 3 0, S_0x7fffe5c6ee90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffe5cbb870 .functor BUFZ 16, L_0x7fffe5ccba10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffe5caf1a0_0 .net *"_s0", 15 0, L_0x7fffe5ccba10;  1 drivers
v0x7fffe5caf2a0_0 .net *"_s2", 11 0, L_0x7fffe5ccbab0;  1 drivers
L_0x7f5e555a0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe5caf380_0 .net *"_s5", 1 0, L_0x7f5e555a0060;  1 drivers
v0x7fffe5caf440_0 .net "a", 9 0, v0x7fffe5ca9860_0;  alias, 1 drivers
v0x7fffe5caf530_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5caf620 .array "mem", 1023 0, 15 0;
v0x7fffe5caf6c0_0 .net "rd", 15 0, L_0x7fffe5cbb870;  alias, 1 drivers
L_0x7fffe5ccba10 .array/port v0x7fffe5caf620, L_0x7fffe5ccbab0;
L_0x7fffe5ccbab0 .concat [ 10 2 0 0], v0x7fffe5ca9860_0, L_0x7f5e555a0060;
S_0x7fffe5caf820 .scope module, "mux_intr" "mux2" 4 149, 5 64 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffe5caf9f0 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffe5cafac0_0 .net "d0", 9 0, v0x7fffe5cada40_0;  alias, 1 drivers
v0x7fffe5cafbb0_0 .net "d1", 9 0, v0x7fffe5cade00_0;  alias, 1 drivers
v0x7fffe5cafc80_0 .net "s", 0 0, L_0x7fffe5ccf6b0;  alias, 1 drivers
v0x7fffe5cafd50_0 .net "y", 9 0, L_0x7fffe5ccef90;  alias, 1 drivers
L_0x7fffe5ccef90 .functor MUXZ 10, v0x7fffe5cada40_0, v0x7fffe5cade00_0, L_0x7fffe5ccf6b0, C4<>;
S_0x7fffe5cafec0 .scope module, "mux_pc" "mux2" 4 145, 5 64 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffe5cb0090 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffe5cb0160_0 .net "d0", 9 0, L_0x7fffe5ccd180;  alias, 1 drivers
v0x7fffe5cb0260_0 .net "d1", 9 0, L_0x7fffe5ccef90;  alias, 1 drivers
v0x7fffe5cb0350_0 .net "s", 0 0, L_0x7fffe5ccf2c0;  alias, 1 drivers
v0x7fffe5cb0420_0 .net "y", 9 0, L_0x7fffe5cceea0;  alias, 1 drivers
L_0x7fffe5cceea0 .functor MUXZ 10, L_0x7fffe5ccd180, L_0x7fffe5ccef90, L_0x7fffe5ccf2c0, C4<>;
S_0x7fffe5cb0580 .scope module, "mux_stack" "mux2" 4 85, 5 64 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffe5cb0750 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffe5cb0820_0 .net "d0", 9 0, L_0x7fffe5cbb650;  alias, 1 drivers
v0x7fffe5cb0930_0 .net "d1", 9 0, v0x7fffe5cb1c10_0;  alias, 1 drivers
v0x7fffe5cb09f0_0 .net "s", 0 0, v0x7fffe5cb9100_0;  alias, 1 drivers
v0x7fffe5cb0ac0_0 .net "y", 9 0, L_0x7fffe5ccd180;  alias, 1 drivers
L_0x7fffe5ccd180 .functor MUXZ 10, L_0x7fffe5cbb650, v0x7fffe5cb1c10_0, v0x7fffe5cb9100_0, C4<>;
S_0x7fffe5cb0c40 .scope module, "out" "mux4" 4 112, 5 74 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffe5cb0e10 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffe5cb0fe0_0 .net "d0", 7 0, L_0x7fffe5ccc9c0;  alias, 1 drivers
v0x7fffe5cb10f0_0 .net "d1", 7 0, L_0x7fffe5ccda60;  1 drivers
o0x7f5e555f1db8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe5cb11b0_0 .net "d2", 7 0, o0x7f5e555f1db8;  0 drivers
o0x7f5e555f1de8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffe5cb12a0_0 .net "d3", 7 0, o0x7f5e555f1de8;  0 drivers
v0x7fffe5cb1380_0 .net "s", 1 0, v0x7fffe5cb9010_0;  alias, 1 drivers
v0x7fffe5cb14b0_0 .var "y", 7 0;
E_0x7fffe5cb0f50/0 .event edge, v0x7fffe5cb1380_0, v0x7fffe5cb12a0_0, v0x7fffe5cb11b0_0, v0x7fffe5cb10f0_0;
E_0x7fffe5cb0f50/1 .event edge, v0x7fffe5ca8f10_0;
E_0x7fffe5cb0f50 .event/or E_0x7fffe5cb0f50/0, E_0x7fffe5cb0f50/1;
S_0x7fffe5cb1690 .scope module, "pila" "stack" 4 92, 5 102 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffe5cb1a90_0 .net "clk", 0 0, v0x7fffe5cbae50_0;  alias, 1 drivers
v0x7fffe5cb1b50 .array "memoria_pila", 7 0, 9 0;
v0x7fffe5cb1c10_0 .var "pop", 9 0;
v0x7fffe5cb1ce0_0 .net "popsignal", 0 0, v0x7fffe5cb8bb0_0;  alias, 1 drivers
v0x7fffe5cb1d80_0 .net "push", 9 0, L_0x7fffe5ccd180;  alias, 1 drivers
v0x7fffe5cb1ee0_0 .net "pushsignal", 0 0, L_0x7fffe5cbb5a0;  alias, 1 drivers
v0x7fffe5cb1fa0_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
v0x7fffe5cb2040_0 .var "stack_pointer", 2 0;
E_0x7fffe5cb1a10/0 .event edge, v0x7fffe5cb1ce0_0, v0x7fffe5cb1ee0_0;
E_0x7fffe5cb1a10/1 .event posedge, v0x7fffe5ca9920_0;
E_0x7fffe5cb1a10 .event/or E_0x7fffe5cb1a10/0, E_0x7fffe5cb1a10/1;
S_0x7fffe5cb2220 .scope module, "reg1_out" "registro_mod" 4 123, 5 51 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe5cb23f0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffe5cb24d0_0 .net "clk", 0 0, L_0x7fffe5ccec40;  alias, 1 drivers
v0x7fffe5cb25b0_0 .net "d", 7 0, v0x7fffe5cb14b0_0;  alias, 1 drivers
v0x7fffe5cb26a0_0 .var "q", 7 0;
v0x7fffe5cb2770_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
E_0x7fffe5c90f50/0 .event negedge, v0x7fffe5cb24d0_0;
E_0x7fffe5c90f50/1 .event posedge, v0x7fffe5ca9920_0;
E_0x7fffe5c90f50 .event/or E_0x7fffe5c90f50/0, E_0x7fffe5c90f50/1;
S_0x7fffe5cb28c0 .scope module, "reg2_out" "registro_mod" 4 127, 5 51 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe5cb2a40 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffe5cb2c00_0 .net "clk", 0 0, L_0x7fffe5ccecb0;  alias, 1 drivers
v0x7fffe5cb2ce0_0 .net "d", 7 0, v0x7fffe5cb14b0_0;  alias, 1 drivers
v0x7fffe5cb2df0_0 .var "q", 7 0;
v0x7fffe5cb2eb0_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
E_0x7fffe5cb2b80/0 .event negedge, v0x7fffe5cb2c00_0;
E_0x7fffe5cb2b80/1 .event posedge, v0x7fffe5ca9920_0;
E_0x7fffe5cb2b80 .event/or E_0x7fffe5cb2b80/0, E_0x7fffe5cb2b80/1;
S_0x7fffe5cb3000 .scope module, "reg3_out" "registro_mod" 4 131, 5 51 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe5cb31d0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffe5cb3390_0 .net "clk", 0 0, L_0x7fffe5cced70;  alias, 1 drivers
v0x7fffe5cb3470_0 .net "d", 7 0, v0x7fffe5cb14b0_0;  alias, 1 drivers
v0x7fffe5cb3530_0 .var "q", 7 0;
v0x7fffe5cb3620_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
E_0x7fffe5cb3310/0 .event negedge, v0x7fffe5cb3390_0;
E_0x7fffe5cb3310/1 .event posedge, v0x7fffe5ca9920_0;
E_0x7fffe5cb3310 .event/or E_0x7fffe5cb3310/0, E_0x7fffe5cb3310/1;
S_0x7fffe5cb3770 .scope module, "reg4_out" "registro_mod" 4 135, 5 51 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffe5cb3940 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffe5cb3b00_0 .net "clk", 0 0, L_0x7fffe5ccede0;  alias, 1 drivers
v0x7fffe5cb3be0_0 .net "d", 7 0, v0x7fffe5cb14b0_0;  alias, 1 drivers
v0x7fffe5cb3ca0_0 .var "q", 7 0;
v0x7fffe5cb3d90_0 .net "reset", 0 0, v0x7fffe5cbb500_0;  alias, 1 drivers
E_0x7fffe5cb3a80/0 .event negedge, v0x7fffe5cb3b00_0;
E_0x7fffe5cb3a80/1 .event posedge, v0x7fffe5ca9920_0;
E_0x7fffe5cb3a80 .event/or E_0x7fffe5cb3a80/0, E_0x7fffe5cb3a80/1;
S_0x7fffe5cb3ee0 .scope module, "sumador" "sum" 4 29, 5 30 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f5e555a0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe5cb40d0_0 .net "a", 9 0, L_0x7f5e555a0018;  1 drivers
v0x7fffe5cb41d0_0 .net "b", 9 0, v0x7fffe5ca9860_0;  alias, 1 drivers
v0x7fffe5cb42e0_0 .net "y", 9 0, L_0x7fffe5cbb7d0;  alias, 1 drivers
L_0x7fffe5cbb7d0 .arith/sum 10, L_0x7f5e555a0018, v0x7fffe5ca9860_0;
S_0x7fffe5cb43e0 .scope module, "unidad_alu" "alu" 4 64, 7 1 0, S_0x7fffe5c6ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffe5cccf60 .functor NOT 1, L_0x7fffe5ccce30, C4<0>, C4<0>, C4<0>;
v0x7fffe5cb46c0_0 .net *"_s3", 0 0, L_0x7fffe5ccce30;  1 drivers
v0x7fffe5cb47a0_0 .net "a", 7 0, L_0x7fffe5ccc2c0;  alias, 1 drivers
v0x7fffe5cb48b0_0 .net "b", 7 0, L_0x7fffe5ccc9c0;  alias, 1 drivers
v0x7fffe5cb49a0_0 .net "op_alu", 2 0, v0x7fffe5cb8a20_0;  alias, 1 drivers
v0x7fffe5cb4a80_0 .var "s", 7 0;
v0x7fffe5cb4bb0_0 .net "y", 7 0, v0x7fffe5cb4a80_0;  alias, 1 drivers
v0x7fffe5cb4c70_0 .net "zero", 0 0, L_0x7fffe5cccf60;  alias, 1 drivers
E_0x7fffe5cb4660 .event edge, v0x7fffe5cb49a0_0, v0x7fffe5ca8f10_0, v0x7fffe5ca8e30_0;
L_0x7fffe5ccce30 .reduce/or v0x7fffe5cb4a80_0;
S_0x7fffe5cb84e0 .scope module, "unidad_control" "uc" 3 25, 8 1 0, S_0x7fffe5c66900;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "we3"
    .port_info 6 /OUTPUT 1 "wez"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /OUTPUT 1 "s_stack"
    .port_info 10 /OUTPUT 1 "we4"
    .port_info 11 /OUTPUT 1 "we_out"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 2 "s_in"
    .port_info 14 /OUTPUT 2 "s_out"
    .port_info 15 /OUTPUT 3 "op_alu"
v0x7fffe5cb88c0_0 .net "intr1", 0 0, v0x7fffe5cbb070_0;  alias, 1 drivers
v0x7fffe5cb8980_0 .net "intr2", 0 0, v0x7fffe5cbb110_0;  alias, 1 drivers
v0x7fffe5cb8a20_0 .var "op_alu", 2 0;
v0x7fffe5cb8b10_0 .net "opcode", 15 0, L_0x7fffe5ccbd20;  alias, 1 drivers
v0x7fffe5cb8bb0_0 .var "pop", 0 0;
v0x7fffe5cb8cf0_0 .var "push", 0 0;
v0x7fffe5cb8d90_0 .var "s_in", 1 0;
v0x7fffe5cb8e80_0 .var "s_inc", 0 0;
v0x7fffe5cb8f70_0 .var "s_inm", 1 0;
v0x7fffe5cb9010_0 .var "s_out", 1 0;
v0x7fffe5cb9100_0 .var "s_stack", 0 0;
v0x7fffe5cb91f0_0 .var "we3", 0 0;
v0x7fffe5cb92e0_0 .var "we4", 0 0;
v0x7fffe5cb93d0_0 .var "we_out", 0 0;
v0x7fffe5cb9470_0 .var "wez", 0 0;
v0x7fffe5cb9560_0 .net "z", 0 0, v0x7fffe5cabb10_0;  alias, 1 drivers
E_0x7fffe5cb8860 .event edge, v0x7fffe5cb5a90_0;
    .scope S_0x7fffe5ca9430;
T_0 ;
    %wait E_0x7fffe5bf41e0;
    %load/vec4 v0x7fffe5ca9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffe5ca9860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe5ca97a0_0;
    %assign/vec4 v0x7fffe5ca9860_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe5caf000;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffe5caf620 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffe5c185a0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffe5ca8ff0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffe5c185a0;
T_3 ;
    %wait E_0x7fffe5bf3fe0;
    %load/vec4 v0x7fffe5ca9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffe5ca9190_0;
    %load/vec4 v0x7fffe5ca90b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe5ca8ff0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe5cb43e0;
T_4 ;
    %wait E_0x7fffe5cb4660;
    %load/vec4 v0x7fffe5cb49a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %inv;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %load/vec4 v0x7fffe5cb48b0_0;
    %add;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %load/vec4 v0x7fffe5cb48b0_0;
    %sub;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %load/vec4 v0x7fffe5cb48b0_0;
    %and;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %load/vec4 v0x7fffe5cb48b0_0;
    %or;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffe5cb47a0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffe5cb48b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffe5cb4a80_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe5cab680;
T_5 ;
    %wait E_0x7fffe5bf41e0;
    %load/vec4 v0x7fffe5cabbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe5cabb10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe5cab8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffe5caba70_0;
    %assign/vec4 v0x7fffe5cabb10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe5cace20;
T_6 ;
    %wait E_0x7fffe5cad130;
    %load/vec4 v0x7fffe5cad580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffe5cad1c0_0;
    %assign/vec4 v0x7fffe5cad690_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffe5cad2c0_0;
    %assign/vec4 v0x7fffe5cad690_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffe5cad3a0_0;
    %assign/vec4 v0x7fffe5cad690_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffe5cad490_0;
    %assign/vec4 v0x7fffe5cad690_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe5cb1690;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb2040_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffe5cb1690;
T_8 ;
    %wait E_0x7fffe5cb1a10;
    %load/vec4 v0x7fffe5cb1fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb2040_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffe5cb1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffe5cb1d80_0;
    %load/vec4 v0x7fffe5cb2040_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffe5cb1b50, 4, 0;
    %load/vec4 v0x7fffe5cb2040_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffe5cb2040_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffe5cb1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffe5cb2040_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffe5cb2040_0, 0, 3;
    %load/vec4 v0x7fffe5cb2040_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffe5cb1b50, 4;
    %store/vec4 v0x7fffe5cb1c10_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe5cae020;
T_9 ;
    %vpi_call 5 149 "$readmemb", "memdatafile.dat", v0x7fffe5caeb60 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffe5cae020;
T_10 ;
    %wait E_0x7fffe5bf3fe0;
    %load/vec4 v0x7fffe5caee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffe5caedc0_0;
    %load/vec4 v0x7fffe5caec20_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe5caeb60, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffe5cabd90;
T_11 ;
    %wait E_0x7fffe5c90ca0;
    %load/vec4 v0x7fffe5cac470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fffe5cac0f0_0;
    %assign/vec4 v0x7fffe5cac5a0_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fffe5cac1f0_0;
    %assign/vec4 v0x7fffe5cac5a0_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fffe5cac2d0_0;
    %assign/vec4 v0x7fffe5cac5a0_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fffe5cac390_0;
    %assign/vec4 v0x7fffe5cac5a0_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffe5cb0c40;
T_12 ;
    %wait E_0x7fffe5cb0f50;
    %load/vec4 v0x7fffe5cb1380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffe5cb0fe0_0;
    %assign/vec4 v0x7fffe5cb14b0_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffe5cb10f0_0;
    %assign/vec4 v0x7fffe5cb14b0_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffe5cb11b0_0;
    %assign/vec4 v0x7fffe5cb14b0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fffe5cb12a0_0;
    %assign/vec4 v0x7fffe5cb14b0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffe5cb2220;
T_13 ;
    %wait E_0x7fffe5c90f50;
    %load/vec4 v0x7fffe5cb2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe5cb26a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffe5cb25b0_0;
    %assign/vec4 v0x7fffe5cb26a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffe5cb28c0;
T_14 ;
    %wait E_0x7fffe5cb2b80;
    %load/vec4 v0x7fffe5cb2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe5cb2df0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffe5cb2ce0_0;
    %assign/vec4 v0x7fffe5cb2df0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffe5cb3000;
T_15 ;
    %wait E_0x7fffe5cb3310;
    %load/vec4 v0x7fffe5cb3620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe5cb3530_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffe5cb3470_0;
    %assign/vec4 v0x7fffe5cb3530_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffe5cb3770;
T_16 ;
    %wait E_0x7fffe5cb3a80;
    %load/vec4 v0x7fffe5cb3d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe5cb3ca0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffe5cb3be0_0;
    %assign/vec4 v0x7fffe5cb3ca0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffe5cad830;
T_17 ;
    %vpi_call 5 182 "$readmemb", "intr1_reg.dat", v0x7fffe5cada40 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffe5cadc60;
T_18 ;
    %vpi_call 5 191 "$readmemb", "intr2_reg.dat", v0x7fffe5cade00 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffe5ca9a60;
T_19 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fffe5ca9f10_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x7fffe5ca9a60;
T_20 ;
    %wait E_0x7fffe5c91140;
    %load/vec4 v0x7fffe5ca9d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fffe5ca9fb0_0, 0, 10;
    %jmp T_20.5;
T_20.1 ;
    %pushi/vec4 256, 0, 10;
    %store/vec4 v0x7fffe5ca9fb0_0, 0, 10;
    %jmp T_20.5;
T_20.2 ;
    %pushi/vec4 128, 0, 10;
    %store/vec4 v0x7fffe5ca9fb0_0, 0, 10;
    %jmp T_20.5;
T_20.3 ;
    %pushi/vec4 320, 0, 10;
    %store/vec4 v0x7fffe5ca9fb0_0, 0, 10;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 544, 0, 10;
    %store/vec4 v0x7fffe5ca9fb0_0, 0, 10;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffe5ca9a60;
T_21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffe5caa300_0, 0, 4;
    %end;
    .thread T_21;
    .scope S_0x7fffe5ca9a60;
T_22 ;
    %wait E_0x7fffe5bf3fe0;
    %load/vec4 v0x7fffe5ca9f10_0;
    %pad/u 32;
    %load/vec4 v0x7fffe5ca9fb0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x7fffe5caa300_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v0x7fffe5caa300_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5caa090_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fffe5caa300_0;
    %store/vec4 v0x7fffe5caa300_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5caa090_0, 0, 1;
T_22.1 ;
    %load/vec4 v0x7fffe5caa300_0;
    %load/vec4 v0x7fffe5caa240_0;
    %cmp/e;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffe5caa300_0, 0, 4;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5caa090_0, 0, 1;
T_22.3 ;
    %load/vec4 v0x7fffe5ca9f10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fffe5ca9f10_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffe5c6ee90;
T_23 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffe5cb5250_0, 0, 3;
    %end;
    .thread T_23;
    .scope S_0x7fffe5c6ee90;
T_24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffe5cb7db0_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x7fffe5cb84e0;
T_25 ;
    %wait E_0x7fffe5cb8860;
    %load/vec4 v0x7fffe5cb8b10_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 16;
    %cmp/z;
    %jmp/1 T_25.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 16;
    %cmp/z;
    %jmp/1 T_25.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 16;
    %cmp/z;
    %jmp/1 T_25.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 16;
    %cmp/z;
    %jmp/1 T_25.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 16;
    %cmp/z;
    %jmp/1 T_25.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 16;
    %cmp/z;
    %jmp/1 T_25.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 16;
    %cmp/z;
    %jmp/1 T_25.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 16;
    %cmp/z;
    %jmp/1 T_25.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 16;
    %cmp/z;
    %jmp/1 T_25.8, 4;
    %dup/vec4;
    %pushi/vec4 44, 0, 16;
    %cmp/z;
    %jmp/1 T_25.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 16;
    %cmp/z;
    %jmp/1 T_25.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 16;
    %cmp/z;
    %jmp/1 T_25.11, 4;
    %dup/vec4;
    %pushi/vec4 47, 0, 16;
    %cmp/z;
    %jmp/1 T_25.12, 4;
    %jmp T_25.14;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %load/vec4 v0x7fffe5cb8b10_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %load/vec4 v0x7fffe5cb9560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
T_25.16 ;
    %jmp T_25.14;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %load/vec4 v0x7fffe5cb9560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
T_25.18 ;
    %jmp T_25.14;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %jmp T_25.14;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %load/vec4 v0x7fffe5cb8b10_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7fffe5cb8d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb93d0_0, 0, 1;
    %jmp T_25.14;
T_25.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8d90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb93d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb9010_0, 0, 2;
    %jmp T_25.14;
T_25.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8d90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb93d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe5cb9010_0, 0, 2;
    %jmp T_25.14;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cb8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb91f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb9100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cb92e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe5cb8f70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe5cb8a20_0, 0, 3;
    %jmp T_25.14;
T_25.14 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffe5c82de0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cbae50_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cbae50_0, 0, 1;
    %delay 2500, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fffe5c82de0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cbb070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cbb110_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cbb070_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cbb070_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7fffe5c82de0;
T_28 ;
    %vpi_call 2 34 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe5cbb500_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe5cbb500_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x7fffe5c82de0;
T_29 ;
    %delay 250000000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
