
---------- Begin Simulation Statistics ----------
final_tick                                50354487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843728                       # Number of bytes of host memory used
host_op_rate                                   241003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   520.71                       # Real time elapsed on the host
host_tick_rate                               96704059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    75436203                       # Number of instructions simulated
sim_ops                                     125492054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050354                       # Number of seconds simulated
sim_ticks                                 50354487000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9320986                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 71                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            515781                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9539827                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6515074                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9320986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2805912                       # Number of indirect misses.
system.cpu.branchPred.lookups                10513464                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  480795                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       272000                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45378228                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38399825                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            515863                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7269119                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16917829                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             75436203                       # Number of instructions committed
system.cpu.commit.committedOps              125492054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     47805807                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.625038                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.878126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15142033     31.67%     31.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9195242     19.23%     50.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3991242      8.35%     59.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7236899     15.14%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1035338      2.17%     76.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1316351      2.75%     79.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       609509      1.27%     80.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2010074      4.20%     84.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7269119     15.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     47805807                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 116534678                       # Number of committed integer instructions.
system.cpu.commit.loads                      39475349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         65518704     52.21%     52.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.03%     52.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.44%     53.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      3.90%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.04%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.06%     57.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.17%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.31%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.31%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34516189     27.50%     87.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9298535      7.41%     94.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      3.95%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         125492054                       # Class of committed instruction
system.cpu.commit.refs                       50419230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    75436203                       # Number of Instructions Simulated
system.cpu.committedOps                     125492054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.667511                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.667511                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              17690972                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              149051780                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10994691                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  14821200                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 526886                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6207549                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    41622482                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         18178                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    11283808                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2852                       # TLB misses on write requests
system.cpu.fetch.Branches                    10513464                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8399854                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      37759186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                169291                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       91038921                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          556                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           875                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1053772                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.208789                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11953427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6995869                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.807960                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           50241298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.060513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.574434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 25749227     51.25%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2477258      4.93%     56.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   812760      1.62%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   762252      1.52%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1963369      3.91%     63.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   956117      1.90%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2316481      4.61%     69.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   789015      1.57%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14414819     28.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             50241298                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12485129                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 14173178                       # number of floating regfile writes
system.cpu.idleCycles                          113190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               616173                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8567243                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.679288                       # Inst execution rate
system.cpu.iew.exec_refs                     52906747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11283338                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1956744                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42897888                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              22642                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             22122                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11955817                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142408995                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              41623409                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1267541                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134914161                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2855                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                136679                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 526886                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                140582                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5431                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         18042383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        24201                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        13428                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1656                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3422539                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1011936                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          13428                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       428845                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         187328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 134225634                       # num instructions consuming a value
system.cpu.iew.wb_count                     134109068                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.770955                       # average fanout of values written-back
system.cpu.iew.wb_producers                 103481905                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.663299                       # insts written-back per cycle
system.cpu.iew.wb_sent                      134458930                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                205290181                       # number of integer regfile reads
system.cpu.int_regfile_writes               101284340                       # number of integer regfile writes
system.cpu.ipc                               1.498103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.498103                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            573273      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72496074     53.23%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41546      0.03%     53.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590513      0.43%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5438414      3.99%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1182      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59387      0.04%     58.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79540      0.06%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              217169      0.16%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642500      1.21%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23453      0.02%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19279      0.01%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646281      1.21%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36740553     26.98%     87.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9720970      7.14%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5240520      3.85%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1651048      1.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136181702                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16116965                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32231536                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15836792                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           18350338                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4130415                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030330                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  850242     20.58%     20.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    149      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    99      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3265400     79.06%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11934      0.29%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1699      0.04%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              883      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              123621879                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          294650295                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    118272276                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         140988362                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  142342133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 136181702                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               66862                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16916940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            146714                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          66520                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     27044836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      50241298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.710553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10783129     21.46%     21.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8562714     17.04%     38.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6387698     12.71%     51.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6291516     12.52%     63.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5737976     11.42%     75.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5288759     10.53%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4287592      8.53%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2367519      4.71%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              534395      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        50241298                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.704460                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8400013                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           324                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          18135034                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5377126                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42897888                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11955817                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70147491                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         50354488                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2160296                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             143738378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 386331                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12974243                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                7718016                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7350                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             368971571                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              146652560                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168710153                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  18920256                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                6126685                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 526886                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15649562                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 24971775                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13770314                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        226469127                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10055                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                795                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  28590349                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            856                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    182946571                       # The number of ROB reads
system.cpu.rob.rob_writes                   287284918                       # The number of ROB writes
system.cpu.timesIdled                           36590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       483286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       968570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6106                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10913                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1089216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1089216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1089216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17019                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17019000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89720750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            438022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       306462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       158142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        159116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       278907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       476373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       977480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1453853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20304448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40488320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               60792768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           485284                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000462                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 485060     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    224      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             485284                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1897778000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         978508995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         477355989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               157364                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               310899                       # number of demand (read+write) hits
system.l2.demand_hits::total                   468263                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              157364                       # number of overall hits
system.l2.overall_hits::.cpu.data              310899                       # number of overall hits
system.l2.overall_hits::total                  468263                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15269                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1752                       # number of overall misses
system.l2.overall_misses::.cpu.data             15269                       # number of overall misses
system.l2.overall_misses::total                 17021                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    173159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1466321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1639480000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    173159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1466321000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1639480000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           159116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           326168                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               485284                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          159116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          326168                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              485284                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.046813                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035074                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.046813                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035074                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98835.045662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96032.549610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96321.015216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98835.045662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96032.549610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96321.015216                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17020                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    138139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1160889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1299028000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    138139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1160889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1299028000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.046810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035072                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.046810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035072                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78846.461187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76034.123657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76323.619271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78846.461187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76034.123657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76323.619271                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       306462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           306462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       306462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       306462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       158142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           158142                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       158142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       158142                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             36348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36348                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10913                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1035925000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1035925000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.230909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.230909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94925.776597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94925.776597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    817665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    817665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.230909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.230909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74925.776597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74925.776597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         157364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             157364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    173159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    173159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       159116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         159116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98835.045662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98835.045662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    138139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78846.461187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78846.461187                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        274551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    430396000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    430396000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       278907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        278907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98805.325987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98805.325987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    343224000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    343224000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78811.481056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78811.481056                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10878.762612                       # Cycle average of tags in use
system.l2.tags.total_refs                      968344                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.897820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1507.957661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9370.804951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.046019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.285974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.331993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.519379                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7763787                       # Number of tag accesses
system.l2.tags.data_accesses                  7763787                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         112064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1089216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       112064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17019                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2225502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19405460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21630962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2225502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2225502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2225502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19405460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21630962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    107019000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               426125250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6288.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25038.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    504.819657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.018547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.410471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          638     29.58%     29.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          283     13.12%     42.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          133      6.17%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          111      5.15%     54.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           98      4.54%     58.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      3.62%     62.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      2.83%     65.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      2.50%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          701     32.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2157                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1089216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1089216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50354366000                       # Total gap between requests
system.mem_ctrls.avgGap                    2958714.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       112064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2225501.771073549055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19405460.331668157130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48268250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    377857000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27566.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24748.30                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7325640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3893670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59219160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3974876880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1572975420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18011512320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23629803090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.269066                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46808245000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1681420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1864822000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8096760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4292145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62296500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3974876880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1635679980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17958708480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23643950745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.550027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46670218250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1681420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2002848750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8215634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8215634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8215634                       # number of overall hits
system.cpu.icache.overall_hits::total         8215634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       184220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         184220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       184220                       # number of overall misses
system.cpu.icache.overall_misses::total        184220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4664714000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4664714000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4664714000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4664714000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8399854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8399854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8399854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8399854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021931                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021931                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021931                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021931                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25321.430898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25321.430898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25321.430898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25321.430898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          330                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       158142                       # number of writebacks
system.cpu.icache.writebacks::total            158142                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        25104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        25104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       159116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       159116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       159116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       159116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3969510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3969510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3969510000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3969510000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018943                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018943                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018943                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018943                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24947.271173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24947.271173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24947.271173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24947.271173                       # average overall mshr miss latency
system.cpu.icache.replacements                 158142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8215634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8215634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       184220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        184220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4664714000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4664714000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8399854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8399854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021931                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021931                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25321.430898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25321.430898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        25104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       159116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       159116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3969510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3969510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24947.271173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24947.271173                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           925.939797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8374749                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            159115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.633309                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   925.939797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.904238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16958823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16958823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     33722094                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33722094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33722121                       # number of overall hits
system.cpu.dcache.overall_hits::total        33722121                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       781589                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         781589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       785062                       # number of overall misses
system.cpu.dcache.overall_misses::total        785062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18691693998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18691693998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18691693998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18691693998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34503683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34503683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34507183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34507183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022751                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23914.991124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23914.991124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23809.194685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23809.194685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        71108                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          487                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5644                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.598866                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.325581                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       306462                       # number of writebacks
system.cpu.dcache.writebacks::total            306462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       458894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       458894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       458894                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       458894                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       322695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       322695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       326168                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       326168                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8795033998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8795033998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9017889998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9017889998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009352                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27254.943516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27254.943516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27647.991213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27647.991213                       # average overall mshr miss latency
system.cpu.dcache.replacements                 325144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     22825438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22825438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       734261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        734261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16642620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16642620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23559699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23559699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22665.809569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22665.809569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       458824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       458824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6842540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6842540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24842.486667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24842.486667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10896656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10896656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        47328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        47328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2049073998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2049073998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43295.174062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43295.174062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1952493998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1952493998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41315.629058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41315.629058                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    222856000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    222856000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64168.154333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64168.154333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50354487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.329735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34048289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            326168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.388809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.329735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69340534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69340534                       # Number of data accesses

---------- End Simulation Statistics   ----------
