// Seed: 3725755964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3 != 1;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    inout supply1 id_4,
    output logic id_5,
    output wand id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    output uwire id_11,
    output uwire id_12,
    output wor id_13,
    output wor id_14,
    input uwire id_15,
    input tri id_16,
    input wor id_17,
    input tri1 id_18
);
  always id_5 <= "";
  if ({id_15}) begin
    wire id_20;
  end else assign id_6 = id_4;
  tri id_21 = 1, id_22, id_23, id_24 = 1;
  module_0(
      id_22, id_24, id_22, id_22, id_21, id_21
  );
  assign id_21 = 1;
endmodule
