#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct 22 22:18:06 2017
# Process ID: 2717
# Current directory: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1
# Command line: vivado -log gameslab_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gameslab_wrapper.tcl -notrace
# Log file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper.vdi
# Journal file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source gameslab_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/craigjb/Projects/ip_repo/test_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/craigjb/Projects/ip_repo/gslcd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'gameslab_processing_system7_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_xlconstant_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_rst_ps7_0_100M_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_1' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/gameslab_gslcd_0_2.dcp' for cell 'gameslab_i/gslcd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/gameslab_xlconstant_0_0.dcp' for cell 'gameslab_i/lcd_dim'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.dcp' for cell 'gameslab_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.dcp' for cell 'gameslab_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_1/gameslab_auto_pc_1.dcp' for cell 'gameslab_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/gameslab_auto_pc_0.dcp' for cell 'gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.937500 which will be rounded to 0.938 to ensure it is an integer multiple of 1 picosecond [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.809 ; gain = 339.051 ; free physical = 373 ; free virtual = 16677
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1513.836 ; gain = 89.027 ; free physical = 365 ; free virtual = 16669
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c8bb0c9d

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 149 ; free virtual = 16302
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 139 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7fbff7f3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 148 ; free virtual = 16301
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 362 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 121874b9f

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 148 ; free virtual = 16301
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 478 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 121874b9f

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 148 ; free virtual = 16301
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 121874b9f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 148 ; free virtual = 16301
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 148 ; free virtual = 16301
Ending Logic Optimization Task | Checksum: 121874b9f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1941.328 ; gain = 0.000 ; free physical = 148 ; free virtual = 16301

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e396f293

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 275 ; free virtual = 16294
Ending Power Optimization Task | Checksum: 1e396f293

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2259.461 ; gain = 318.133 ; free physical = 279 ; free virtual = 16298
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 834.652 ; free physical = 279 ; free virtual = 16298
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 276 ; free virtual = 16297
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_opt.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[10] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[5]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[11] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[6]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[12] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[7]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[13] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[8]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[5] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[0]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[6] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[1]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[7] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[2]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[8] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[3]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[9] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[4]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/readEn_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 264 ; free virtual = 16284
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7c85105

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 264 ; free virtual = 16284
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 266 ; free virtual = 16286

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8ea3185

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 266 ; free virtual = 16286

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 216eefeb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 263 ; free virtual = 16283

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 216eefeb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 263 ; free virtual = 16283
Phase 1 Placer Initialization | Checksum: 216eefeb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 263 ; free virtual = 16283

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13b726715

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 252 ; free virtual = 16272

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b726715

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 252 ; free virtual = 16272

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12db5b672

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 251 ; free virtual = 16271

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 155856844

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 251 ; free virtual = 16271

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 155856844

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 251 ; free virtual = 16271

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: dd86b743

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 251 ; free virtual = 16271

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1417a40ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 251 ; free virtual = 16271

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 176f1f6f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 250 ; free virtual = 16270

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17b432ea3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 250 ; free virtual = 16270

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17b432ea3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 250 ; free virtual = 16270

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 29d1142d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269
Phase 3 Detail Placement | Checksum: 29d1142d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2801ec7df

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2801ec7df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.558. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19c838ced

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 248 ; free virtual = 16268
Phase 4.1 Post Commit Optimization | Checksum: 19c838ced

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 248 ; free virtual = 16268

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19c838ced

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19c838ced

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bcc28d94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bcc28d94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 249 ; free virtual = 16269
Ending Placer Task | Checksum: b9de7b6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 253 ; free virtual = 16273
54 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 252 ; free virtual = 16272
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 248 ; free virtual = 16272
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 243 ; free virtual = 16264
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 251 ; free virtual = 16273
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 252 ; free virtual = 16273
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b6447b26 ConstDB: 0 ShapeSum: 39a0049 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d266b591

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 173 ; free virtual = 16194

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d266b591

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 173 ; free virtual = 16194

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d266b591

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 143 ; free virtual = 16165

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d266b591

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 143 ; free virtual = 16165
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161be97f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 138 ; free virtual = 16160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.576 | TNS=-14.462| WHS=-0.632 | THS=-41.884|

Phase 2 Router Initialization | Checksum: 11a11230c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 138 ; free virtual = 16159

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 192c81c7c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2259.461 ; gain = 0.000 ; free physical = 252 ; free virtual = 16127

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.484 | TNS=-52.209| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18dcc926d

Time (s): cpu = 00:14:45 ; elapsed = 00:07:29 . Memory (MB): peak = 2399.422 ; gain = 139.961 ; free physical = 368 ; free virtual = 15998

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.512 | TNS=-51.690| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a5014771

Time (s): cpu = 00:35:39 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 499 ; free virtual = 16008
Phase 4 Rip-up And Reroute | Checksum: 1a5014771

Time (s): cpu = 00:35:39 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 499 ; free virtual = 16008

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 167e9d8f0

Time (s): cpu = 00:35:39 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 495 ; free virtual = 16004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.484 | TNS=-52.209| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 167e9d8f0

Time (s): cpu = 00:35:40 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 493 ; free virtual = 16002

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167e9d8f0

Time (s): cpu = 00:35:40 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 493 ; free virtual = 16002
Phase 5 Delay and Skew Optimization | Checksum: 167e9d8f0

Time (s): cpu = 00:35:40 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 492 ; free virtual = 16001

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 227411209

Time (s): cpu = 00:35:40 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 489 ; free virtual = 15998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.484 | TNS=-52.209| WHS=-0.008 | THS=-0.008 |

Phase 6.1 Hold Fix Iter | Checksum: 1251ab903

Time (s): cpu = 00:35:40 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 485 ; free virtual = 15995
WARNING: [Route 35-468] The router encountered 23 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
	gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
	.. and 13 more pins.

Phase 6 Post Hold Fix | Checksum: 1a830831d

Time (s): cpu = 00:35:40 ; elapsed = 00:16:56 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 485 ; free virtual = 15994

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.924831 %
  Global Horizontal Routing Utilization  = 0.986673 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 170e6ee26

Time (s): cpu = 00:35:40 ; elapsed = 00:16:57 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 484 ; free virtual = 15993

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 170e6ee26

Time (s): cpu = 00:35:40 ; elapsed = 00:16:57 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 483 ; free virtual = 15992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f482c4e3

Time (s): cpu = 00:35:40 ; elapsed = 00:16:57 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 475 ; free virtual = 15984

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: b9ade798

Time (s): cpu = 00:35:40 ; elapsed = 00:16:57 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 469 ; free virtual = 15978
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.484 | TNS=-52.209| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b9ade798

Time (s): cpu = 00:35:40 ; elapsed = 00:16:57 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 467 ; free virtual = 15976
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:35:41 ; elapsed = 00:16:57 . Memory (MB): peak = 2506.422 ; gain = 246.961 ; free physical = 546 ; free virtual = 16055

Routing Is Done.
67 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:35:43 ; elapsed = 00:16:58 . Memory (MB): peak = 2549.316 ; gain = 289.855 ; free physical = 545 ; free virtual = 16054
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2573.227 ; gain = 0.000 ; free physical = 535 ; free virtual = 16049
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_routed.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_routed.rpt -pb gameslab_wrapper_drc_routed.pb -rpx gameslab_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file gameslab_wrapper_methodology_drc_routed.rpt -rpx gameslab_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file gameslab_wrapper_power_routed.rpt -pb gameslab_wrapper_power_summary_routed.pb -rpx gameslab_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 22:35:50 2017...
