{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588859171177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588859171186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 09:46:11 2020 " "Processing started: Thu May 07 09:46:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588859171186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859171186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859171186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588859172166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588859172166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_debouncer-rtl " "Found design unit 1: sw_debouncer-rtl" {  } { { "sw_debouncer.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185746 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_debouncer " "Found entity 1: sw_debouncer" {  } { { "sw_debouncer.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/parity_bit_calc_sm/parity_bit_calc_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_bit_calc_sm-rtl " "Found design unit 1: parity_bit_calc_sm-rtl" {  } { { "../myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185756 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_calc_sm " "Found entity 1: parity_bit_calc_sm" {  } { { "../myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/serializer_v1/serializer_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/serializer_v1/serializer_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serializer_v1-rtl " "Found design unit 1: serializer_v1-rtl" {  } { { "../myPreciousLib/serializer_v1/serializer_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185760 ""} { "Info" "ISGN_ENTITY_NAME" "1 serializer_v1 " "Found entity 1: serializer_v1" {  } { { "../myPreciousLib/serializer_v1/serializer_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/shift_reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/shift_reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg1bit-rtl " "Found design unit 1: shift_reg1bit-rtl" {  } { { "../myPreciousLib/shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185766 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg1bit " "Found entity 1: shift_reg1bit" {  } { { "../myPreciousLib/shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/pulse_gen_ena.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/pulse_gen_ena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen_ena-rtl " "Found design unit 1: pulse_gen_ena-rtl" {  } { { "../myPreciousLib/pulse_gen_ena.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185776 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen_ena " "Found entity 1: pulse_gen_ena" {  } { { "../myPreciousLib/pulse_gen_ena.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/frame_generator_xy2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/frame_generator_xy2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_generator_xy2-rtl " "Found design unit 1: frame_generator_xy2-rtl" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185776 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_generator_xy2 " "Found entity 1: frame_generator_xy2" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bitsa/ram16kx16bitsa.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bitsa/ram16kx16bitsa.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16kx16bitsA " "Found entity 1: RAM16kx16bitsA" {  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bits/ram16kx16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bits/ram16kx16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16kx16bits " "Found entity 1: RAM16kx16bits" {  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx1bit/ram16kx1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx1bit/ram16kx1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16kx1bit " "Found entity 1: RAM16kx1bit" {  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/galvo_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/galvo_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 galvo_memory-rtl " "Found design unit 1: galvo_memory-rtl" {  } { { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185806 ""} { "Info" "ISGN_ENTITY_NAME" "1 galvo_memory " "Found entity 1: galvo_memory" {  } { { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/binary_counter_v1/binary_counter_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/binary_counter_v1/binary_counter_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter_v1-rtl " "Found design unit 1: binary_counter_v1-rtl" {  } { { "../myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185816 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter_v1 " "Found entity 1: binary_counter_v1" {  } { { "../myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/mygalvo_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/mygalvo_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myGalvo_v2-rtl " "Found design unit 1: myGalvo_v2-rtl" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185826 ""} { "Info" "ISGN_ENTITY_NAME" "1 myGalvo_v2 " "Found entity 1: myGalvo_v2" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/dff2_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/dff2_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff2_sync-rtl " "Found design unit 1: dff2_sync-rtl" {  } { { "../myPreciousLib/dff2_sync.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185826 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff2_sync " "Found entity 1: dff2_sync" {  } { { "../myPreciousLib/dff2_sync.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_v1/clock_divider_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_v1/clock_divider_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_v1 " "Found entity 1: clock_divider_v1" {  } { { "clock_divider_v1/clock_divider_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5gx_devkit_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5gx_devkit_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c5gx_devkit_DUT-rtl " "Found design unit 1: c5gx_devkit_DUT-rtl" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185846 ""} { "Info" "ISGN_ENTITY_NAME" "1 c5gx_devkit_DUT " "Found entity 1: c5gx_devkit_DUT" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_devkit/pll_devkit.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_devkit/pll_devkit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_devkit " "Found entity 1: PLL_devkit" {  } { { "PLL_devkit/PLL_devkit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_devkit/pll_devkit/pll_devkit_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_devkit/pll_devkit/pll_devkit_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_devkit_0002 " "Found entity 1: PLL_devkit_0002" {  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859185860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c5gx_devkit_DUT " "Elaborating entity \"c5gx_devkit_DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588859185946 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg1 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg2 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg3 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr1 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr2 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr3 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[35..9\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[35..9\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[7\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[7\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[5\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[5\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[3\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[3\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[1\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[1\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859185946 "|c5gx_devkit_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 clock_divider_v1:inst0 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"clock_divider_v1:inst0\"" {  } { { "c5gx_devkit_DUT.vhd" "inst0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859185966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_debouncer sw_debouncer:inst0a " "Elaborating entity \"sw_debouncer\" for hierarchy \"sw_debouncer:inst0a\"" {  } { { "c5gx_devkit_DUT.vhd" "inst0a" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859185986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 sw_debouncer:inst0a\|clock_divider_v1:inst0 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"sw_debouncer:inst0a\|clock_divider_v1:inst0\"" {  } { { "sw_debouncer.vhd" "inst0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myGalvo_v2 myGalvo_v2:inst1 " "Elaborating entity \"myGalvo_v2\" for hierarchy \"myGalvo_v2:inst1\"" {  } { { "c5gx_devkit_DUT.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd36 myGalvo_v2.vhd(74) " "Verilog HDL or VHDL warning at myGalvo_v2.vhd(74): object \"gnd36\" assigned a value but never read" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588859186016 "|c5gx_devkit_DUT|myGalvo_v2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff2_sync myGalvo_v2:inst1\|dff2_sync:inst0c " "Elaborating entity \"dff2_sync\" for hierarchy \"myGalvo_v2:inst1\|dff2_sync:inst0c\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst0c" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 myGalvo_v2:inst1\|clock_divider_v1:inst1 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"myGalvo_v2:inst1\|clock_divider_v1:inst1\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 myGalvo_v2:inst1\|clock_divider_v1:inst2 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"myGalvo_v2:inst1\|clock_divider_v1:inst2\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_v1 myGalvo_v2:inst1\|binary_counter_v1:inst3 " "Elaborating entity \"binary_counter_v1\" for hierarchy \"myGalvo_v2:inst1\|binary_counter_v1:inst3\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "galvo_memory myGalvo_v2:inst1\|galvo_memory:inst4 " "Elaborating entity \"galvo_memory\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst4" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16kx16bits myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1 " "Elaborating entity \"RAM16kx16bits\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\"" {  } { { "../myGalvo_v2/galvo_memory.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ram_init_posx.hex " "Parameter \"init_file\" = \"./ram_init_posx.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186276 ""}  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588859186276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5sv1 " "Found entity 1: altsyncram_5sv1" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859186346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859186346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5sv1 myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated " "Elaborating entity \"altsyncram_5sv1\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859186636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859186636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_5sv1.tdf" "decode2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859186711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859186711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|mux_4hb:mux3 " "Elaborating entity \"mux_4hb\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|mux_4hb:mux3\"" {  } { { "db/altsyncram_5sv1.tdf" "mux3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16kx16bitsA myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2 " "Elaborating entity \"RAM16kx16bitsA\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\"" {  } { { "../myGalvo_v2/galvo_memory.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ram_init_posy.hex " "Parameter \"init_file\" = \"./ram_init_posy.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859186866 ""}  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588859186866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sv1 " "Found entity 1: altsyncram_6sv1" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859186936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859186936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sv1 myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated " "Elaborating entity \"altsyncram_6sv1\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859186936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16kx1bit myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3 " "Elaborating entity \"RAM16kx1bit\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\"" {  } { { "../myGalvo_v2/galvo_memory.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ram_init_linesync.hex " "Parameter \"init_file\" = \"./ram_init_linesync.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187376 ""}  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588859187376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k502 " "Found entity 1: altsyncram_k502" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859187466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859187466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k502 myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated " "Elaborating entity \"altsyncram_k502\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_efb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_efb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_efb " "Found entity 1: mux_efb" {  } { { "db/mux_efb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_efb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859187606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859187606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_efb myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|mux_efb:mux3 " "Elaborating entity \"mux_efb\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|mux_efb:mux3\"" {  } { { "db/altsyncram_k502.tdf" "mux3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_generator_xy2 myGalvo_v2:inst1\|frame_generator_xy2:inst5 " "Elaborating entity \"frame_generator_xy2\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst5" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_valid frame_generator_xy2.vhd(136) " "Verilog HDL or VHDL warning at frame_generator_xy2.vhd(136): object \"p2_valid\" assigned a value but never read" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588859187646 "|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen_ena myGalvo_v2:inst1\|frame_generator_xy2:inst5\|pulse_gen_ena:inst00 " "Elaborating entity \"pulse_gen_ena\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|pulse_gen_ena:inst00\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst00" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg1bit myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0aa " "Elaborating entity \"shift_reg1bit\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0aa\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst0aa" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg1bit myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab " "Elaborating entity \"shift_reg1bit\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst0ab" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_v1 myGalvo_v2:inst1\|frame_generator_xy2:inst5\|serializer_v1:inst1aa " "Elaborating entity \"serializer_v1\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|serializer_v1:inst1aa\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst1aa" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_bit_calc_sm myGalvo_v2:inst1\|frame_generator_xy2:inst5\|parity_bit_calc_sm:inst1 " "Elaborating entity \"parity_bit_calc_sm\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|parity_bit_calc_sm:inst1\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_v1 myGalvo_v2:inst1\|frame_generator_xy2:inst5\|binary_counter_v1:inst3 " "Elaborating entity \"binary_counter_v1\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|binary_counter_v1:inst3\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_devkit PLL_devkit:inst2 " "Elaborating entity \"PLL_devkit\" for hierarchy \"PLL_devkit:inst2\"" {  } { { "c5gx_devkit_DUT.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_devkit_0002 PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst " "Elaborating entity \"PLL_devkit_0002\" for hierarchy \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\"" {  } { { "PLL_devkit/PLL_devkit.v" "pll_devkit_inst" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "altera_pll_i" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588859187962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859187982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859187982 ""}  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588859187982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_rgp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rgp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_rgp " "Found entity 1: sld_ela_trigger_rgp" {  } { { "db/sld_ela_trigger_rgp.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_ela_trigger_rgp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859189226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859189226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5 " "Found entity 1: sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5" {  } { { "db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859189366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859189366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4i84 " "Found entity 1: altsyncram_4i84" {  } { { "db/altsyncram_4i84.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_4i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859191226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859191226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859191676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859191676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859191906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859191906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_89i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859192224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859192224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859192321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859192321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859192496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859192496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859192737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859192737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859192836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859192836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859192986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859192986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859193076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859193076 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859193796 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588859193936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.07.09:46:41 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl " "2020.05.07.09:46:41 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859201746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859205416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859205586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859210226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859210406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859210596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859210826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859210836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859210836 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588859211576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5e2d7827/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859211886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859211886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859211986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859211986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859212011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859212011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859212101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859212101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859212206 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859212206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859212206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859212296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859212296 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859214186 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|sr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|sr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588859214396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 500 " "Parameter TAP_DISTANCE set to 500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588859214396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588859214396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588859214396 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859214396 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588859214396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0 " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859214616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0 " "Instantiated megafunction \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859214616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 500 " "Parameter \"TAP_DISTANCE\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859214616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859214616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588859214616 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588859214616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_90v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_90v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_90v " "Found entity 1: shift_taps_90v" {  } { { "db/shift_taps_90v.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/shift_taps_90v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859214701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859214701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu91 " "Found entity 1: altsyncram_pu91" {  } { { "db/altsyncram_pu91.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_pu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859214786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859214786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1lf " "Found entity 1: cntr_1lf" {  } { { "db/cntr_1lf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_1lf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859214876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859214876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_h9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588859214966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859214966 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588859215966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg1 GND " "Pin \"ledg1\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|ledg1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg2 GND " "Pin \"ledg2\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|ledg2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg3 GND " "Pin \"ledg3\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|ledg3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr1 GND " "Pin \"ledr1\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|ledr1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr2 GND " "Pin \"ledr2\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|ledr2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr3 GND " "Pin \"ledr3\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|ledr3"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[1\] GND " "Pin \"gpio_d\[1\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[3\] GND " "Pin \"gpio_d\[3\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[5\] GND " "Pin \"gpio_d\[5\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[7\] GND " "Pin \"gpio_d\[7\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[9\] GND " "Pin \"gpio_d\[9\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[10\] GND " "Pin \"gpio_d\[10\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[11\] GND " "Pin \"gpio_d\[11\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[12\] GND " "Pin \"gpio_d\[12\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[13\] GND " "Pin \"gpio_d\[13\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[14\] GND " "Pin \"gpio_d\[14\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[15\] GND " "Pin \"gpio_d\[15\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[16\] GND " "Pin \"gpio_d\[16\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[17\] GND " "Pin \"gpio_d\[17\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[18\] GND " "Pin \"gpio_d\[18\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[19\] GND " "Pin \"gpio_d\[19\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[20\] GND " "Pin \"gpio_d\[20\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[21\] GND " "Pin \"gpio_d\[21\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[22\] GND " "Pin \"gpio_d\[22\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[23\] GND " "Pin \"gpio_d\[23\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[24\] GND " "Pin \"gpio_d\[24\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[25\] GND " "Pin \"gpio_d\[25\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[26\] GND " "Pin \"gpio_d\[26\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[27\] GND " "Pin \"gpio_d\[27\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[28\] GND " "Pin \"gpio_d\[28\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[29\] GND " "Pin \"gpio_d\[29\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[30\] GND " "Pin \"gpio_d\[30\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[31\] GND " "Pin \"gpio_d\[31\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[32\] GND " "Pin \"gpio_d\[32\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[33\] GND " "Pin \"gpio_d\[33\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[34\] GND " "Pin \"gpio_d\[34\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[35\] GND " "Pin \"gpio_d\[35\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588859216236 "|c5gx_devkit_DUT|gpio_d[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588859216236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588859216476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859216856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859217393 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 109 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1588859219822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588859219876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588859219876 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220156 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220166 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859220376 "|c5gx_devkit_DUT|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859220376 "|c5gx_devkit_DUT|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859220376 "|c5gx_devkit_DUT|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859220376 "|c5gx_devkit_DUT|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859220376 "|c5gx_devkit_DUT|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588859220376 "|c5gx_devkit_DUT|sw3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588859220376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1921 " "Implemented 1921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588859220376 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588859220376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1730 " "Implemented 1730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588859220376 ""} { "Info" "ICUT_CUT_TM_RAMS" "132 " "Implemented 132 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588859220376 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588859220376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588859220376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588859220456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 09:47:00 2020 " "Processing ended: Thu May 07 09:47:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588859220456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588859220456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588859220456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588859220456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588859223817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588859223817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 09:47:02 2020 " "Processing started: Thu May 07 09:47:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588859223817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588859223817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588859223817 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1588859224936 ""}
{ "Info" "0" "" "Project  = c5gx_devkit_DUT" {  } {  } 0 0 "Project  = c5gx_devkit_DUT" 0 0 "Fitter" 0 0 1588859224936 ""}
{ "Info" "0" "" "Revision = c5gx_devkit_DUT" {  } {  } 0 0 "Revision = c5gx_devkit_DUT" 0 0 "Fitter" 0 0 1588859224936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588859225176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588859225176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "c5gx_devkit_DUT 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"c5gx_devkit_DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588859225206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588859225256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588859225256 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1588859225396 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1 " "Atom \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1588859225426 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a1"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1588859225426 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225736 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225746 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588859225756 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a8"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588859225796 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588859225826 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588859226336 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588859226476 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 53 " "No exact pin location assignment(s) for 31 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588859226747 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1588859233066 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 940 global CLKCTRL_G8 " "PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 940 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588859233346 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588859233346 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588859233346 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588859234876 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588859234876 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588859234876 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588859234876 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1588859234876 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588859234886 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859234906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588859234906 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Node: sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sw_debouncer:inst0a\|sw_out_w sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Register sw_debouncer:inst0a\|sw_out_w is being clocked by sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859234906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588859234906 "|c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[4\] myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[4\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859234906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588859234906 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1|counter[10]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859234906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859234906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859234906 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1588859234906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588859234926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588859234926 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588859234926 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1588859234926 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588859234926 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588859234926 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588859234926 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588859234926 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588859234926 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588859234926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588859235031 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588859235031 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588859235041 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588859235046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588859235046 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588859235046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588859235306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588859235306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588859235306 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588859235460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588859239397 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1588859239946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588859244656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588859254350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588859257976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588859257976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588859259956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588859266336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588859266336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588859269816 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588859269816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588859269826 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.11 " "Total time spent on timing analysis during the Fitter is 5.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588859275325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588859275384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588859276746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588859276746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588859279306 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588859287831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/output_files/c5gx_devkit_DUT.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/output_files/c5gx_devkit_DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588859288373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6634 " "Peak virtual memory: 6634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588859290216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 09:48:10 2020 " "Processing ended: Thu May 07 09:48:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588859290216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588859290216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588859290216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588859290216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588859291601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588859291611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 09:48:11 2020 " "Processing started: Thu May 07 09:48:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588859291611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588859291611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588859291611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588859292826 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588859301876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588859302386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 09:48:22 2020 " "Processing ended: Thu May 07 09:48:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588859302386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588859302386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588859302386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588859302386 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588859303056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588859303846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588859303856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 09:48:23 2020 " "Processing started: Thu May 07 09:48:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588859303856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859303856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta c5gx_devkit_DUT -c c5gx_devkit_DUT " "Command: quartus_sta c5gx_devkit_DUT -c c5gx_devkit_DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859303856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1588859304046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859305376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859305376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859305421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859305421 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588859306086 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588859306086 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588859306086 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588859306086 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306086 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306108 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859306126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306126 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859306126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306126 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Node: sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sw_debouncer:inst0a\|sw_out_w sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Register sw_debouncer:inst0a\|sw_out_w is being clocked by sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859306126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306126 "|c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0|counter[10]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859306131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859306131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859306131 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306131 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306866 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588859306876 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306876 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1588859306876 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1588859306896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.830 " "Worst-case setup slack is 9.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859306966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859306966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 altera_reserved_tck  " "    9.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859306966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.771               0.000 clk_50  " "   11.771               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859306966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859306966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk_50  " "    0.328               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 altera_reserved_tck  " "    0.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859307006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.143 " "Worst-case recovery slack is 14.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.143               0.000 clk_50  " "   14.143               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.143               0.000 altera_reserved_tck  " "   30.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859307016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.020 " "Worst-case removal slack is 1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 altera_reserved_tck  " "    1.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517               0.000 clk_50  " "    1.517               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859307026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.599 " "Worst-case minimum pulse width slack is 8.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.599               0.000 clk_50  " "    8.599               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.082               0.000 altera_reserved_tck  " "   15.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859307036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859307036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859307091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859307091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859307091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859307091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 42.919 ns " "Worst Case Available Settling Time: 42.919 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859307091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859307091 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859307091 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1588859307096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859307151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859310866 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859311201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859311201 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859311201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859311201 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Node: sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sw_debouncer:inst0a\|sw_out_w sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Register sw_debouncer:inst0a\|sw_out_w is being clocked by sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859311201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859311201 "|c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0|counter[10]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859311206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859311206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859311206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859311206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859311961 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588859311966 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859311966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.949 " "Worst-case setup slack is 9.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 altera_reserved_tck  " "    9.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.866               0.000 clk_50  " "   11.866               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk_50  " "    0.307               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 altera_reserved_tck  " "    0.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.413 " "Worst-case recovery slack is 14.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.413               0.000 clk_50  " "   14.413               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.255               0.000 altera_reserved_tck  " "   30.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 altera_reserved_tck  " "    0.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 clk_50  " "    1.469               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.530 " "Worst-case minimum pulse width slack is 8.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.530               0.000 clk_50  " "    8.530               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.125               0.000 altera_reserved_tck  " "   15.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859312076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312076 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859312116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859312116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859312116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859312116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 43.006 ns " "Worst Case Available Settling Time: 43.006 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859312116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859312116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312116 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1588859312126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859312486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859314696 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859314906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859314906 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859314906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859314906 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Node: sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sw_debouncer:inst0a\|sw_out_w sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Register sw_debouncer:inst0a\|sw_out_w is being clocked by sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859314906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859314906 "|c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0|counter[10]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859314911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859314911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859314911 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859314911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315643 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588859315651 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.427 " "Worst-case setup slack is 13.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.427               0.000 altera_reserved_tck  " "   13.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.616               0.000 clk_50  " "   15.616               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk_50  " "    0.170               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.426 " "Worst-case recovery slack is 16.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.426               0.000 clk_50  " "   16.426               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.346               0.000 altera_reserved_tck  " "   31.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 altera_reserved_tck  " "    0.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 clk_50  " "    0.775               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.770 " "Worst-case minimum pulse width slack is 8.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.770               0.000 clk_50  " "    8.770               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.980               0.000 altera_reserved_tck  " "   14.980               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859315731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315731 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859315776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859315776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859315776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859315776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.502 ns " "Worst Case Available Settling Time: 46.502 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859315776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859315776 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859315776 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1588859315786 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\] " "Register myGalvo_v2:inst1\|binary_counter_v1:inst3\|cnt\[0\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859316076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316076 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Node: myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\] " "Register myGalvo_v2:inst1\|clock_divider_v1:inst2\|counter\[27\] is being clocked by myGalvo_v2:inst1\|clock_divider_v1:inst1\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859316076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316076 "|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1|counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Node: sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sw_debouncer:inst0a\|sw_out_w sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\] " "Register sw_debouncer:inst0a\|sw_out_w is being clocked by sw_debouncer:inst0a\|clock_divider_v1:inst0\|counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588859316076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316076 "|c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0|counter[10]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859316086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859316086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588859316086 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316946 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_devkit_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588859316956 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.758 " "Worst-case setup slack is 13.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.758               0.000 altera_reserved_tck  " "   13.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.080               0.000 clk_50  " "   16.080               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk_50  " "    0.153               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.850 " "Worst-case recovery slack is 16.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.850               0.000 clk_50  " "   16.850               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.548               0.000 altera_reserved_tck  " "   31.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859316996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859316996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.372 " "Worst-case removal slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 altera_reserved_tck  " "    0.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 clk_50  " "    0.711               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859317006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.765 " "Worst-case minimum pulse width slack is 8.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.765               0.000 clk_50  " "    8.765               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.038               0.000 altera_reserved_tck  " "   15.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588859317016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859317016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859317056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859317056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859317056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859317056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.791 ns " "Worst Case Available Settling Time: 46.791 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859317056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588859317056 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859317056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859318976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859318976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5286 " "Peak virtual memory: 5286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588859319131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 09:48:39 2020 " "Processing ended: Thu May 07 09:48:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588859319131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588859319131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588859319131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859319131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 225 s " "Quartus Prime Full Compilation was successful. 0 errors, 225 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1588859319956 ""}
