{
  "Top": "vector_add",
  "RtlTop": "vector_add",
  "RtlPrefix": "",
  "RtlSubPrefix": "vector_add_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "featrue_data": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "featrue_data",
          "name": "featrue_data",
          "usage": "data",
          "direction": "in"
        }]
    },
    "featrue_length": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "featrue_length",
          "name": "featrue_length",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weight_array": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "weight_array",
          "name": "weight_array",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_size": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "output_size",
          "name": "output_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "node_cnt": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "node_cnt",
          "name": "node_cnt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_data": {
      "index": "5",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_data",
          "name": "output_data",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_data_ap_vld",
          "name": "output_data_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_loop_merge \"vector_add\/conpute\"",
      "set_directive_top -name vector_add \"vector_add\"",
      "set_directive_allocation -type function \"worker\" 4",
      "set_directive_allocation -type function \"vector_add\/vector_add_label0\" 1",
      "set_directive_pipeline \"write_out\/write_out_label2\"",
      "set_directive_pipeline \"read_in\/read_in_label1\"",
      "set_directive_dataflow \"rerArray\"",
      "set_directive_top vector_add -name vector_add",
      "set_directive_top vector_add -name vector_add"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "vector_add"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "vector_add",
    "Version": "1.0",
    "DisplayName": "Vector_add",
    "Revision": "2112747213",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_vector_add_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/test.cpp",
      "..\/systolic.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/vector_add_entry_proc.vhd",
      "impl\/vhdl\/vector_add_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/vector_add_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/vector_add_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/vector_add_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/vector_add_rerArray.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_compute_col_proc2.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_input_batch_proc3.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2.vhd",
      "impl\/vhdl\/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/vector_add_start_for_rerArray_Loop_input_batch_proc3_U0.vhd",
      "impl\/vhdl\/vector_add.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/vector_add_entry_proc.v",
      "impl\/verilog\/vector_add_fifo_w32_d2_S.v",
      "impl\/verilog\/vector_add_fifo_w32_d3_S.v",
      "impl\/verilog\/vector_add_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/vector_add_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/vector_add_rerArray.v",
      "impl\/verilog\/vector_add_rerArray_Loop_compute_col_proc2.v",
      "impl\/verilog\/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.v",
      "impl\/verilog\/vector_add_rerArray_Loop_input_batch_proc3.v",
      "impl\/verilog\/vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W.v",
      "impl\/verilog\/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1.v",
      "impl\/verilog\/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2.v",
      "impl\/verilog\/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4.v",
      "impl\/verilog\/vector_add_start_for_rerArray_Loop_input_batch_proc3_U0.v",
      "impl\/verilog\/vector_add.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/vector_add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "featrue_data": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"featrue_data": "DATA"},
      "ports": ["featrue_data"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "featrue_data"
        }]
    },
    "featrue_length": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"featrue_length": "DATA"},
      "ports": ["featrue_length"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "featrue_length"
        }]
    },
    "weight_array": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"weight_array": "DATA"},
      "ports": ["weight_array"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "weight_array"
        }]
    },
    "output_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_size": "DATA"},
      "ports": ["output_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_size"
        }]
    },
    "node_cnt": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"node_cnt": "DATA"},
      "ports": ["node_cnt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "node_cnt"
        }]
    },
    "output_data": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_data": "DATA"},
      "ports": ["output_data"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_data"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "featrue_data": {
      "dir": "in",
      "width": "32"
    },
    "featrue_length": {
      "dir": "in",
      "width": "32"
    },
    "weight_array": {
      "dir": "in",
      "width": "32"
    },
    "output_size": {
      "dir": "in",
      "width": "32"
    },
    "node_cnt": {
      "dir": "in",
      "width": "32"
    },
    "output_data": {
      "dir": "out",
      "width": "32"
    },
    "output_data_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "vector_add",
      "Instances": [{
          "ModuleName": "rerArray",
          "InstanceName": "grp_rerArray_fu_64",
          "Instances": [
            {
              "ModuleName": "rerArray_Loop_compute_col_proc2",
              "InstanceName": "rerArray_Loop_compute_col_proc2_U0",
              "Instances": [{
                  "ModuleName": "rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute",
                  "InstanceName": "grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105"
                }]
            },
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "rerArray_Loop_input_batch_proc3",
              "InstanceName": "rerArray_Loop_input_batch_proc3_U0",
              "Instances": [
                {
                  "ModuleName": "rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1",
                  "InstanceName": "grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176"
                },
                {
                  "ModuleName": "rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4",
                  "InstanceName": "grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184"
                },
                {
                  "ModuleName": "rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2",
                  "InstanceName": "grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192"
                }
              ]
            }
          ]
        }]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rerArray_Loop_compute_col_proc2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rerArray_Loop_input_batch_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rerArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vector_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.401"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "20",
          "LatencyWorst": "36",
          "PipelineIIMin": "2",
          "PipelineIIMax": "36",
          "PipelineII": "2 ~ 36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.050"
        },
        "Loops": [{
            "Name": "PE_Compute",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "34",
            "Latency": "0 ~ 34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "168",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rerArray_Loop_compute_col_proc2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.050"
        },
        "Loops": [{
            "Name": "compute_col_compute_row",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "39",
            "PipelineDepth": "5 ~ 39"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "240",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "294",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "input_property_VITIS_LOOP_45_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "input_weight_VITIS_LOOP_54_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.688"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_3_VITIS_LOOP_62_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "73",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rerArray_Loop_input_batch_proc3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.688"
        },
        "Loops": [{
            "Name": "input_batch",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "input_turn",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              },
              {
                "Name": "VITIS_LOOP_67_5",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "~0",
          "FF": "593",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "793",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      },
      "rerArray": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.050"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "1630",
          "AVAIL_FF": "35200",
          "UTIL_FF": "4",
          "LUT": "1701",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vector_add": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.050"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "1635",
          "AVAIL_FF": "35200",
          "UTIL_FF": "4",
          "LUT": "1716",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-29 23:33:40 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
