AArch64 W+RWC.F.FF+cachesyncisb+dmb.sy+po
"CacheSyncIsbdWW Iffe DMB.SYdRR Fife PodWR Fife"
Cycle=PodWR Fife CacheSyncIsbdWW Iffe DMB.SYdRR Fife
Relax=Iffe Fife
Safe=PodWR DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fif Fif
Orig=CacheSyncIsbdWW Iffe DMB.SYdRR Fife PodWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself06; 0:X2=P1:Lself07;
2:X0=0x14000001; 2:X1=P1:Lself08;
}
 P0          | P1        | P2          ;
 STR W0,[X1] | Lself07:  | STR W0,[X1] ;
 DC CVAU,X1  | B L00     | Lself06:    ;
 DSB ISH     | MOV W0,#2 | B L04       ;
 IC IVAU,X1  | B L01     | MOV W2,#2   ;
 DSB ISH     | L00:      | B L05       ;
 ISB         | MOV W0,#1 | L04:        ;
 STR W0,[X2] | L01:      | MOV W2,#1   ;
             | DMB SY    | L05:        ;
             | Lself08:  |             ;
             | B L02     |             ;
             | MOV W1,#2 |             ;
             | B L03     |             ;
             | L02:      |             ;
             | MOV W1,#1 |             ;
             | L03:      |             ;
exists
(1:X0=0x2 /\ 1:X1=0x1 /\ 2:X2=0x1)
