module registerfile(
    input clk,
    input [4:0] a1,
    input [4:0] a2,
    input [4:0] a3,
    input we3,
    input  [31:0] wd3,

    output  [31:0] rd1,
    output  [31:0] rd2     
);
reg [31:0] rf [31:0];

//read instruction-combinational circuit
assign rd1=(a1!=0)?rf[a1]:32'b0;
assign rd2=(a2!=0)?rf[a2]:32'b0;

//write instruction-sequential circuit
always @(posedge clk)
begin
    if(we3 && a3!=0)
    rf[a3]<=wd3;
end
endmodule
