// Seed: 1041150168
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_5 = 32'd63
);
  parameter id_1 = 1;
  wire id_2, id_3;
  wire  id_4;
  logic _id_5;
  ;
  logic id_6[(  1  )  ?  id_1  .  id_5  #  (  -1  ) : -1 : 1] = 1;
  assign id_6 = -1;
  wire [id_5 : 1] id_7, id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd51,
    parameter id_5 = 32'd76,
    parameter id_6 = 32'd83
) (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 _id_3,
    output wand id_4,
    input uwire _id_5[id_5 : -1],
    input tri1 _id_6,
    input supply1 id_7,
    output wire id_8
);
  tri0 id_10 = -1;
  module_0 modCall_1 ();
  wire [1 : id_3  .  id_6  ==  id_6] id_11;
  parameter id_12 = 1;
endmodule : SymbolIdentifier
