/**
 * @copyright (c) 2003 - 2022, Goodix Co., Ltd. All rights reserved.
 * 
 * @file    gh3x_demo_regarray.c
 * 
 * @brief   gh3x driver lib reg config array
 * 
 * @author  Gooidx Iot Team
 * 
 */

#include "gh3x_demo_config.h"
#include "gh3x_demo_inner.h"

/// HR  SPO2
const STReg gh3x_reglist0[] =
{
{0x000c,0x001f},//RG_FASTEST_SAMPLE_RATE:31, 
{0x0020,0x8006},//RG_ADT_CTRL_CFG_NUM0:6 : ppg_cfg_6, RG_ADT_CTRL_ADC_NUM0:0:ADC0, RG_ADT_CTRL_CFG_NUM1:0 : ppg_cfg_0, RG_ADT_CTRL_ADC_NUM1:0:ADC0, 
{0x0022,0x01ff},//DATA_CHECK_EN:ppg_check_en|ppg_bg_check_en|temp_check_en|ecg_check_en|lead_check_en|pres_check_en|bia_check_en|gsr_check_en|precheck_check_en, 
{0x0026,0x0001},//RG_DATA_PACKET_EN:0: ppg, 
{0x0030,0x80f0},//FIFO_WATER_LINE:240, 
{0x0340,0x0233},//LEDDRV0_FS:3: 200mA, LEDDRV1_FS:3: 200mA, 
{0x0344,0x0233},//LEDDRV2_FS:3: 200mA, LEDDRV3_FS:3: 200mA, 
{0x0518,0x0001},//RG_PROX_EN:1, 
{0x051a,0xec3e},//WEAR_ON_THR:8907838, 
{0x051c,0x0087},//WEAR_ON_THR:8907838, 
{0x051e,0x5f0f},//WEAR_OFF_THR:8806159, 
{0x0520,0x0086},//WEAR_OFF_THR:8806159, 
{0x052c,0x0900},//COMFIRM TIME:0, COMFIRM TIME:9, 
{0x052e,0x0102},//RG_WEARON_AS0_SEL:2: PPG0, RG_WEARON_AS1_SEL:0: logic1, RG_WEARON_OS0_SEL:0: logic0, RG_WEARON_OS1_SEL:0: logic0, RG_WEARON_LOGIC_SEL:1: or, 
{0x0530,0x0102},//RG_WEAROFF_AS0_SEL:2: PPG0, RG_WEAROFF_AS1_SEL:0: logic1, RG_WEAROFF_OS0_SEL:0: logic0, RG_WEAROFF_OS1_SEL:0: logic0, RG_WEAROFF_LOGIC_SEL:1: or, 
{0x0602,0xcc00},//RG_FIFO_FULL_EN:1, RG_FIFO_OV_EN:1, RG_LED_TUNE_FAIL_EN:0, RG_LED_TUNE_DONE_EN:0, RG_WEARON_EN:1, RG_WEAROFF_EN:1, 
{0x0b90,0x0001},//RG_LED_ADJ_MODE:1: mode 1, 
{0x0c00,0x0100},//RG_SLOT_INDEX0:0 : ppg_cfg_0, RG_SLOT_INDEX1:1 : ppg_cfg_1, 
{0x0c02,0x0302},//RG_SLOT_INDEX2:2 : ppg_cfg_2, RG_SLOT_INDEX3:3 : ppg_cfg_3, 
{0x0c28,0x27b3},//slot cfg num:0,SAMPLE_RATE_DIVIDER:39, FIFO_EN:1, DCMT_EN:1, DCMT_MA_EN:1, DCMT_DNSAMPLE_EN:0, RX0_EN:1, RX1_EN:1, 
{0x0c2a,0x0609},//slot cfg num:0,RX0_PD_SEL:0:PD0|3:PD3, RX1_PD_SEL:1:PD1|2:PD2, 
{0x0c2c,0x0000},//slot cfg num:0,RX2_PD_SEL:, RX3_PD_SEL:, 
{0x0c2e,0x6105},//slot cfg num:0,BG CANCEL ENABLE:1, DC CANCEL ENABLE:0, ADC_INT:78.8us, LED_AGC_SRC:ADC0, LED_AGC_EN:drv0, 
{0x0c30,0x5555},//slot cfg num:0,RX0_TIA:250k, RX1_TIA:250k, RX2_TIA:250k, RX3_TIA:250k, 
{0x0c3a,0x0026},//slot cfg num:0,DRV0_CURRENT(mA):29.8039, DRV1_CURRENT(mA):0, 
{0x0c3e,0x0901},//slot cfg num:0,LED_SELECT:LED_0|LED_12, 
{0x0c40,0x1abf},//slot cfg num:0,ADJ_UP_LIMIT:150, ADJ_DOWN_LIMIT:20, 
{0x0c44,0x27b3},//slot cfg num:1,SAMPLE_RATE_DIVIDER:39, FIFO_EN:1, DCMT_EN:1, DCMT_MA_EN:1, DCMT_DNSAMPLE_EN:0, RX0_EN:1, RX1_EN:1, 
{0x0c46,0x0609},//slot cfg num:1,RX0_PD_SEL:0:PD0|3:PD3, RX1_PD_SEL:1:PD1|2:PD2, 
{0x0c48,0x0000},//slot cfg num:1,RX2_PD_SEL:, RX3_PD_SEL:, 
{0x0c4a,0x6105},//slot cfg num:1,BG CANCEL ENABLE:1, DC CANCEL ENABLE:0, ADC_INT:78.8us, LED_AGC_SRC:ADC0, LED_AGC_EN:drv0, 
{0x0c4c,0x5555},//slot cfg num:1,RX0_TIA:250k, RX1_TIA:250k, RX2_TIA:250k, RX3_TIA:250k, 
{0x0c56,0x0026},//slot cfg num:1,DRV0_CURRENT(mA):29.8039, DRV1_CURRENT(mA):0, 
{0x0c5a,0x0601},//slot cfg num:1,LED_SELECT:LED_4|LED_8, 
{0x0c5c,0x1abf},//slot cfg num:1,ADJ_UP_LIMIT:150, ADJ_DOWN_LIMIT:20, 
{0x0c60,0x27b3},//slot cfg num:2,SAMPLE_RATE_DIVIDER:39, FIFO_EN:1, DCMT_EN:1, DCMT_MA_EN:1, DCMT_DNSAMPLE_EN:0, RX0_EN:1, RX1_EN:1, 
{0x0c62,0x0102},//slot cfg num:2,RX0_PD_SEL:1:PD1, RX1_PD_SEL:0:PD0, 
{0x0c64,0x0000},//slot cfg num:2,RX2_PD_SEL:, RX3_PD_SEL:, 
{0x0c66,0x6808},//slot cfg num:2,BG CANCEL ENABLE:1, DC CANCEL ENABLE:0, ADC_INT:315.1us, LED_AGC_SRC:ADC0, LED_AGC_EN:drv3, 
{0x0c68,0x1111},//slot cfg num:2,RX0_TIA:15.625k, RX1_TIA:15.625k, RX2_TIA:15.625k, RX3_TIA:15.625k, 
{0x0c74,0x1a00},//slot cfg num:2,DRV3_CURRENT(mA):20.3922, 
{0x0c76,0x0440},//slot cfg num:2,LED_SELECT:LED_11, 
{0x0c78,0x1abf},//slot cfg num:2,ADJ_UP_LIMIT:150, ADJ_DOWN_LIMIT:20, 
{0x0c7c,0x27b3},//slot cfg num:3,SAMPLE_RATE_DIVIDER:39, FIFO_EN:1, DCMT_EN:1, DCMT_MA_EN:1, DCMT_DNSAMPLE_EN:0, RX0_EN:1, RX1_EN:1, 
{0x0c7e,0x0102},//slot cfg num:3,RX0_PD_SEL:1:PD1, RX1_PD_SEL:0:PD0, 
{0x0c80,0x0000},//slot cfg num:3,RX2_PD_SEL:, RX3_PD_SEL:, 
{0x0c82,0x6808},//slot cfg num:3,BG CANCEL ENABLE:1, DC CANCEL ENABLE:0, ADC_INT:315.1us, LED_AGC_SRC:ADC0, LED_AGC_EN:drv3, 
{0x0c84,0x1111},//slot cfg num:3,RX0_TIA:15.625k, RX1_TIA:15.625k, RX2_TIA:15.625k, RX3_TIA:15.625k, 
{0x0c90,0x1a00},//slot cfg num:3,DRV3_CURRENT(mA):20.3922, 
{0x0c92,0x0240},//slot cfg num:3,LED_SELECT:LED_7, 
{0x0c94,0x1abf},//slot cfg num:3,ADJ_UP_LIMIT:150, ADJ_DOWN_LIMIT:20, 
{0x0fc0,0x0528},//RG_INTER_SLOT_TMR:40, RG_LAST_SLOT_TMR:5, 
{0x1000,0x0002},//work mode:2, 
{0x1006,0xaa87},//timestamp low 16 bit  2024-02-27 17:25:27, 
{0x1008,0x65dd},//timestamp high 16 bit, 
{0x1144,0x0001},//*GSENSOR_CTRL:1: Enable, 
{0x11c0,0x000f},//*AGC_ADJUST_EN:0: Slot0 |1: Slot1 |2: Slot2 |3: Slot3 , 
{0x11c6,0x4567},//*GAIN_LIMIT_BG_32_UA:7, *GAIN_LIMIT_BG_64_UA:6, *GAIN_LIMIT_BG_128_UA:5, *GAIN_LIMIT_BG_256_UA:4, 
{0x11c8,0x000c},//*AGC_SPO2REDSLOTCFGEN:12, 
{0x1282,0x0019},//*FS:25, 
{0x1284,0x0019},//*FS:25, 
{0x128c,0x0019},//*FS:25, 
{0x1402,0x0004},//*HR_CHMAP_CNT:4, 
{0x1404,0x0010},//*HR_CHMAP_CH0:16, 
{0x1406,0x0014},//HR_CHMAP_CH01:20, 
{0x1408,0x0110},//HR_CHMAP_CH02:272, 
{0x140a,0x0114},//HR_CHMAP_CH03:276, 
{0x1504,0x0004},//*HRV_CHMAP_CNT:4, 
{0x1506,0x0010},//*HRV_CHMAP_CH0:16, 
{0x1508,0x0014},//HRV_CHMAP_CH01:20, 
{0x150a,0x0110},//HRV_CHMAP_CH02:272, 
{0x150c,0x0114},//HRV_CHMAP_CH03:276, 
{0x190c,0x0004},//*SPO2_CHMAP_CNT:4, 
{0x190e,0x0230},//*SPO2_CHMAP_CH0:560, 
{0x1910,0x0234},//SPO2_CHMAP_CH01:564, 
{0x1912,0x0320},//SPO2_CHMAP_CH02:800, 
{0x1914,0x0324},//SPO2_CHMAP_CH03:804, 
{0x75c0,0x0004},//*ALGO_CHNL_NUM:4, 
{0x75c4,0x0100},//*ALGO_GREEN_CHNL0:0, *ALGO_GREEN_CHNL1:1, 
{0x75c6,0x0302},//*ALGO_GREEN_CHNL2:2, *ALGO_GREEN_CHNL3:3, 
{0x84c0,0x0001},//*ALGO_CHNL_NUM:1, 
{0x84cc,0xff02},//*ALGO_IR_CHNL0:2, *ALGO_IR_CHNL1:255, 
{0x84d4,0xff00},//*ALGO_RED_CHNL0:0, *ALGO_RED_CHNL1:255, 
{0xffff,0x0001},//virtual reg, 



};

#if (__GH3X_CFG_LIST_MAX_NUM__ > 1)
//SPO2
const STReg gh3x_reglist1[] =
{
{0x0,0x000},
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 1) */

#if (__GH3X_CFG_LIST_MAX_NUM__ > 2)
const STReg gh3x_reglist2[] =
{
{0x000c,0x001f},//RG_FASTEST_SAMPLE_RATE:31, 
{0x0022,0x01ff},//DATA_CHECK_EN:ppg_check_en|ppg_bg_check_en|temp_check_en|ecg_check_en|lead_check_en|pres_check_en|bia_check_en|gsr_check_en|precheck_check_en, 
{0x0026,0x0080},//RG_DATA_PACKET_EN:7: bia, 
{0x0030,0x8032},//FIFO_WATER_LINE:50, 
{0x00b0,0x0001},//Patch reg lsb:0 msb:7 val:1, 
{0x0200,0x06d2},//IA_DIAEN:IA_AC0, IA_POW:1, MANUAL MODE:0, DEMOD_POW_1:1, DEMOD_POW_0:1, DEMOD_MODE:BIA demode, LPADC_POW_0:1, LPADC_POW_1:1, LNADC_POW:0, 
{0x0208,0x0142},//RG_BIA_SLOT_MODE:1, RG_BIA_SWEEP_MODE:0, RG_BIA_SLOT_TIME_LENGTH:4, RG_BIA_FRAME_NUM:1: 2 frame                    , RG_BIA_SLOT_NUM:0: 1 slot, 
{0x020c,0x1b01},//Patch reg lsb:11 msb:11 val:1, 
{0x0214,0x1001},//RG_BIAFRA0_AMUXRX_P:RCALP, RG_BIAFRA1_AMUXRX_P:TC1P/B1A, 
{0x0216,0x1010},//RG_BIAFRA2_AMUXRX_P:TC1P/B1A, RG_BIAFRA3_AMUXRX_P:TC1P/B1A, 
{0x0218,0x0202},//RG_BIAFRA4_AMUXRX_P:TC2P/B2A, RG_BIAFRA5_AMUXRX_P:TC2P/B2A, 
{0x021c,0x1001},//RG_BIAFRA0_AMUXRX_N:RCALN, RG_BIAFRA1_AMUXRX_N:TC1N/B1B, 
{0x021e,0x0210},//RG_BIAFRA2_AMUXRX_N:TC1N/B1B, RG_BIAFRA3_AMUXRX_N:TC2N/B2B, 
{0x0220,0x0210},//RG_BIAFRA4_AMUXRX_N:TC1N/B1B, RG_BIAFRA5_AMUXRX_N:TC2N/B2B, 
{0x0224,0x0201},//RG_BIAFRA0_AMUXTX_P:RCALP, RG_BIAFRA1_AMUXTX_P:TC2P/B2A, 
{0x0226,0x1010},//RG_BIAFRA2_AMUXTX_P:TC1P/B1A, RG_BIAFRA3_AMUXTX_P:TC1P/B1A, 
{0x0228,0x0202},//RG_BIAFRA4_AMUXTX_P:TC2P/B2A, RG_BIAFRA5_AMUXTX_P:TC2P/B2A, 
{0x022c,0x0201},//RG_BIAFRA0_AMUXTX_N:RCALN, RG_BIAFRA1_AMUXTX_N:TC2N/B2B, 
{0x022e,0x0210},//RG_BIAFRA2_AMUXTX_N:TC1N/B1B, RG_BIAFRA3_AMUXTX_N:TC2N/B2B, 
{0x0230,0x0210},//RG_BIAFRA4_AMUXTX_N:TC1N/B1B, RG_BIAFRA5_AMUXTX_N:TC2N/B2B, 
{0x0234,0x7ff9},//RG_SLT0_ISL:001: 2uA, RG_SLT1_ISL:111: Not use, RG_SLT2_ISL:111: Not use, RG_SLT3_ISL:111: Not use, RG_SLT4_ISL:111: Not use, 
{0x0236,0x37ff},//RG_SLT5_ISL:111: Not use, RG_SLT6_ISL:111: Not use, RG_SLT7_ISL:111: Not use, RG_BIASLT0_FSL:011: 100kHz for 50kHz TX, RG_BIASLT1_FSL:011: 100kHz for 50kHz TX, 
{0x0240,0x0007},//2XLPF_FS:2kHz for 1kHz TX, TX PEAK:7: Not use, 
{0x0244,0x0111},//BIAS MODE:Common mode buffer, 
{0x0254,0x61c0},//IA_DF0:10kHz, 
{0x0258,0x0000},//RG_IA_DK1:0: 0.1uA, RG_IA_DK0:0: 0.1uA, 
{0x025c,0x0013},//RG_IA_DZ:0, 
{0x025e,0x0111},//RG_IA_DEDRV:1, RG_IA_DSADP:1, 
{0x0340,0x0221},//LEDDRV0_FS:2: 100mA , LEDDRV1_FS:1: 50mA , 
{0x0500,0x9500},//RG_LD_GSR_RLD_EN:0, RG_LD_ECG0_RLD_EN:0, RG_LD_ECG1_RLD_EN:0, RG_LD_GSR_AC_CLK_EN:0, RG_LD_ECG0_AC_CLK_EN:0, RG_LD_ECG1_AC_CLK_EN:1, RG_LD_SOURCE:1: 32K clk, RG_IA_ITYPE_LDCKSL:2, RG_IA_RTYPE_LDCKSL:1, 
{0x0504,0x5555},//RG_TIMING_LD_ECGSET:50ms, RG_TIMING_LD_LEADON0:5, RG_TIMING_LD_LEADON1:5, RG_TIMING_LD_LEADOFF:5, 
{0x0506,0xf000},//RG_MCU_LD_ECG1_RTYP_EN:1, RG_LD_GSR_LOFF_SL:0: Itype, RG_LD_ECG0_LOFF_SL:0: Itype, RG_LD_ECG1_LOFF_SL:0: Itype, RG_ECG_WEAR_MASK:0: ECG_0|1: ECG_1|2: GSR, 
{0x0508,0x8220},//RG_LD_BIAS_IA_AC0_EN:1, RG_LD_BIAS_IA_AC1_EN:0, RG_LD_GSR_RTYPE_AC_EN:0, RG_LD_GSR_ITYPE_AC_EN:0, RG_LD_ECG0_RTYPE_AC_EN:0, RG_LD_ECG1_RTYPE_AC_EN:1, RG_LD_ECG0_ITYPE_AC_EN:0, RG_LD_ECG1_ITYPE_AC_EN:1, RG_TIMING_LD_BIAS_QC:1ms, 
{0x0518,0x0001},//Patch reg lsb:4 msb:4 val:0, 
{0x051a,0xf4b0},//WEAR_ON_THR:8910000, 
{0x051c,0x0087},//WEAR_ON_THR:8910000, 
{0x051e,0xcda0},//WEAR_OFF_THR:8900000, 
{0x0520,0x0087},//WEAR_OFF_THR:8900000, 
{0x052c,0x0901},//COMFIRM TIME:1, COMFIRM TIME:9, 
{0x052e,0x0102},//RG_WEARON_AS0_SEL:2: PPG0, RG_WEARON_AS1_SEL:0: logic1, RG_WEARON_OS0_SEL:0: logic0, RG_WEARON_OS1_SEL:0: logic0, RG_WEARON_LOGIC_SEL:1: or, 
{0x0530,0x0102},//RG_WEAROFF_AS0_SEL:2: PPG0, RG_WEAROFF_AS1_SEL:0: logic1, RG_WEAROFF_OS0_SEL:0: logic0, RG_WEAROFF_OS1_SEL:0: logic0, RG_WEAROFF_LOGIC_SEL:1: or, 
{0x0538,0x0092},//RG_CMP_IQ_LOGIC_SEL_CH0:2: any, RG_CMP_IQ_LOGIC_SEL_CH1:2: any, RG_CMP_IQ_LOGIC_SEL_CH2:2: any, 
{0x0540,0x2000},//RG_LD_GSR_RTYP_RSL:2: 2M, RG_LD_GSR_CX_EN:0, 
{0x0542,0x4004},//RG_LD_GSR_VRSL:0: (7/64)*VREF(for VREF=1.8V), RG_LD_GSR_IMAG:0: 5nA, RG_LD_GSR_ITYP_VTH_SL:4: VDD/2±VDD*(9/36), 
{0x0544,0x0000},//RG_LD_GSR_DRV_SL:, RG_LD_GSR_SEN_SL:, 
{0x0546,0x0440},//RG_LD_ECG0_VRSL:0: (7/64)*VREF(for VREF=1.8V), 
{0x0548,0x0040},//RG_LD_ECG0_DRV_SL:, RG_LD_ECG0_SEN_SL:, RG_LD_ECG0_IAMG:0: 5nA, RG_LD_ECG0_ITYP_VTH_SL:4: VDD/2±VDD*(9/36), 
{0x054a,0x3000},//RG_LD_ECG1_RTYP_RSL:3: 5M, RG_LD_ECG1_CX_EN:0, 
{0x054c,0x7004},//RG_LD_ECG1_VRSL:0: (7/64)*VREF(for VREF=1.8V), RG_LD_ECG1_IMAG:0: 5nA, RG_LD_ECG1_ITYP_VTH_SL:7: VDD/2±VDD*(15/36), 
{0x054e,0x0000},//RG_LD_ECG1_DRV_SL:, RG_LD_ECG1_SEN_SL:, 
{0x0550,0x7020},//RG_LD_BIAS_IA_AC0_RSL:7: 100M, RG_LD_BIAS_IA_DC_RSL:2: 2.5M, 
{0x0554,0x0100},//RG_LD_VR_GSR_CTRL:0: VREF, RG_LD_VR_ECG1_CTRL:0: VREF, RG_LD_VR_ECG0_CTRL:1: VREF_ALON, 
{0x0602,0xcc00},//RG_FIFO_FULL_EN:1, RG_FIFO_OV_EN:1, RG_LED_TUNE_FAIL_EN:0, RG_LED_TUNE_DONE_EN:0, RG_WEARON_EN:1, RG_WEAROFF_EN:1, 
{0x06da,0x0001},//MOA_TAP:1--4tap, 
{0x06e6,0x0001},//CALI_I:1, 
{0x06f6,0x0002},//CORDIC_BP:bypass, 
{0x0794,0x0223},//RG_IB_ADC_OPA1:1.5X, 
{0x07a2,0x2223},//RG_IB_IA_AC_GMB:1.5X, RG_IB_IA_AC_GMB:3: 1.5X, 
{0x07a8,0x0002},//RG_IB_BIADEMOD:0.5X, 
{0x07aa,0x3222},//RG_IB_LPADC_OPA:1.5X, 
{0x0900,0x8800},//RG_HOLD_TIME_LEAD_OFF_SAT0:8, RG_HOLD_TIME_LEAD_ON_SAT0:8, 
{0x0904,0x0088},//RG_HOLD_TIME_LEAD_OFF_CH0:8, RG_HOLD_TIME_LEAD_ON_CH0:8, 
{0x0910,0x8803},//RG_IQ_LEADOFF_DET_EN_CH1:1, RG_LPF_CORNER_CH1:0, RG_LEADOFF_SAT_EN_CH1:1, RG_HOLD_TIME_LEAD_OFF_SAT1:8, RG_HOLD_TIME_LEAD_ON_SAT1:8, 
{0x0914,0x0088},//RG_HOLD_TIME_LEAD_OFF_CH1:8, RG_HOLD_TIME_LEAD_ON_CH1:8, 
{0x0920,0x8800},//RG_HOLD_TIME_LEAD_OFF_SAT2:8, RG_HOLD_TIME_LEAD_ON_SAT2:8, 
{0x0924,0x0088},//RG_HOLD_TIME_LEAD_OFF_CH2:8, RG_HOLD_TIME_LEAD_ON_CH2:8, 
{0x0c00,0x3f00},//RG_SLOT_INDEX0:0 : ppg_cfg_0, RG_SLOT_INDEX1:36: close, 
{0x0c20,0x0001},//Patch reg lsb:0 msb:15 val:1, 
{0x0c28,0xc7a1},//slot cfg num:0,SAMPLE_RATE_DIVIDER:199, FIFO_EN:0, DCMT_EN:1, DCMT_MA_EN:1, DCMT_DNSAMPLE_EN:0, RX0_EN:1, 
{0x0c2a,0x0001},//slot cfg num:0,RX1_PD_SEL:, 
{0x0c2c,0x0000},//slot cfg num:0,RX2_PD_SEL:, RX3_PD_SEL:, 
{0x0c2e,0x6003},//slot cfg num:0,BG CANCEL ENABLE:1, DC CANCEL ENABLE:0, ADC_INT:39.4us, LED_AGC_SRC:ADC0, LED_AGC_EN:, 
{0x0c3a,0x6633},//slot cfg num:0,DRV0_CURRENT(mA):20, DRV1_CURRENT(mA):20, 
{0x0c3c,0x6666},//slot cfg num:0,DRV2_CURRENT(mA):20, DRV3_CURRENT(mA):20, 
{0x0c3e,0x0240},//slot cfg num:0,LED_SELECT:LED_0, 
{0x0fc0,0x0528},//RG_INTER_SLOT_TMR:40, RG_LAST_SLOT_TMR:5, 
{0x1000,0x0002},//work mode:2, 
{0x1006,0xae92},//timestamp low 16 bit  2025-07-08 13:37:22, 
{0x1008,0x686c},//timestamp high 16 bit, 
{0x11c6,0x4567},//*GAIN_LIMIT_BG_32_UA:7, *GAIN_LIMIT_BG_64_UA:6, *GAIN_LIMIT_BG_128_UA:5, *GAIN_LIMIT_BG_256_UA:4, 
{0x12a0,0x007d},//*FS:125, 
{0x2320,0x0002},//*BIA_CHMAP_CNT:2, *BIA_CHMAP_CNT:2, 
{0x2322,0xa000},//*BIA_CHMAP_CH0:40960, *BIA_CHMAP_CH0:40960, 
{0x2324,0xb000},//BIA_CHMAP_CH01:45056, BIA_CHMAP_CH01:45056, 
{0xffff,0x0001},//virtual reg, 
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 2) */

#if (__GH3X_CFG_LIST_MAX_NUM__ > 3)
const STReg gh3x_reglist3[] =
{
    {0,0},
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 3) */

#if (__GH3X_CFG_LIST_MAX_NUM__ > 4)
const STReg gh3x_reglist4[] =
{
    {0,0},
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 4) */

#if (__GH3X_CFG_LIST_MAX_NUM__ > 5)
const STReg gh3x_reglist5[] =
{
    {0,0},
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 5) */

#if (__GH3X_CFG_LIST_MAX_NUM__ > 6)
const STReg gh3x_reglist6[] =
{
    {0,0},
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 6) */

#if (__GH3X_CFG_LIST_MAX_NUM__ > 7)
const STReg gh3x_reglist7[] =
{
    {0,0},
};
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 7) */

const STInitConfig gstCfgListArr[__GH3X_CFG_LIST_MAX_NUM__] = 
{
    {gh3x_reglist0,sizeof(gh3x_reglist0) / sizeof(gh3x_reglist0[0])},
#if (__GH3X_CFG_LIST_MAX_NUM__ > 1)
    {gh3x_reglist1,sizeof(gh3x_reglist1) / sizeof(gh3x_reglist1[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 1) */
#if (__GH3X_CFG_LIST_MAX_NUM__ > 2)
    {gh3x_reglist2,sizeof(gh3x_reglist2) / sizeof(gh3x_reglist2[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 2) */
#if (__GH3X_CFG_LIST_MAX_NUM__ > 3)
    {gh3x_reglist3,sizeof(gh3x_reglist3) / sizeof(gh3x_reglist3[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 3) */
#if (__GH3X_CFG_LIST_MAX_NUM__ > 4)
    {gh3x_reglist4,sizeof(gh3x_reglist4) / sizeof(gh3x_reglist4[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 4) */
#if (__GH3X_CFG_LIST_MAX_NUM__ > 5)
    {gh3x_reglist5,sizeof(gh3x_reglist5) / sizeof(gh3x_reglist5[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 5) */
#if (__GH3X_CFG_LIST_MAX_NUM__ > 6)
    {gh3x_reglist6,sizeof(gh3x_reglist6) / sizeof(gh3x_reglist6[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 6) */
#if (__GH3X_CFG_LIST_MAX_NUM__ > 7)
    {gh3x_reglist7,sizeof(gh3x_reglist7) / sizeof(gh3x_reglist7[0])},
#endif /* (__GH3X_CFG_LIST_MAX_NUM__ > 7) */
};


