#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\DevTools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\va_math.vpi";
S_0000018a0370dec0 .scope module, "pcpu_tb" "pcpu_tb" 2 6;
 .timescale -9 -9;
P_0000018a03708f00 .param/l "DELAY" 0 2 8, +C4<00000000000000000000000000010100>;
v0000018a03b60670_0 .var "clk", 0 0;
v0000018a03b61390_0 .net "d_addr", 7 0, L_0000018a03b614d0;  1 drivers
v0000018a03b61d90_0 .var "d_datain", 15 0;
v0000018a03b608f0_0 .net "d_dataout", 15 0, L_0000018a036f6d10;  1 drivers
v0000018a03b611b0_0 .net "d_we", 0 0, L_0000018a036f78e0;  1 drivers
v0000018a03b61750_0 .var "ena", 0 0;
v0000018a03b60c10_0 .net "i_addr", 7 0, L_0000018a036f7b10;  1 drivers
v0000018a03b602b0_0 .var "i_datain", 15 0;
v0000018a03b61430_0 .var "rst_n", 0 0;
v0000018a03b603f0_0 .var "start", 0 0;
S_0000018a036eb890 .scope module, "u1" "pcpu" 2 16, 3 5 0, S_0000018a0370dec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 16 "i_datain";
    .port_info 5 /INPUT 16 "d_datain";
    .port_info 6 /OUTPUT 8 "i_addr";
    .port_info 7 /OUTPUT 8 "d_addr";
    .port_info 8 /OUTPUT 1 "d_we";
    .port_info 9 /OUTPUT 16 "d_dataout";
L_0000018a036f7b10 .functor BUFZ 8, v0000018a0376b890_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000018a036f78e0 .functor BUFZ 1, v0000018a0376a850_0, C4<0>, C4<0>, C4<0>;
L_0000018a036f6d10 .functor BUFZ 16, v0000018a0376c010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000018a036f7170 .functor OR 1, L_0000018a03b61070, L_0000018a03b600d0, C4<0>, C4<0>;
L_0000018a03b64180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000018a036f7330 .functor XNOR 1, v0000018a03b61930_0, L_0000018a03b64180, C4<0>, C4<0>;
L_0000018a036f7410 .functor AND 1, L_0000018a03b60d50, L_0000018a036f7330, C4<1>, C4<1>;
L_0000018a036f7480 .functor OR 1, L_0000018a036f7170, L_0000018a036f7410, C4<0>, C4<0>;
L_0000018a03b64210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018a036f6d80 .functor XNOR 1, v0000018a03b61930_0, L_0000018a03b64210, C4<0>, C4<0>;
L_0000018a036f7870 .functor AND 1, L_0000018a03b60cb0, L_0000018a036f6d80, C4<1>, C4<1>;
L_0000018a036f75d0 .functor OR 1, L_0000018a036f7480, L_0000018a036f7870, C4<0>, C4<0>;
L_0000018a03b642a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000018a036f7560 .functor XNOR 1, v0000018a0376b390_0, L_0000018a03b642a0, C4<0>, C4<0>;
L_0000018a036f7640 .functor AND 1, L_0000018a03b607b0, L_0000018a036f7560, C4<1>, C4<1>;
L_0000018a0376d9e0 .functor OR 1, L_0000018a036f75d0, L_0000018a036f7640, C4<0>, C4<0>;
L_0000018a03b64330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018a0376d970 .functor XNOR 1, v0000018a0376b390_0, L_0000018a03b64330, C4<0>, C4<0>;
L_0000018a0376dcf0 .functor AND 1, L_0000018a03b60710, L_0000018a0376d970, C4<1>, C4<1>;
L_0000018a0376d820 .functor OR 1, L_0000018a0376d9e0, L_0000018a0376dcf0, C4<0>, C4<0>;
L_0000018a03b643c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000018a0376db30 .functor XNOR 1, v0000018a0376c290_0, L_0000018a03b643c0, C4<0>, C4<0>;
L_0000018a0376df20 .functor AND 1, L_0000018a03b619d0, L_0000018a0376db30, C4<1>, C4<1>;
L_0000018a0376e1c0 .functor OR 1, L_0000018a0376d820, L_0000018a0376df20, C4<0>, C4<0>;
L_0000018a03b64450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018a0376da50 .functor XNOR 1, v0000018a0376c290_0, L_0000018a03b64450, C4<0>, C4<0>;
L_0000018a0376dac0 .functor AND 1, L_0000018a03b61c50, L_0000018a0376da50, C4<1>, C4<1>;
L_0000018a0376df90 .functor OR 1, L_0000018a0376e1c0, L_0000018a0376dac0, C4<0>, C4<0>;
v0000018a036fbaf0_0 .var "ALUo", 15 0;
L_0000018a03b640a8 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0000018a036fc4f0_0 .net/2u *"_ivl_10", 4 0, L_0000018a03b640a8;  1 drivers
v0000018a036fcb30_0 .net *"_ivl_100", 0 0, L_0000018a0376da50;  1 drivers
v0000018a036fc770_0 .net *"_ivl_103", 0 0, L_0000018a0376dac0;  1 drivers
v0000018a036fbb90_0 .net *"_ivl_12", 0 0, L_0000018a03b61070;  1 drivers
v0000018a036fd170_0 .net *"_ivl_15", 4 0, L_0000018a03b61570;  1 drivers
L_0000018a03b640f0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0000018a036fbc30_0 .net/2u *"_ivl_16", 4 0, L_0000018a03b640f0;  1 drivers
v0000018a036fb870_0 .net *"_ivl_18", 0 0, L_0000018a03b600d0;  1 drivers
v0000018a036fcef0_0 .net *"_ivl_21", 0 0, L_0000018a036f7170;  1 drivers
v0000018a036fc090_0 .net *"_ivl_23", 4 0, L_0000018a03b61610;  1 drivers
L_0000018a03b64138 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0000018a036fc810_0 .net/2u *"_ivl_24", 4 0, L_0000018a03b64138;  1 drivers
v0000018a036fb550_0 .net *"_ivl_26", 0 0, L_0000018a03b60d50;  1 drivers
v0000018a036fcc70_0 .net/2u *"_ivl_28", 0 0, L_0000018a03b64180;  1 drivers
v0000018a036fb910_0 .net *"_ivl_30", 0 0, L_0000018a036f7330;  1 drivers
v0000018a036fbe10_0 .net *"_ivl_33", 0 0, L_0000018a036f7410;  1 drivers
v0000018a036fd210_0 .net *"_ivl_35", 0 0, L_0000018a036f7480;  1 drivers
v0000018a036fbeb0_0 .net *"_ivl_37", 4 0, L_0000018a03b61a70;  1 drivers
L_0000018a03b641c8 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0000018a036fc450_0 .net/2u *"_ivl_38", 4 0, L_0000018a03b641c8;  1 drivers
v0000018a036fc8b0_0 .net *"_ivl_40", 0 0, L_0000018a03b60cb0;  1 drivers
v0000018a036fca90_0 .net/2u *"_ivl_42", 0 0, L_0000018a03b64210;  1 drivers
v0000018a036fd030_0 .net *"_ivl_44", 0 0, L_0000018a036f6d80;  1 drivers
v0000018a036fbf50_0 .net *"_ivl_47", 0 0, L_0000018a036f7870;  1 drivers
v0000018a036fc630_0 .net *"_ivl_49", 0 0, L_0000018a036f75d0;  1 drivers
v0000018a036fcd10_0 .net *"_ivl_51", 4 0, L_0000018a03b61250;  1 drivers
L_0000018a03b64258 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0000018a036fc6d0_0 .net/2u *"_ivl_52", 4 0, L_0000018a03b64258;  1 drivers
v0000018a0376ba70_0 .net *"_ivl_54", 0 0, L_0000018a03b607b0;  1 drivers
v0000018a0376a990_0 .net/2u *"_ivl_56", 0 0, L_0000018a03b642a0;  1 drivers
v0000018a0376a670_0 .net *"_ivl_58", 0 0, L_0000018a036f7560;  1 drivers
v0000018a0376be30_0 .net *"_ivl_61", 0 0, L_0000018a036f7640;  1 drivers
v0000018a0376b610_0 .net *"_ivl_63", 0 0, L_0000018a0376d9e0;  1 drivers
v0000018a0376b4d0_0 .net *"_ivl_65", 4 0, L_0000018a03b60b70;  1 drivers
L_0000018a03b642e8 .functor BUFT 1, C4<11101>, C4<0>, C4<0>, C4<0>;
v0000018a0376b9d0_0 .net/2u *"_ivl_66", 4 0, L_0000018a03b642e8;  1 drivers
v0000018a0376ae90_0 .net *"_ivl_68", 0 0, L_0000018a03b60710;  1 drivers
v0000018a0376c0b0_0 .net/2u *"_ivl_70", 0 0, L_0000018a03b64330;  1 drivers
v0000018a0376a8f0_0 .net *"_ivl_72", 0 0, L_0000018a0376d970;  1 drivers
v0000018a0376af30_0 .net *"_ivl_75", 0 0, L_0000018a0376dcf0;  1 drivers
v0000018a0376bed0_0 .net *"_ivl_77", 0 0, L_0000018a0376d820;  1 drivers
v0000018a0376a5d0_0 .net *"_ivl_79", 4 0, L_0000018a03b60170;  1 drivers
L_0000018a03b64378 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v0000018a0376ac10_0 .net/2u *"_ivl_80", 4 0, L_0000018a03b64378;  1 drivers
v0000018a0376b570_0 .net *"_ivl_82", 0 0, L_0000018a03b619d0;  1 drivers
v0000018a0376aa30_0 .net/2u *"_ivl_84", 0 0, L_0000018a03b643c0;  1 drivers
v0000018a0376afd0_0 .net *"_ivl_86", 0 0, L_0000018a0376db30;  1 drivers
v0000018a0376a490_0 .net *"_ivl_89", 0 0, L_0000018a0376df20;  1 drivers
v0000018a0376b1b0_0 .net *"_ivl_9", 4 0, L_0000018a03b60990;  1 drivers
v0000018a0376a530_0 .net *"_ivl_91", 0 0, L_0000018a0376e1c0;  1 drivers
v0000018a0376b250_0 .net *"_ivl_93", 4 0, L_0000018a03b60850;  1 drivers
L_0000018a03b64408 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018a0376b070_0 .net/2u *"_ivl_94", 4 0, L_0000018a03b64408;  1 drivers
v0000018a0376bcf0_0 .net *"_ivl_96", 0 0, L_0000018a03b61c50;  1 drivers
v0000018a0376b430_0 .net/2u *"_ivl_98", 0 0, L_0000018a03b64450;  1 drivers
v0000018a0376a7b0_0 .net "branch_flag", 0 0, L_0000018a0376df90;  1 drivers
v0000018a0376c290_0 .var "cf", 0 0;
v0000018a0376b110_0 .var "cf_buf", 0 0;
v0000018a0376b6b0_0 .net "clk", 0 0, v0000018a03b60670_0;  1 drivers
v0000018a0376a710_0 .net "d_addr", 7 0, L_0000018a03b614d0;  alias, 1 drivers
v0000018a0376b2f0_0 .net "d_datain", 15 0, v0000018a03b61d90_0;  1 drivers
v0000018a0376c1f0_0 .net "d_dataout", 15 0, L_0000018a036f6d10;  alias, 1 drivers
v0000018a0376c150_0 .net "d_we", 0 0, L_0000018a036f78e0;  alias, 1 drivers
v0000018a0376a850_0 .var "dw", 0 0;
v0000018a0376ab70_0 .net "ena", 0 0, v0000018a03b61750_0;  1 drivers
v0000018a0376aad0_0 .var "ex_ir", 15 0;
v0000018a0376acb0 .array "gr", 0 7, 15 0;
v0000018a0376b7f0_0 .net "i_addr", 7 0, L_0000018a036f7b10;  alias, 1 drivers
v0000018a0376ad50_0 .net "i_datain", 15 0, v0000018a03b602b0_0;  1 drivers
v0000018a0376adf0_0 .var "id_ir", 15 0;
v0000018a0376bc50_0 .var "mem_ir", 15 0;
v0000018a0376c330_0 .var "next_state", 0 0;
v0000018a0376b390_0 .var "nf", 0 0;
v0000018a0376b890_0 .var "pc", 7 0;
v0000018a0376b750_0 .var "reg_A", 15 0;
v0000018a0376b930_0 .var "reg_B", 15 0;
v0000018a0376bb10_0 .var "reg_C", 15 0;
v0000018a0376bbb0_0 .var "reg_C1", 15 0;
v0000018a0376bd90_0 .net "rst_n", 0 0, v0000018a03b61430_0;  1 drivers
v0000018a0376bf70_0 .var "smdr", 15 0;
v0000018a0376c010_0 .var "smdr1", 15 0;
v0000018a03b61ed0_0 .net "start", 0 0, v0000018a03b603f0_0;  1 drivers
v0000018a03b612f0_0 .var "state", 0 0;
v0000018a03b61e30_0 .var "wb_ir", 15 0;
v0000018a03b61930_0 .var "zf", 0 0;
E_0000018a03708ec0/0 .event negedge, v0000018a0376bd90_0;
E_0000018a03708ec0/1 .event posedge, v0000018a0376b6b0_0;
E_0000018a03708ec0 .event/or E_0000018a03708ec0/0, E_0000018a03708ec0/1;
E_0000018a03708f40 .event anyedge, v0000018a0376aad0_0, v0000018a0376b750_0, v0000018a0376b930_0, v0000018a0376c290_0;
E_0000018a03709440 .event anyedge, v0000018a03b612f0_0, v0000018a0376ab70_0, v0000018a03b61ed0_0, v0000018a03b61e30_0;
E_0000018a03709600 .event posedge, v0000018a0376b6b0_0;
L_0000018a03b614d0 .part v0000018a0376bb10_0, 0, 8;
L_0000018a03b60990 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b61070 .cmp/eq 5, L_0000018a03b60990, L_0000018a03b640a8;
L_0000018a03b61570 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b600d0 .cmp/eq 5, L_0000018a03b61570, L_0000018a03b640f0;
L_0000018a03b61610 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b60d50 .cmp/eq 5, L_0000018a03b61610, L_0000018a03b64138;
L_0000018a03b61a70 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b60cb0 .cmp/eq 5, L_0000018a03b61a70, L_0000018a03b641c8;
L_0000018a03b61250 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b607b0 .cmp/eq 5, L_0000018a03b61250, L_0000018a03b64258;
L_0000018a03b60b70 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b60710 .cmp/eq 5, L_0000018a03b60b70, L_0000018a03b642e8;
L_0000018a03b60170 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b619d0 .cmp/eq 5, L_0000018a03b60170, L_0000018a03b64378;
L_0000018a03b60850 .part v0000018a0376bc50_0, 11, 5;
L_0000018a03b61c50 .cmp/eq 5, L_0000018a03b60850, L_0000018a03b64408;
S_0000018a036eba20 .scope function.vec4.s1, "I_R1_TYPE" "I_R1_TYPE" 3 288, 3 288 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_R1_TYPE is vec4 return value of scope S_0000018a036eba20
v0000018a036fc590_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_R1_TYPE ;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 11, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 25, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 26, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 27, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 28, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 29, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 30, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc590_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_R1_TYPE (store_vec4_to_lval)
    %end;
S_0000018a036ebbb0 .scope function.vec4.s1, "I_R2_TYPE" "I_R2_TYPE" 3 306, 3 306 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_R2_TYPE is vec4 return value of scope S_0000018a036ebbb0
v0000018a036fce50_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_R2_TYPE ;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 8, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 10, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 18, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 12, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 13, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 14, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 15, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 5, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fce50_0;
    %pushi/vec4 7, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_R2_TYPE (store_vec4_to_lval)
    %end;
S_0000018a03682570 .scope function.vec4.s1, "I_R3_TYPE" "I_R3_TYPE" 3 327, 3 327 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_R3_TYPE is vec4 return value of scope S_0000018a03682570
v0000018a036fb690_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_R3_TYPE ;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 8, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 10, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 18, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 12, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 13, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 14, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb690_0;
    %pushi/vec4 15, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_R3_TYPE (store_vec4_to_lval)
    %end;
S_0000018a03682700 .scope function.vec4.s1, "I_REG_TYPE" "I_REG_TYPE" 3 264, 3 264 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_REG_TYPE is vec4 return value of scope S_0000018a03682700
v0000018a036fbcd0_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_REG_TYPE ;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 8, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 9, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 10, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 11, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 18, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 13, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 14, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 15, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 5, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fbcd0_0;
    %pushi/vec4 7, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_REG_TYPE (store_vec4_to_lval)
    %end;
S_0000018a03682890 .scope function.vec4.s1, "I_V2V3ZERO_TYPE" "I_V2V3ZERO_TYPE" 3 372, 3 372 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_V2V3ZERO_TYPE is vec4 return value of scope S_0000018a03682890
v0000018a036fcf90_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_V2V3ZERO_TYPE ;
    %load/vec4 v0000018a036fcf90_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fcf90_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_V2V3ZERO_TYPE (store_vec4_to_lval)
    %end;
S_0000018a0376a010 .scope function.vec4.s1, "I_V3_TYPE" "I_V3_TYPE" 3 342, 3 342 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_V3_TYPE is vec4 return value of scope S_0000018a0376a010
v0000018a036fc1d0_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_V3_TYPE ;
    %load/vec4 v0000018a036fc1d0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fc1d0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc1d0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc1d0_0;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc1d0_0;
    %pushi/vec4 5, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fc1d0_0;
    %pushi/vec4 7, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_V3_TYPE (store_vec4_to_lval)
    %end;
S_0000018a0376a1a0 .scope function.vec4.s1, "I_ZEROV2V3_TYPE" "I_ZEROV2V3_TYPE" 3 355, 3 355 0, S_0000018a036eb890;
 .timescale -9 -9;
; Variable I_ZEROV2V3_TYPE is vec4 return value of scope S_0000018a0376a1a0
v0000018a036fb730_0 .var "op", 4 0;
TD_pcpu_tb.u1.I_ZEROV2V3_TYPE ;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 9, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 11, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 24, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 25, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 26, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 27, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 28, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 29, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 30, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018a036fb730_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to I_ZEROV2V3_TYPE (store_vec4_to_lval)
    %end;
    .scope S_0000018a036eb890;
T_7 ;
    %wait E_0000018a03709600;
    %load/vec4 v0000018a0376bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a03b612f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018a0376c330_0;
    %assign/vec4 v0000018a03b612f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018a036eb890;
T_8 ;
    %wait E_0000018a03709440;
    %load/vec4 v0000018a03b612f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376c330_0, 0;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000018a0376ab70_0;
    %load/vec4 v0000018a03b61ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a0376c330_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376c330_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000018a0376ab70_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000018a03b61e30_0;
    %parti/s 5, 11, 5;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376c330_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a0376c330_0, 0;
T_8.7 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000018a036eb890;
T_9 ;
    %wait E_0000018a03708ec0;
    %load/vec4 v0000018a0376bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376adf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018a0376b890_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000018a03b612f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000018a0376ad50_0;
    %assign/vec4 v0000018a0376adf0_0, 0;
    %load/vec4 v0000018a0376a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000018a0376bb10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000018a0376b890_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000018a0376b890_0;
    %addi 2, 0, 8;
    %assign/vec4 v0000018a0376b890_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000018a0376adf0_0;
    %assign/vec4 v0000018a0376adf0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018a036eb890;
T_10 ;
    %wait E_0000018a03708ec0;
    %load/vec4 v0000018a0376bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376aad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376b750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376b930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376bf70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018a03b612f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000018a0376adf0_0;
    %assign/vec4 v0000018a0376aad0_0, 0;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000018a0376acb0, 4;
    %assign/vec4 v0000018a0376bf70_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000018a0376bf70_0;
    %assign/vec4 v0000018a0376bf70_0, 0;
T_10.5 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 24, 0, 5;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376b750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fc590_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_R1_TYPE, S_0000018a036eba20;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000018a0376acb0, 4;
    %assign/vec4 v0000018a0376b750_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fce50_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_R2_TYPE, S_0000018a036ebbb0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000018a0376acb0, 4;
    %assign/vec4 v0000018a0376b750_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0000018a0376b750_0;
    %assign/vec4 v0000018a0376b750_0, 0;
T_10.11 ;
T_10.9 ;
T_10.7 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fc1d0_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_V3_TYPE, S_0000018a0376a010;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018a0376b930_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fb730_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_ZEROV2V3_TYPE, S_0000018a0376a1a0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018a0376b930_0, 0;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fcf90_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_V2V3ZERO_TYPE, S_0000018a03682890;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0000018a0376b930_0, 0;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fb690_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_R3_TYPE, S_0000018a03682570;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0000018a0376adf0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000018a0376acb0, 4;
    %assign/vec4 v0000018a0376b930_0, 0;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0000018a0376b930_0;
    %assign/vec4 v0000018a0376b930_0, 0;
T_10.19 ;
T_10.17 ;
T_10.15 ;
T_10.13 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018a036eb890;
T_11 ;
    %wait E_0000018a03708ec0;
    %load/vec4 v0000018a0376bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376bc50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376bb10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376a850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a03b61930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376b390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376c290_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018a03b612f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000018a036fbaf0_0;
    %assign/vec4 v0000018a0376bb10_0, 0;
    %load/vec4 v0000018a0376aad0_0;
    %assign/vec4 v0000018a0376bc50_0, 0;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 16, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 10, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 4, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 6, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 7, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0000018a0376b110_0;
    %assign/vec4 v0000018a0376c290_0, 0;
    %load/vec4 v0000018a036fbaf0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a03b61930_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a03b61930_0, 0;
T_11.7 ;
    %load/vec4 v0000018a036fbaf0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a0376b390_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376b390_0, 0;
T_11.9 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000018a03b61930_0;
    %assign/vec4 v0000018a03b61930_0, 0;
    %load/vec4 v0000018a0376b390_0;
    %assign/vec4 v0000018a0376b390_0, 0;
    %load/vec4 v0000018a0376c290_0;
    %assign/vec4 v0000018a0376c290_0, 0;
T_11.5 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a0376a850_0, 0;
    %load/vec4 v0000018a0376bf70_0;
    %assign/vec4 v0000018a0376c010_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376a850_0, 0;
    %load/vec4 v0000018a0376c010_0;
    %assign/vec4 v0000018a0376c010_0, 0;
T_11.11 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018a036eb890;
T_12 ;
    %wait E_0000018a03708f40;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 13, 0, 5;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376b110_0, 0;
    %load/vec4 v0000018a0376b750_0;
    %load/vec4 v0000018a0376b930_0;
    %and;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376b110_0, 0;
    %load/vec4 v0000018a0376b750_0;
    %load/vec4 v0000018a0376b930_0;
    %or;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a0376b110_0, 0;
    %load/vec4 v0000018a0376b750_0;
    %load/vec4 v0000018a0376b930_0;
    %xor;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0000018a0376c290_0;
    %load/vec4 v0000018a0376b750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018a0376b930_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %split/vec4 16;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %assign/vec4 v0000018a0376b110_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0000018a0376b750_0;
    %load/vec4 v0000018a0376c290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018a0376b930_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %split/vec4 1;
    %assign/vec4 v0000018a0376b110_0, 0;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0000018a0376c290_0;
    %load/vec4 v0000018a0376b750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018a0376b930_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %split/vec4 16;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %assign/vec4 v0000018a0376b110_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0000018a0376b750_0;
    %load/vec4 v0000018a0376c290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018a0376b930_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %split/vec4 1;
    %assign/vec4 v0000018a0376b110_0, 0;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0000018a0376b750_0;
    %pad/u 17;
    %load/vec4 v0000018a0376b930_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %assign/vec4 v0000018a0376b110_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0000018a0376b750_0;
    %pad/u 17;
    %load/vec4 v0000018a0376b930_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0000018a0376c290_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %assign/vec4 v0000018a0376b110_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0000018a0376aad0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_12.18, 4;
    %load/vec4 v0000018a0376b750_0;
    %pad/u 17;
    %load/vec4 v0000018a0376b930_0;
    %pad/u 17;
    %add;
    %load/vec4 v0000018a0376c290_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %assign/vec4 v0000018a0376b110_0, 0;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0000018a0376b750_0;
    %pad/u 17;
    %load/vec4 v0000018a0376b930_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v0000018a036fbaf0_0, 0;
    %assign/vec4 v0000018a0376b110_0, 0;
T_12.19 ;
T_12.17 ;
T_12.15 ;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018a036eb890;
T_13 ;
    %wait E_0000018a03708ec0;
    %load/vec4 v0000018a0376bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a03b61e30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018a0376bbb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000018a03b612f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000018a0376bc50_0;
    %assign/vec4 v0000018a03b61e30_0, 0;
    %load/vec4 v0000018a0376bc50_0;
    %parti/s 5, 11, 5;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0000018a0376b2f0_0;
    %assign/vec4 v0000018a0376bbb0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000018a0376bb10_0;
    %assign/vec4 v0000018a0376bbb0_0, 0;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018a036eb890;
T_14 ;
    %wait E_0000018a03708ec0;
    %load/vec4 v0000018a0376bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000018a03b612f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0000018a03b61e30_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000018a036fbcd0_0, 0, 5;
    %callf/vec4 TD_pcpu_tb.u1.I_REG_TYPE, S_0000018a03682700;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000018a0376bbb0_0;
    %load/vec4 v0000018a03b61e30_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a0376acb0, 0, 4;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018a0370dec0;
T_15 ;
    %delay 10, 0;
    %load/vec4 v0000018a03b60670_0;
    %inv;
    %store/vec4 v0000018a03b60670_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000018a0370dec0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b60670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b61750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b61430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b603f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018a03b602b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018a03b61d90_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a03b61430_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a03b61750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a03b603f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b61750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a03b61750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b603f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a03b61430_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a03b61430_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000018a0370dec0;
T_17 ;
    %vpi_call 2 50 "$monitor", $time, ":rst=%b clk=%b ena=%d start=%d", v0000018a03b61430_0, v0000018a03b60670_0, v0000018a03b61750_0, v0000018a03b603f0_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000018a0370dec0;
T_18 ;
    %vpi_call 2 54 "$dumpfile", "./build/tb_pcpu_state.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018a0370dec0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pcpu_state.v";
    "./pcpu.v";
