// Seed: 1587295462
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri id_3,
    input wire id_4
);
  assign module_1.id_4 = 0;
  assign id_2 = -1'd0;
endmodule
module module_1 #(
    parameter id_4 = 32'd50
) (
    output wor   id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wire  _id_4
);
  assign id_1 = id_4;
  parameter id_6[-1 : (  id_4  (  -1  )  )] = {1{1}};
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_3
  );
  wire id_7;
  assign id_1 = 1;
  wire id_8;
  assign id_0 = 1;
  wire id_9 = id_3;
  parameter id_10 = id_6;
endmodule
