#
# Created by 
#   realTimeFpga.exe  on Thu May  4 17:39:40 2017
# (c) Xilinx, Inc.
#
set_units -time ns -capacitance pf
# define clock axi_to_pcie_x1_io_REFCLK_IBUFDS_GTE2_GENERATED
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/ibufds_gte2/I] -multiply_by 1 -name axi_to_pcie_x1_io_REFCLK_IBUFDS_GTE2_GENERATED [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/ibufds_gte2/O]
# define clock sys_diff_clock_clk_p
create_clock -period 5.000000 -waveform {0.000000 2.500000} -name sys_diff_clock_clk_p [get_ports sys_diff_clock_clk_p]
# define clock txoutclk
create_clock -period 10.000000 -waveform {0.000000 5.000000} -name txoutclk [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/TXOUTCLK}]
# define clock pll_clkfbout
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKIN1] -master_clock sys_diff_clock_clk_p -multiply_by 1 -name pll_clkfbout [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKFBOUT] -add
# define clock freq_refclk
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKIN1] -master_clock sys_diff_clock_clk_p -edges {1 2 3} -edge_shift {1.172000 -0.703000 -2.578000} -name freq_refclk [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKOUT0] -add
# define clock mem_refclk
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKIN1] -master_clock sys_diff_clock_clk_p -multiply_by 4 -name mem_refclk [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKOUT1] -add
# define clock sync_pulse
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKIN1] -master_clock sys_diff_clock_clk_p -edges {1 2 3} -edge_shift {0.547000 -0.703000 15.547000} -name sync_pulse [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKOUT2] -add
# define clock pll_clk3_out
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKIN1] -master_clock sys_diff_clock_clk_p -multiply_by 1 -name pll_clk3_out [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/plle2_i/CLKOUT3] -add
# define clock mmcm_clkfbout
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_iodelay_ctrl\/clk_ref_mmcm_gen.mmcm_i/CLKIN1] -master_clock sys_diff_clock_clk_p -multiply_by 1 -name mmcm_clkfbout [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_iodelay_ctrl\/clk_ref_mmcm_gen.mmcm_i/CLKFBOUT] -add
# define clock clk_ref_mmcm_400
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_iodelay_ctrl\/clk_ref_mmcm_gen.mmcm_i/CLKIN1] -master_clock sys_diff_clock_clk_p -multiply_by 2 -name clk_ref_mmcm_400 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_iodelay_ctrl\/clk_ref_mmcm_gen.mmcm_i/CLKOUT1] -add
# define clock mmcm_fb
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKIN1] -master_clock txoutclk -multiply_by 1 -name mmcm_fb [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKFBOUT] -add
# define clock clk_125mhz
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKIN1] -master_clock txoutclk -edges {1 2 3} -edge_shift {0.000000 -1.000000 -2.000000} -name clk_125mhz [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKOUT0] -add
# define clock clk_250mhz
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKIN1] -master_clock txoutclk -edges {1 2 3} -edge_shift {0.000000 -3.000000 -6.000000} -name clk_250mhz [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKOUT1] -add
# define clock userclk1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKIN1] -master_clock txoutclk -edges {1 2 3} -edge_shift {0.000000 3.000000 6.000000} -name userclk1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/mmcm_i/CLKOUT2] -add
# define clock iserdes_clk
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK] -add
# define clock rclk
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name rclk [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK] -add
# define clock iserdes_clk_1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK] -add
# define clock B_rclk
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name B_rclk [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK] -add
# define clock iserdes_clk_2
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_2 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK] -add
# define clock rclk_1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name rclk_1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_2
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_2 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK] -add
# define clock iserdes_clk_3
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_3 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK] -add
# define clock rclk_2
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name rclk_2 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_3
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_3 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK] -add
# define clock oserdes_clk_4
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_B.ddr_byte_lane_B\/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_4 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_B.ddr_byte_lane_B\/phaser_out/OCLK] -add
# define clock oserdes_clk_5
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_C.ddr_byte_lane_C\/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_5 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_C.ddr_byte_lane_C\/phaser_out/OCLK] -add
# define clock oserdes_clk_6
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_D.ddr_byte_lane_D\/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_6 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_D.ddr_byte_lane_D\/phaser_out/OCLK] -add
# define clock iserdes_clk_4
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_4 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK] -add
# define clock rclk_3
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name rclk_3 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_7
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_7 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK] -add
# define clock iserdes_clk_5
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_5 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK] -add
# define clock B_rclk_1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name B_rclk_1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_8
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_8 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK] -add
# define clock iserdes_clk_6
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_6 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK] -add
# define clock rclk_4
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name rclk_4 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_9
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_9 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK] -add
# define clock iserdes_clk_7
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 1 -name iserdes_clk_7 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK] -add
# define clock rclk_5
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK] -master_clock freq_refclk -divide_by 2 -name rclk_5 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/RCLK] -add
# define clock oserdes_clk_10
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK] -master_clock mem_refclk -divide_by 1 -name oserdes_clk_10 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK] -add
# define clock clk_pll_i
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/gen_mmcm.mmcm_i/CLKIN1] -master_clock pll_clk3_out -multiply_by 1 -name clk_pll_i [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/gen_mmcm.mmcm_i/CLKFBOUT] -add
# define clock mmcm_ps_clk_bufg_in
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/gen_mmcm.mmcm_i/CLKIN1] -master_clock pll_clk3_out -edges {1 2 3} -edge_shift {0.000000 2.500000 5.000000} -name mmcm_ps_clk_bufg_in [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/gen_mmcm.mmcm_i/CLKOUT0] -add
# define clock clk_div2_bufg_in
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/gen_mmcm.mmcm_i/CLKIN1] -master_clock pll_clk3_out -multiply_by 2 -name clk_div2_bufg_in [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_ddr3_infrastructure\/gen_mmcm.mmcm_i/CLKOUT1] -add
# define clock iserdes_clkdiv
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk -divide_by 2 -name iserdes_clkdiv [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK] -master_clock oserdes_clk -divide_by 2 -name oserdes_clkdiv [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_1 -divide_by 2 -name iserdes_clkdiv_1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_1
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK] -master_clock oserdes_clk_1 -divide_by 2 -name oserdes_clkdiv_1 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_2
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_2 -divide_by 2 -name iserdes_clkdiv_2 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_2
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK] -master_clock oserdes_clk_2 -divide_by 2 -name oserdes_clkdiv_2 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_3
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_3 -divide_by 2 -name iserdes_clkdiv_3 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_3
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK] -master_clock oserdes_clk_3 -divide_by 2 -name oserdes_clkdiv_3 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV] -add
# define clock oserdes_clkdiv_4
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_B.ddr_byte_lane_B\/phaser_out/OCLK] -master_clock oserdes_clk_4 -divide_by 4 -name oserdes_clkdiv_4 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_B.ddr_byte_lane_B\/phaser_out/OCLKDIV] -add
# define clock oserdes_clkdiv_5
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_C.ddr_byte_lane_C\/phaser_out/OCLK] -master_clock oserdes_clk_5 -divide_by 4 -name oserdes_clkdiv_5 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_C.ddr_byte_lane_C\/phaser_out/OCLKDIV] -add
# define clock oserdes_clkdiv_6
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_D.ddr_byte_lane_D\/phaser_out/OCLK] -master_clock oserdes_clk_6 -divide_by 4 -name oserdes_clkdiv_6 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_D.ddr_byte_lane_D\/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_4
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_4 -divide_by 2 -name iserdes_clkdiv_4 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_7
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK] -master_clock oserdes_clk_7 -divide_by 2 -name oserdes_clkdiv_7 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_5
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_5 -divide_by 2 -name iserdes_clkdiv_5 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_8
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK] -master_clock oserdes_clk_8 -divide_by 2 -name oserdes_clkdiv_8 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_6
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_6 -divide_by 2 -name iserdes_clkdiv_6 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_9
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK] -master_clock oserdes_clk_9 -divide_by 2 -name oserdes_clkdiv_9 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV] -add
# define clock iserdes_clkdiv_7
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK] -master_clock iserdes_clk_7 -divide_by 2 -name iserdes_clkdiv_7 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV] -add
# define clock oserdes_clkdiv_10
create_generated_clock -source [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK] -master_clock oserdes_clk_10 -divide_by 2 -name oserdes_clkdiv_10 [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV] -add
# define clock pcie_ref_clk
create_clock -period 10.000000 -waveform {0.000000 5.000000} -name pcie_ref_clk [get_ports pci_exp_refclk_rxp]
# define clock constraints axi_to_pcie_x1_io_REFCLK_IBUFDS_GTE2_GENERATED
# define clock constraints sys_diff_clock_clk_p
# define clock constraints txoutclk
# define clock constraints pll_clkfbout
# define clock constraints freq_refclk
# define clock constraints mem_refclk
# define clock constraints sync_pulse
# define clock constraints pll_clk3_out
# define clock constraints mmcm_clkfbout
# define clock constraints clk_ref_mmcm_400
# define clock constraints mmcm_fb
# define clock constraints clk_125mhz
# define clock constraints clk_250mhz
# define clock constraints userclk1
# define clock constraints iserdes_clk
# define clock constraints rclk
# define clock constraints oserdes_clk
# define clock constraints iserdes_clk_1
# define clock constraints B_rclk
# define clock constraints oserdes_clk_1
# define clock constraints iserdes_clk_2
# define clock constraints rclk_1
# define clock constraints oserdes_clk_2
# define clock constraints iserdes_clk_3
# define clock constraints rclk_2
# define clock constraints oserdes_clk_3
# define clock constraints oserdes_clk_4
# define clock constraints oserdes_clk_5
# define clock constraints oserdes_clk_6
# define clock constraints iserdes_clk_4
# define clock constraints rclk_3
# define clock constraints oserdes_clk_7
# define clock constraints iserdes_clk_5
# define clock constraints B_rclk_1
# define clock constraints oserdes_clk_8
# define clock constraints iserdes_clk_6
# define clock constraints rclk_4
# define clock constraints oserdes_clk_9
# define clock constraints iserdes_clk_7
# define clock constraints rclk_5
# define clock constraints oserdes_clk_10
# define clock constraints clk_pll_i
# define clock constraints mmcm_ps_clk_bufg_in
# define clock constraints clk_div2_bufg_in
# define clock constraints iserdes_clkdiv
# define clock constraints oserdes_clkdiv
# define clock constraints iserdes_clkdiv_1
# define clock constraints oserdes_clkdiv_1
# define clock constraints iserdes_clkdiv_2
# define clock constraints oserdes_clkdiv_2
# define clock constraints iserdes_clkdiv_3
# define clock constraints oserdes_clkdiv_3
# define clock constraints oserdes_clkdiv_4
# define clock constraints oserdes_clkdiv_5
# define clock constraints oserdes_clkdiv_6
# define clock constraints iserdes_clkdiv_4
# define clock constraints oserdes_clkdiv_7
# define clock constraints iserdes_clkdiv_5
# define clock constraints oserdes_clkdiv_8
# define clock constraints iserdes_clkdiv_6
# define clock constraints oserdes_clkdiv_9
# define clock constraints iserdes_clkdiv_7
# define clock constraints oserdes_clkdiv_10
# define clock constraints pcie_ref_clk
# exception 0
set_multicycle_path -setup -from [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/mc0/mc_read_idle_r_reg/Q]  -to [list [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}]] 6
# exception 1
set_multicycle_path -hold -from [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/mc0/mc_read_idle_r_reg/Q]  -to [list [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[8].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[4].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[9].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[7].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[6].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[5].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[3].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[2].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[1].iserdes_dq_.iserdesdq/CE1}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/RST}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/OFB}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/DDLY}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE2}] [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io\/input_[0].iserdes_dq_.iserdesdq/CE1}]] 5
# exception 2
set_false_path -through [list [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND]]
# exception 3
set_multicycle_path -setup -through [list [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_D.ddr_byte_lane_D\/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_C.ddr_byte_lane_C\/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_B.ddr_byte_lane_B\/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST]] -start 2
# exception 4
set_multicycle_path -hold -through [list [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_D.ddr_byte_lane_D\/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_C.ddr_byte_lane_C\/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_1.u_ddr_phy_4lanes\/ddr_byte_lane_B.ddr_byte_lane_B\/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707mig\/blackbox/u_vc707mig_mig\/u_memc_ui_top_axi\/mem_intfc0\/ddr_phy_top0\/u_ddr_mc_phy_wrapper\/u_ddr_mc_phy\/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST]] -start 1
# exception 5
set_false_path -to [list [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/pclk_i1_bufgctrl.pclk_i1/S1] [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_clock_int.pipe_clock_i\/pclk_i1_bufgctrl.pclk_i1/S0]]
# exception 6
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/RXELECIDLE}]
# exception 7
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/TXPHINITDONE}]
# exception 8
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE}]
# exception 9
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/TXDLYSRESETDONE}]
# exception 10
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/RXDLYSRESETDONE}]
# exception 11
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/RXPHALIGNDONE}]
# exception 12
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/RXCDRLOCK}]
# exception 13
set_false_path -through [get_pins top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.pcie_top_i\/pcie_7x_i\/pcie_block_i/CFGMSGRECEIVEDPMETO]
# exception 14
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].gt_wrapper_i\/gtx_channel.gtxe2_channel_i/CPLLLOCK}]
# exception 15
set_false_path -through [get_pins {top\/U500VC707DevKitSystem_1\/xilinxvc707pcie\/axi_to_pcie_x1\/blackbox/inst/comp_axi_enhanced_pcie\/comp_enhanced_core_top_wrap\/axi_pcie_enhanced_core_top_i\/pcie_7x_v2_0_2_inst\/pcie_top_with_gt_top.gt_ges.gt_top_i\/pipe_wrapper_i\/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i\/qpll_wrapper_i\/gtx_common.gtxe2_common_i/QPLLLOCK}]
set_clock_groups  -asynchronous -group  [list  [get_clocks {clk_125mhz}] [get_clocks {clk_250mhz}] [get_clocks {mmcm_fb}] [get_clocks {txoutclk}] [get_clocks {userclk1}] ] -group  [list  [get_clocks {B_rclk}] [get_clocks {B_rclk_1}] [get_clocks {clk_div2_bufg_in}] [get_clocks {clk_pll_i}] [get_clocks {clk_ref_mmcm_400}] [get_clocks {freq_refclk}] [get_clocks {iserdes_clk}] [get_clocks {iserdes_clk_1}] [get_clocks {iserdes_clk_2}] [get_clocks {iserdes_clk_3}] [get_clocks {iserdes_clk_4}] [get_clocks {iserdes_clk_5}] [get_clocks {iserdes_clk_6}] [get_clocks {iserdes_clk_7}] [get_clocks {iserdes_clkdiv}] [get_clocks {iserdes_clkdiv_1}] [get_clocks {iserdes_clkdiv_2}] [get_clocks {iserdes_clkdiv_3}] [get_clocks {iserdes_clkdiv_4}] [get_clocks {iserdes_clkdiv_5}] [get_clocks {iserdes_clkdiv_6}] [get_clocks {iserdes_clkdiv_7}] [get_clocks {mem_refclk}] [get_clocks {mmcm_clkfbout}] [get_clocks {mmcm_ps_clk_bufg_in}] [get_clocks {oserdes_clk}] [get_clocks {oserdes_clk_1}] [get_clocks {oserdes_clk_10}] [get_clocks {oserdes_clk_2}] [get_clocks {oserdes_clk_3}] [get_clocks {oserdes_clk_4}] [get_clocks {oserdes_clk_5}] [get_clocks {oserdes_clk_6}] [get_clocks {oserdes_clk_7}] [get_clocks {oserdes_clk_8}] [get_clocks {oserdes_clk_9}] [get_clocks {oserdes_clkdiv}] [get_clocks {oserdes_clkdiv_1}] [get_clocks {oserdes_clkdiv_10}] [get_clocks {oserdes_clkdiv_2}] [get_clocks {oserdes_clkdiv_3}] [get_clocks {oserdes_clkdiv_4}] [get_clocks {oserdes_clkdiv_5}] [get_clocks {oserdes_clkdiv_6}] [get_clocks {oserdes_clkdiv_7}] [get_clocks {oserdes_clkdiv_8}] [get_clocks {oserdes_clkdiv_9}] [get_clocks {pll_clk3_out}] [get_clocks {pll_clkfbout}] [get_clocks {rclk}] [get_clocks {rclk_1}] [get_clocks {rclk_2}] [get_clocks {rclk_3}] [get_clocks {rclk_4}] [get_clocks {rclk_5}] [get_clocks {sync_pulse}] [get_clocks {sys_diff_clock_clk_p}] ]
