#vlib work
# ------------------------------------------------------------
vlog ../tb/testbench.sv
vlog ../../design/seven_seg_decoder.sv
vlog ../../design/ALU_4bit.sv
vlog ../../design/ALU_seven_seg_decoder.sv

vlog ../../design/single_port_ram_128x8.sv
vlog ../../design/Program_Rom.sv
vlog ../../design/cpu.sv
# ------------------------------------------------------------

   
