/**
 * @file sta_ddr_sta1295_setting.h
 * @brief This is the header file for DDR
 * Copyright (C) ST-Microelectronics SA 2015
 * @author: APG-MID team
 */
#include "utils.h"

#include "sta_map.h"
#include "sta_ddr.h"
#include "sta_ddr_sta1295_timing.h"
#include "sta1x95_ddr3_setting.h"

/* Registers offsets */
#define PUB_PGCR0 0x008
#define PUB_PGCR1 0x00C
#define PUB_PLLCR 0x018
#define PUB_PTR0 0x01C
#define PUB_PTR1 0x020
#define PUB_PTR2 0x024
#define PUB_PTR3 0x028
#define PUB_PTR4 0x02C
#define PUB_DXCCR 0x03C
#define PUB_DSGCR 0x040
#define PUB_DCR 0x044
#define PUB_DTPR0 0x048
#define PUB_DTPR1 0x04C
#define PUB_DTPR2 0x050
#define PUB_MR0 0x054
#define PUB_MR1 0x058
#define PUB_MR2 0x05C
#define PUB_MR3 0x060
#define PUB_ODTCR 0x064
#define PUB_DTCR 0x068
#define PUB_PGCR2 0x08C

#define PUB_ZQ0CR0 0x180
#define PUB_ZQ0CR1 0x184
#define PUB_ZQ0SR0 0x188
#define PUB_ZQ0SR1 0x18C

#define PUB_DX0GCR 0x1C0
#define PUB_DX0BDLR0 0x1CC
#define PUB_DX0BDLR1 0x1D0
#define PUB_DX0BDLR2 0x1D4
#define PUB_DX0BDLR3 0x1D8
#define PUB_DX0BDLR4 0x1DC

#define PUB_DX1GCR 0x200

#define PUB_DX1BDLR0 0x20C
#define PUB_DX1BDLR1 0x210
#define PUB_DX1BDLR2 0x214
#define PUB_DX1BDLR3 0x218
#define PUB_DX1BDLR4 0x21C

#define PUB_DX2GCR 0x240

#define PUB_DX2BDLR0 0x24C
#define PUB_DX2BDLR1 0x250
#define PUB_DX2BDLR2 0x254
#define PUB_DX2BDLR3 0x258
#define PUB_DX2BDLR4 0x25C

#define PUB_DX3GCR 0x280

#define PUB_DX3BDLR0 0x28C
#define PUB_DX3BDLR1 0x290
#define PUB_DX3BDLR2 0x294
#define PUB_DX3BDLR3 0x298
#define PUB_DX3BDLR4 0x29C

t_sta_ddr_setting sta_ddr_setting_table[] = {
DDRSETTING(0x01040001, DDR3_CTRL_BASE + MSTR, UMCTL2_MSTR)
DDRSETTING(0x00000010, DDR3_CTRL_BASE + MRCTRL0, UMCTL2_MRCTRL0)
DDRSETTING(0x0000cb38, DDR3_CTRL_BASE + MRCTRL1, UMCTL2_MRCTRL1)
DDRSETTING(0x00070003, DDR3_CTRL_BASE + INIT(0), UMCTL2_INIT(0))
DDRSETTING(0x0003020D, DDR3_CTRL_BASE + INIT(1), UMCTL2_INIT(1))
DDRSETTING(TIMING_INIT3, DDR3_CTRL_BASE + INIT(3), UMCTL2_INIT(3))
DDRSETTING(TIMING_INIT4, DDR3_CTRL_BASE + INIT(4), UMCTL2_INIT(4))
DDRSETTING(TIMING_INIT5, DDR3_CTRL_BASE + INIT(5), UMCTL2_INIT(5))
DDRSETTING(TIMING_DRAMTMG0, DDR3_CTRL_BASE + DRAMTMG(0), UMCTL2_DRAMTMG(0))
DDRSETTING(TIMING_DRAMTMG1, DDR3_CTRL_BASE + DRAMTMG(1), UMCTL2_DRAMTMG(1))
DDRSETTING(TIMING_DRAMTMG2, DDR3_CTRL_BASE + DRAMTMG(2), UMCTL2_DRAMTMG(2))
DDRSETTING(TIMING_DRAMTMG3, DDR3_CTRL_BASE + DRAMTMG(3), UMCTL2_DRAMTMG(3))
DDRSETTING(TIMING_DRAMTMG4, DDR3_CTRL_BASE + DRAMTMG(4), UMCTL2_DRAMTMG(4))
DDRSETTING(TIMING_DRAMTMG5, DDR3_CTRL_BASE + DRAMTMG(5), UMCTL2_DRAMTMG(5))
DDRSETTING(TIMING_DRAMTMG8, DDR3_CTRL_BASE + DRAMTMG(8), UMCTL2_DRAMTMG(8))
DDRSETTING(TIMING_ZQCTL0, DDR3_CTRL_BASE + ZQCTL0, UMCTL2_ZQCTL0)
DDRSETTING(0x00000070, DDR3_CTRL_BASE + ZQCTL1, UMCTL2_ZQCTL1)
DDRSETTING(TIMING_DFITMG0, DDR3_CTRL_BASE + DFITMG0, UMCTL2_DFITMG0)
DDRSETTING(0x00030101, DDR3_CTRL_BASE + DFITMG1, UMCTL2_DFITMG1)
DDRSETTING(0x070041201, DDR3_CTRL_BASE + DFILPCFG0, UMCTL2_DFILPCFG0)
DDRSETTING(0x20400004, DDR3_CTRL_BASE + DFIUPD0, UMCTL2_DFIUPD0)
DDRSETTING(0x0043006d, DDR3_CTRL_BASE + DFIUPD1, UMCTL2_DFIUPD1)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + DFIUPD2, UMCTL2_DFIUPD2)
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + DFIMISC, UMCTL2_DFIMISC)
DDRSETTING(0x06000608, DDR3_CTRL_BASE + ODTCFG, UMCTL2_ODTCFG)
DDRSETTING(0x00000011, DDR3_CTRL_BASE + ODTMAP, UMCTL2_ODTMAP)
DDRSETTING(0x0ad10701, DDR3_CTRL_BASE + SCHED, UMCTL2_SCHED)
DDRSETTING(0x00000019, DDR3_CTRL_BASE + SCHED1, UMCTL2_SCHED1)
DDRSETTING(0xd700bfad, DDR3_CTRL_BASE + PERFHPR1, UMCTL2_PERFHPR1)
DDRSETTING(0xe9005842, DDR3_CTRL_BASE + PERFLPR1, UMCTL2_PERFLPR1)
DDRSETTING(0x8600c303, DDR3_CTRL_BASE + PERFWR1, UMCTL2_PERFWR1)
DDRSETTING(0x00000255, DDR3_CTRL_BASE + PERFVPR1, UMCTL2_PERFVPR1)
DDRSETTING(0x00000257, DDR3_CTRL_BASE + PERFVPW1, UMCTL2_PERFVPW1)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + DBG0, UMCTL2_DBG0)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + DBG1, UMCTL2_DBG1)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + DBGCMD, UMCTL2_DBGCMD)
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + SWCTL, UMCTL2_SWCTL)
DDRSETTING(0x00100010, DDR3_CTRL_BASE + POISONCFG, UMCTL2_POISONCFG)
DDRSETTING(0x00000111, DDR3_CTRL_BASE + PCCFG, UMCTL2_PCCFG)
DDRSETTING(0x000010ff, DDR3_CTRL_BASE + PCFGR(0), UMCTL2_PCFGR(0))
DDRSETTING(0x00001378, DDR3_CTRL_BASE + PCFGW(0), UMCTL2_PCFGW(0))
DDRSETTING(0x0020000b, DDR3_CTRL_BASE + PCFGQOS0(0), UMCTL2_PCFGQOS0(0))
DDRSETTING(0x032202fa, DDR3_CTRL_BASE + PCFGQOS1(0), UMCTL2_PCFGQOS1(0))
DDRSETTING(0x00100002, DDR3_CTRL_BASE + PCFGWQOS0(0), UMCTL2_PCFGWQOS0(0))
DDRSETTING(0x00000016, DDR3_CTRL_BASE + PCFGWQOS1(0), UMCTL2_PCFGWQOS1(0))
DDRSETTING(0x000002d5, DDR3_CTRL_BASE + PCFGR(1), UMCTL2_PCFGR(1))
DDRSETTING(0x00001363, DDR3_CTRL_BASE + PCFGW(1), UMCTL2_PCFGW(1))
DDRSETTING(0x02100503, DDR3_CTRL_BASE + PCFGQOS0(1), UMCTL2_PCFGQOS0(1))
DDRSETTING(0x05b105cd, DDR3_CTRL_BASE + PCFGQOS1(1), UMCTL2_PCFGQOS1(1))
DDRSETTING(0x00000001, DDR3_CTRL_BASE + PCFGWQOS0(1), UMCTL2_PCFGWQOS0(1))
DDRSETTING(0x000004a2, DDR3_CTRL_BASE + PCFGWQOS1(1), UMCTL2_PCFGWQOS1(1))
DDRSETTING(0x00003062, DDR3_CTRL_BASE + PCFGR(2), UMCTL2_PCFGR(2))
DDRSETTING(0x000000a1, DDR3_CTRL_BASE + PCFGW(2), UMCTL2_PCFGW(2))
DDRSETTING(0x01110200, DDR3_CTRL_BASE + PCFGQOS0(2), UMCTL2_PCFGQOS0(2))
DDRSETTING(0x00ba0407, DDR3_CTRL_BASE + PCFGQOS1(2), UMCTL2_PCFGQOS1(2))
DDRSETTING(0x00100005, DDR3_CTRL_BASE + PCFGWQOS0(2), UMCTL2_PCFGWQOS0(2))
DDRSETTING(0x0000054c, DDR3_CTRL_BASE + PCFGWQOS1(2), UMCTL2_PCFGWQOS1(2))
DDRSETTING(0x00003273, DDR3_CTRL_BASE + PCFGR(3), UMCTL2_PCFGR(3))
DDRSETTING(0x000061cf, DDR3_CTRL_BASE + PCFGW(3), UMCTL2_PCFGW(3))
DDRSETTING(0x01110a08, DDR3_CTRL_BASE + PCFGQOS0(3), UMCTL2_PCFGQOS0(3))
DDRSETTING(0x06730088, DDR3_CTRL_BASE + PCFGQOS1(3), UMCTL2_PCFGQOS1(3))
DDRSETTING(0x0010000a, DDR3_CTRL_BASE + PCFGWQOS0(3), UMCTL2_PCFGWQOS0(3))
DDRSETTING(0x000005f9, DDR3_CTRL_BASE + PCFGWQOS1(3), UMCTL2_PCFGWQOS1(3))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(0), UMCTL2_ ADDRMAP(0))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(1), UMCTL2_ ADDRMAP(1))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(2), UMCTL2_ ADDRMAP(2))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(3), UMCTL2_ ADDRMAP(3))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(4), UMCTL2_ ADDRMAP(4))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(5), UMCTL2_ ADDRMAP(5))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(6), UMCTL2_ ADDRMAP(6))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(9), UMCTL2_ ADDRMAP(9))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(10), UMCTL2_ ADDRMAP(10))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + ADDRMAP(11), UMCTL2_ ADDRMAP(11))

DDRSETTING(0x91003547 | BIT(7), DDR3_PUB_BASE + PUB_DTCR, PUB_DTCR)
DDRSETTING(BIT(18), DDR3_PUB_BASE + PUB_DSGCR, PUB_DSGCR)
DDRSETTING(0x00010001, DDR3_PUB_BASE + PUB_ODTCR, PUB_ODTCR)
DDRSETTING(0x0000048b, DDR3_PUB_BASE + PUB_DCR, PUB_DCR)
DDRSETTING(TIMING_PTR0, DDR3_PUB_BASE + PUB_PTR0, PUB_PTR0)
DDRSETTING(TIMING_PTR1, DDR3_PUB_BASE + PUB_PTR1, PUB_PTR1)
DDRSETTING(TIMING_PTR2, DDR3_PUB_BASE + PUB_PTR2, PUB_PTR2)
DDRSETTING(TIMING_PTR3, DDR3_PUB_BASE + PUB_PTR3, PUB_PTR3)
DDRSETTING(TIMING_PTR4, DDR3_PUB_BASE + PUB_PTR4, PUB_PTR4)
DDRSETTING(TIMING_DTPR0, DDR3_PUB_BASE + PUB_DTPR0, PUB_DTPR0)
DDRSETTING(TIMING_DTPR1, DDR3_PUB_BASE + PUB_DTPR1, PUB_DTPR1)
DDRSETTING(TIMING_DTPR2, DDR3_PUB_BASE + PUB_DTPR2, PUB_DTPR2)
DDRSETTING(TIMING_MR0, DDR3_PUB_BASE + PUB_MR0, PUB_MR0)
DDRSETTING(TIMING_MR1, DDR3_PUB_BASE + PUB_MR1, PUB_MR1)
DDRSETTING(TIMING_MR2, DDR3_PUB_BASE + PUB_MR2, PUB_MR2)
DDRSETTING(TIMING_MR3, DDR3_PUB_BASE + PUB_MR3, PUB_MR3)
DDRSETTING(TIMING_PGCR2, DDR3_PUB_BASE + PUB_PGCR2, PUB_PGCR2)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_ZQ0CR0, PUB_ZQ0CR0)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_ZQ0CR1, PUB_ZQ0CR1)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_ZQ0SR0, PUB_ZQ0SR0)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_ZQ0SR0, PUB_ZQ0SR1)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX0BDLR0, PUB_DX0BDLR0)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX0BDLR1, PUB_DX0BDLR1)
DDRSETTING(0x00000659, DDR3_PUB_BASE + PUB_DX0BDLR2, PUB_DX0BDLR2)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX1BDLR0, PUB_DX1BDLR0)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX1BDLR1, PUB_DX1BDLR1)
DDRSETTING(0x00000659, DDR3_PUB_BASE + PUB_DX1BDLR2, PUB_DX1BDLR2)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX2BDLR0, PUB_DX2BDLR0)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX2BDLR1, PUB_DX2BDLR1)
DDRSETTING(0x00000659, DDR3_PUB_BASE + PUB_DX2BDLR2, PUB_DX2BDLR2)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX3BDLR0, PUB_DX3BDLR0)
DDRSETTING(0x19659659, DDR3_PUB_BASE + PUB_DX3BDLR1, PUB_DX3BDLR1)
DDRSETTING(0x00000659, DDR3_PUB_BASE + PUB_DX3BDLR2, PUB_DX3BDLR2)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_DX0GCR, PUB_DX0GCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_DX1GCR, PUB_DX1GCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_DX2GCR, PUB_DX2GCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUB_DX3GCR, PUB_DX3GCR)
DDRSETTING(MAX_IDX, MAX_IDX, MAX_IDX)
};
