;redcode
;assert 1
	SPL 0, <-401
	CMP -207, <-126
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB 270, 60
	SUB 1, 400
	SUB @0, @2
	SPL 0, 90
	DJN 721, 600
	JMN 0, <-401
	JMZ 6, 490
	SUB #0, 9
	MOV @-127, 100
	SUB 721, 0
	CMP 721, 0
	SPL 0, 90
	SUB 1, 400
	ADD 0, 90
	SPL 0, 91
	SPL 1, 400
	JMZ 6, 490
	SLT 721, 0
	SUB #0, 9
	SUB #0, 9
	SUB 721, 0
	SUB 1, <-1
	ADD 0, 90
	DJN 0, 90
	ADD 0, 900
	MOV #121, 308
	SLT 130, 9
	JMN 0, <-401
	ADD 270, 60
	CMP #0, 3
	DAT #210, #60
	ADD 240, 60
	DAT #210, #60
	DAT #210, #60
	SLT 210, 60
	SLT 130, 9
	SPL 0, <-401
	SLT 130, 9
	SPL 0, -1
	CMP -207, <-126
	SPL 0, <-401
	SPL 0, <-401
	SPL 0, <-401
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	SUB 270, 60
