<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="group__NMSIS__Core__FPU__Functions" kind="group">
    <compoundname>NMSIS_Core_FPU_Functions</compoundname>
    <title>FPU Functions</title>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="group__NMSIS__Core__FPU__Functions_1ga2e1e58dd537699f8674a335d64c8705a" prot="public" static="no">
        <type>uint64_t</type>
        <definition>typedef uint64_t rv_fpu_t</definition>
        <argsstring></argsstring>
        <name>rv_fpu_t</name>
        <briefdescription>
<para>Type of FPU register, depends on the FLEN defined in RISC-V. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="211" column="1" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="define">
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gafa83f561b446add5c453e0feb255d2e6" prot="public" static="no">
        <name>__RISCV_FLEN</name>
        <initializer>64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="59" column="11" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga8cc990586c8cd66746a89ea04a952306" prot="public" static="no">
        <name>__get_FCSR</name>
        <param></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1ga355c96e5bd1ab3df0203e23a887c00c0" kindref="member">__RV_CSR_READ</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1gabba4da62b155cd22e3bd1a8ec402cf78" kindref="member">CSR_FCSR</ref>)</initializer>
        <briefdescription>
<para>Get FCSR CSR Register. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="65" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga2a5b820d47fe120ac23382db72f6cbb8" prot="public" static="no">
        <name>__set_FCSR</name>
        <param><defname>val</defname></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1gaa2d43f43f3f333cfd8e5a326a2aed413" kindref="member">__RV_CSR_WRITE</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1gabba4da62b155cd22e3bd1a8ec402cf78" kindref="member">CSR_FCSR</ref>, (val))</initializer>
        <briefdescription>
<para>Set FCSR CSR Register with val. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="67" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gaa6595ca9d101dda1feb9826d0905bd60" prot="public" static="no">
        <name>__get_FRM</name>
        <param></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1ga355c96e5bd1ab3df0203e23a887c00c0" kindref="member">__RV_CSR_READ</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1gaab22a5666b6fd37cde09583f0ca66133" kindref="member">CSR_FRM</ref>)</initializer>
        <briefdescription>
<para>Get FRM CSR Register. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="69" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gaae42d30f7a65effccb13210406c69f6a" prot="public" static="no">
        <name>__set_FRM</name>
        <param><defname>val</defname></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1gaa2d43f43f3f333cfd8e5a326a2aed413" kindref="member">__RV_CSR_WRITE</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1gaab22a5666b6fd37cde09583f0ca66133" kindref="member">CSR_FRM</ref>, (val))</initializer>
        <briefdescription>
<para>Set FRM CSR Register with val. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="71" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gaa679e9260657efa33c5340841e8a6aff" prot="public" static="no">
        <name>__get_FFLAGS</name>
        <param></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1ga355c96e5bd1ab3df0203e23a887c00c0" kindref="member">__RV_CSR_READ</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1gaf25caf1486cedbc47afdd5afd81be307" kindref="member">CSR_FFLAGS</ref>)</initializer>
        <briefdescription>
<para>Get FFLAGS CSR Register. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="73" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga5c875e72325d398dc16301eec09eec0d" prot="public" static="no">
        <name>__set_FFLAGS</name>
        <param><defname>val</defname></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1gaa2d43f43f3f333cfd8e5a326a2aed413" kindref="member">__RV_CSR_WRITE</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1gaf25caf1486cedbc47afdd5afd81be307" kindref="member">CSR_FFLAGS</ref>, (val))</initializer>
        <briefdescription>
<para>Set FFLAGS CSR Register with val. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="75" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga56907288398563598c7ed6c203bde07c" prot="public" static="no">
        <name>__enable_FPU</name>
        <param></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1gafdbd9b5a14b44913675d0fa73ca6716f" kindref="member">__RV_CSR_SET</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736" kindref="member">CSR_MSTATUS</ref>, <ref refid="group__NMSIS__Core__CSR__Encoding_1gab7b9c10a700f7570d44c49f369b6fcce" kindref="member">MSTATUS_FS</ref>)</initializer>
        <briefdescription>
<para>Enable FPU Unit. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="78" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga3cb1d30a444036111b1e83853315e11a" prot="public" static="no">
        <name>__disable_FPU</name>
        <param></param>
        <initializer><ref refid="group__NMSIS__Core__CSR__Register__Access_1ga14cf0513f6b576fcd1ff700b08f65543" kindref="member">__RV_CSR_CLEAR</ref>(<ref refid="group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736" kindref="member">CSR_MSTATUS</ref>, <ref refid="group__NMSIS__Core__CSR__Encoding_1gab7b9c10a700f7570d44c49f369b6fcce" kindref="member">MSTATUS_FS</ref>)</initializer>
        <briefdescription>
<para>Disable FPU Unit. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>We can save power by disable FPU Unit.</para></listitem><listitem><para>When FPU Unit is disabled, any access to FPU related CSR registers and FPU instructions will cause illegal Instuction Exception. </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="86" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gada7714c5b13faee62cd17c11b33099bc" prot="public" static="no">
        <name>__RV_FLW</name>
        <param><defname>freg</defname></param>
        <param><defname>addr</defname></param>
        <param><defname>ofs</defname></param>
        <briefdescription>
<para>Load a single-precision value from memory into float point register freg using flw instruction. </para>        </briefdescription>
        <detaileddescription>
<para>The FLW instruction loads a single-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31) <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">freg</parametername>
</parameternamelist>
<parameterdescription>
<para>The floating point register, eg. <ref refid="group__NMSIS__Core__CSR__Encoding_1gab630278e8a24dd620cb6a512b51bc45f" kindref="member">FREG(0)</ref>, f0 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">addr</parametername>
</parameternamelist>
<parameterdescription>
<para>The memory base address, 4 byte aligned required </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">ofs</parametername>
</parameternamelist>
<parameterdescription>
<para>a 12-bit immediate signed byte offset value, should be an const value </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="remark"><para><itemizedlist>
<listitem><para>FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</para></listitem><listitem><para>FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved </para></listitem></itemizedlist>
</para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="103" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga8589da14b8ba3b8370752efc3e71f060" prot="public" static="no">
        <name>__RV_FSW</name>
        <param><defname>freg</defname></param>
        <param><defname>addr</defname></param>
        <param><defname>ofs</defname></param>
        <briefdescription>
<para>Store a single-precision value from float point freg into memory using fsw instruction. </para>        </briefdescription>
        <detaileddescription>
<para>The FSW instruction stores a single-precision value from floating point register to memory <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">freg</parametername>
</parameternamelist>
<parameterdescription>
<para>The floating point register(f0-f31), eg. <ref refid="group__NMSIS__Core__CSR__Encoding_1gab630278e8a24dd620cb6a512b51bc45f" kindref="member">FREG(0)</ref>, f0 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">addr</parametername>
</parameternamelist>
<parameterdescription>
<para>The memory base address, 4 byte aligned required </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">ofs</parametername>
</parameternamelist>
<parameterdescription>
<para>a 12-bit immediate signed byte offset value, should be an const value </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="remark"><para><itemizedlist>
<listitem><para>FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</para></listitem><listitem><para>FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved </para></listitem></itemizedlist>
</para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="124" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gad4c739198e28d81dc036a4ceafeaaa14" prot="public" static="no">
        <name>__RV_FLD</name>
        <param><defname>freg</defname></param>
        <param><defname>addr</defname></param>
        <param><defname>ofs</defname></param>
        <briefdescription>
<para>Load a double-precision value from memory into float point register freg using fld instruction. </para>        </briefdescription>
        <detaileddescription>
<para>The FLD instruction loads a double-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31) <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">freg</parametername>
</parameternamelist>
<parameterdescription>
<para>The floating point register, eg. <ref refid="group__NMSIS__Core__CSR__Encoding_1gab630278e8a24dd620cb6a512b51bc45f" kindref="member">FREG(0)</ref>, f0 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">addr</parametername>
</parameternamelist>
<parameterdescription>
<para>The memory base address, 8 byte aligned required </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">ofs</parametername>
</parameternamelist>
<parameterdescription>
<para>a 12-bit immediate signed byte offset value, should be an const value </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="attention"><para><itemizedlist>
<listitem><para>Function only available for double precision floating point unit, FLEN = 64 </para></listitem></itemizedlist>
</para></simplesect>
<simplesect kind="remark"><para><itemizedlist>
<listitem><para>FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</para></listitem><listitem><para>FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved. </para></listitem></itemizedlist>
</para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="147" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gacabdf0d10c9c364361d498887d2a31ee" prot="public" static="no">
        <name>__RV_FSD</name>
        <param><defname>freg</defname></param>
        <param><defname>addr</defname></param>
        <param><defname>ofs</defname></param>
        <briefdescription>
<para>Store a double-precision value from float point freg into memory using fsd instruction. </para>        </briefdescription>
        <detaileddescription>
<para>The FSD instruction stores double-precision value from floating point register to memory <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">freg</parametername>
</parameternamelist>
<parameterdescription>
<para>The floating point register(f0-f31), eg. <ref refid="group__NMSIS__Core__CSR__Encoding_1gab630278e8a24dd620cb6a512b51bc45f" kindref="member">FREG(0)</ref>, f0 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">addr</parametername>
</parameternamelist>
<parameterdescription>
<para>The memory base address, 8 byte aligned required </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">ofs</parametername>
</parameternamelist>
<parameterdescription>
<para>a 12-bit immediate signed byte offset value, should be an const value </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="attention"><para><itemizedlist>
<listitem><para>Function only available for double precision floating point unit, FLEN = 64 </para></listitem></itemizedlist>
</para></simplesect>
<simplesect kind="remark"><para><itemizedlist>
<listitem><para>FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</para></listitem><listitem><para>FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved. </para></listitem></itemizedlist>
</para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="170" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="170" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga7284e0420eb63c1858739f326695c3d7" prot="public" static="no">
        <name>__RV_FLOAD</name>
        <initializer><ref refid="group__NMSIS__Core__FPU__Functions_1gad4c739198e28d81dc036a4ceafeaaa14" kindref="member">__RV_FLD</ref></initializer>
        <briefdescription>
<para>Load a float point value from memory into float point register freg using flw/fld instruction. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>For Single-Precison Floating-Point Mode(__FPU_PRESENT == 1, __RISCV_FLEN == 32): It will call <ref refid="group__NMSIS__Core__FPU__Functions_1gada7714c5b13faee62cd17c11b33099bc" kindref="member">__RV_FLW</ref> to load a single-precision floating point value from memory to floating point register</para></listitem><listitem><para>For Double-Precison Floating-Point Mode(__FPU_PRESENT == 2, __RISCV_FLEN == 64): It will call <ref refid="group__NMSIS__Core__FPU__Functions_1gad4c739198e28d81dc036a4ceafeaaa14" kindref="member">__RV_FLD</ref> to load a double-precision floating point value from memory to floating point register</para></listitem></itemizedlist>
</para><para><simplesect kind="attention"><para>Function behaviour is different for __FPU_PRESENT = 1 or 2, please see the real function this macro represent </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="208" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1gafeca0b04cdcb27f77b10f2ece682e4a3" prot="public" static="no">
        <name>__RV_FSTORE</name>
        <initializer><ref refid="group__NMSIS__Core__FPU__Functions_1gacabdf0d10c9c364361d498887d2a31ee" kindref="member">__RV_FSD</ref></initializer>
        <briefdescription>
<para>Store a float value from float point freg into memory using fsw/fsd instruction. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>For Single-Precison Floating-Point Mode(__FPU_PRESENT == 1, __RISCV_FLEN == 32): It will call <ref refid="group__NMSIS__Core__FPU__Functions_1ga8589da14b8ba3b8370752efc3e71f060" kindref="member">__RV_FSW</ref> to store floating point register into memory</para></listitem><listitem><para>For Double-Precison Floating-Point Mode(__FPU_PRESENT == 2, __RISCV_FLEN == 64): It will call <ref refid="group__NMSIS__Core__FPU__Functions_1gacabdf0d10c9c364361d498887d2a31ee" kindref="member">__RV_FSD</ref> to store floating point register into memory</para></listitem></itemizedlist>
</para><para><simplesect kind="attention"><para>Function behaviour is different for __FPU_PRESENT = 1 or 2, please see the real function this macro represent </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="209" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="209" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga84c57d7bc6ecc4dcb457283e84636cb0" prot="public" static="no">
        <name>SAVE_FPU_CONTEXT</name>
        <param></param>
        <briefdescription>
<para>Save FPU context into variables for interrupt nesting. </para>        </briefdescription>
        <detaileddescription>
<para>This macro is used to declare variables which are used for saving FPU context, and it will store the nessary fpu registers into these variables, it need to be used in a interrupt when in this interrupt fpu registers are used. <simplesect kind="remark"><para><itemizedlist>
<listitem><para>It need to be used together with <ref refid="group__NMSIS__Core__FPU__Functions_1ga9a78b83eedadc42478e23a10aa8ebc07" kindref="member">RESTORE_FPU_CONTEXT</ref></para></listitem><listitem><para>Don&apos;t use variable names __fpu_context in your ISR code</para></listitem><listitem><para>If you isr code will use fpu registers, and this interrupt is nested. Then you can do it like this: <programlisting><codeline><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>eclic_mtip_handler(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline><highlight class="normal">{</highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>!!!Interrupt<sp/>is<sp/>enabled<sp/>here!!!</highlight><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>!!!Higher<sp/>priority<sp/>interrupt<sp/>could<sp/>nest<sp/>it!!!</highlight><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>Necessary<sp/>only<sp/>when<sp/>you<sp/>need<sp/>to<sp/>use<sp/>fpu<sp/>registers</highlight><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>in<sp/>this<sp/>isr<sp/>handler<sp/>functions</highlight><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__NMSIS__Core__FPU__Functions_1ga84c57d7bc6ecc4dcb457283e84636cb0" kindref="member">SAVE_FPU_CONTEXT</ref>();</highlight></codeline>
<codeline><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>put<sp/>you<sp/>own<sp/>interrupt<sp/>handling<sp/>code<sp/>here</highlight><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>pair<sp/>of<sp/>SAVE_FPU_CONTEXT()</highlight><highlight class="normal"></highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__NMSIS__Core__FPU__Functions_1ga9a78b83eedadc42478e23a10aa8ebc07" kindref="member">RESTORE_FPU_CONTEXT</ref>();</highlight></codeline>
<codeline><highlight class="normal">}</highlight></codeline>
</programlisting> </para></listitem></itemizedlist>
</para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="243" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__NMSIS__Core__FPU__Functions_1ga9a78b83eedadc42478e23a10aa8ebc07" prot="public" static="no">
        <name>RESTORE_FPU_CONTEXT</name>
        <param></param>
        <briefdescription>
<para>Restore necessary fpu registers from variables for interrupt nesting. </para>        </briefdescription>
        <detaileddescription>
<para>This macro is used restore necessary fpu registers from pre-defined variables in <ref refid="group__NMSIS__Core__FPU__Functions_1ga84c57d7bc6ecc4dcb457283e84636cb0" kindref="member">SAVE_FPU_CONTEXT</ref> macro. <simplesect kind="remark"><para><itemizedlist>
<listitem><para>It need to be used together with <ref refid="group__NMSIS__Core__FPU__Functions_1ga84c57d7bc6ecc4dcb457283e84636cb0" kindref="member">SAVE_FPU_CONTEXT</ref> </para></listitem></itemizedlist>
</para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" line="274" column="9" bodyfile="/home/travis/build/Nuclei-Software/NMSIS/NMSIS/Core/Include/core_feature_fpu.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Functions that related to the RISC-V FPU (F and D extension). </para>    </briefdescription>
    <detaileddescription>
<para>Nuclei provided floating point unit by RISC-V F and D extension.<itemizedlist>
<listitem><para><computeroutput>F extension</computeroutput> adds single-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard, __RISCV_FLEN = 32. The F extension adds 32 floating-point registers, f0-f31, each 32 bits wide, and a floating-point control and status register fcsr, which contains the operating mode and exception status of the floating-point unit.</para></listitem><listitem><para><computeroutput>D extension</computeroutput> adds double-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard. The D extension widens the 32 floating-point registers, f0-f31, to 64 bits, __RISCV_FLEN = 64 </para></listitem></itemizedlist>
</para>    </detaileddescription>
  </compounddef>
</doxygen>
