// BMM LOC annotation file.
//
// Release 2013.2 -  HEAD, build April 01, 2013
// Copyright (c) 1995-2015 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X5Y28;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X4Y28;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X5Y29;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X5Y27;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb7_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X4Y32;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb7/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X4Y31;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X2Y29;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X3Y27;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X3Y26;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X2Y27;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb6_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X1Y27;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb6/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X1Y26;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X5Y22;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X4Y23;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X4Y18;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X4Y17;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb5_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X4Y29;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb5/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X4Y30;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X6Y27;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X5Y23;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X5Y24;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X6Y26;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb4_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X3Y25;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb4/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X5Y25;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X5Y18;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X5Y17;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X5Y19;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X5Y16;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb3_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X5Y20;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb3/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X5Y21;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X0Y27;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X0Y26;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X0Y22;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X0Y23;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb2_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X0Y25;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb2/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X0Y24;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X0Y16;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X0Y17;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X1Y17;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X1Y13;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb1_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X0Y20;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb1/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X1Y20;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X2Y18;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X2Y17;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X2Y20;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X2Y19;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster1_mb0_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X2Y21;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster1/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X1Y21;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X7Y37;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X8Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X6Y28;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X7Y28;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb7_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X7Y29;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb7/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X8Y40;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X4Y34;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X6Y29;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X5Y30;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X5Y32;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb6_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X6Y32;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb6/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X4Y33;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X0Y44;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X1Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X3Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X2Y44;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb5_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X2Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb5/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X2Y42;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X7Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X4Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X6Y64;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X6Y65;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb4_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X6Y60;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb4/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X6Y61;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X7Y36;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X7Y35;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X5Y33;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X6Y30;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb3_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X6Y35;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb3/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X5Y34;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X2Y55;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X3Y55;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X2Y53;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X2Y56;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb2_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X2Y50;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb2/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X3Y51;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x00000000:0x00003FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X5Y35;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X4Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X4Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X4Y37;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0_local_memory_lmb_bram_cntlr_2' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb1_microblaze_0_local_memory_lmb_bram_cntlr_2 RAMB32 [0x40000000:0x40001FFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_cntlr_2
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X4Y36;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb1/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X4Y35;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0 MICROBLAZE-LE 100 design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0_local_memory_lmb_bram_cntlr_0' 0x00000000:0x0007FFFF (512 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0_local_memory_lmb_bram_cntlr_0 RAMB32 [0x00000000:0x0007FFFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_cntlr_0
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [31:31] [0:32767] PLACED = X8Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [30:30] [0:32767] PLACED = X6Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [29:29] [0:32767] PLACED = X7Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [28:28] [0:32767] PLACED = X8Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [27:27] [0:32767] PLACED = X5Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [26:26] [0:32767] PLACED = X7Y60;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [25:25] [0:32767] PLACED = X4Y60;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [24:24] [0:32767] PLACED = X5Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [23:23] [0:32767] PLACED = X8Y53;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [22:22] [0:32767] PLACED = X7Y54;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [21:21] [0:32767] PLACED = X6Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [20:20] [0:32767] PLACED = X5Y56;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [19:19] [0:32767] PLACED = X4Y56;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [18:18] [0:32767] PLACED = X6Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [17:17] [0:32767] PLACED = X7Y50;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [16:16] [0:32767] PLACED = X6Y46;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [15:15] [0:32767] PLACED = X6Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [14:14] [0:32767] PLACED = X5Y68;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [13:13] [0:32767] PLACED = X8Y55;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [12:12] [0:32767] PLACED = X7Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [11:11] [0:32767] PLACED = X8Y61;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [10:10] [0:32767] PLACED = X4Y44;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [9:9] [0:32767] PLACED = X7Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [8:8] [0:32767] PLACED = X5Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [7:7] [0:32767] PLACED = X6Y56;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [6:6] [0:32767] PLACED = X4Y65;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [5:5] [0:32767] PLACED = X7Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [4:4] [0:32767] PLACED = X6Y52;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [3:3] [0:32767] PLACED = X7Y52;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [2:2] [0:32767] PLACED = X7Y65;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [1:1] [0:32767] PLACED = X5Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [0:0] [0:32767] PLACED = X8Y45;
        END_BUS_BLOCK;

        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [31:31] [32768:65535] PLACED = X8Y50;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [30:30] [32768:65535] PLACED = X6Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [29:29] [32768:65535] PLACED = X7Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [28:28] [32768:65535] PLACED = X8Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [27:27] [32768:65535] PLACED = X5Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [26:26] [32768:65535] PLACED = X7Y61;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [25:25] [32768:65535] PLACED = X4Y61;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [24:24] [32768:65535] PLACED = X5Y63;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [23:23] [32768:65535] PLACED = X8Y54;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [22:22] [32768:65535] PLACED = X7Y55;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [21:21] [32768:65535] PLACED = X6Y44;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [20:20] [32768:65535] PLACED = X5Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [19:19] [32768:65535] PLACED = X4Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [18:18] [32768:65535] PLACED = X6Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [17:17] [32768:65535] PLACED = X7Y51;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [16:16] [32768:65535] PLACED = X6Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [15:15] [32768:65535] PLACED = X6Y63;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [14:14] [32768:65535] PLACED = X5Y69;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [13:13] [32768:65535] PLACED = X8Y56;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [12:12] [32768:65535] PLACED = X7Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [11:11] [32768:65535] PLACED = X8Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [10:10] [32768:65535] PLACED = X4Y45;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [9:9] [32768:65535] PLACED = X7Y39;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [8:8] [32768:65535] PLACED = X5Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [7:7] [32768:65535] PLACED = X6Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [6:6] [32768:65535] PLACED = X4Y66;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [5:5] [32768:65535] PLACED = X7Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [4:4] [32768:65535] PLACED = X6Y53;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [3:3] [32768:65535] PLACED = X7Y53;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [2:2] [32768:65535] PLACED = X7Y66;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [1:1] [32768:65535] PLACED = X5Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [0:0] [32768:65535] PLACED = X8Y46;
        END_BUS_BLOCK;

        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [31:31] [65536:98303] PLACED = X5Y36;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [30:30] [65536:98303] PLACED = X5Y44;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [29:29] [65536:98303] PLACED = X7Y44;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [28:28] [65536:98303] PLACED = X7Y46;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [27:27] [65536:98303] PLACED = X5Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [26:26] [65536:98303] PLACED = X8Y51;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [25:25] [65536:98303] PLACED = X8Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [24:24] [65536:98303] PLACED = X3Y56;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [23:23] [65536:98303] PLACED = X7Y63;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [22:22] [65536:98303] PLACED = X5Y53;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [21:21] [65536:98303] PLACED = X6Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [20:20] [65536:98303] PLACED = X4Y67;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [19:19] [65536:98303] PLACED = X4Y52;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [18:18] [65536:98303] PLACED = X4Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [17:17] [65536:98303] PLACED = X8Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [16:16] [65536:98303] PLACED = X7Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [15:15] [65536:98303] PLACED = X7Y56;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [14:14] [65536:98303] PLACED = X7Y67;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [13:13] [65536:98303] PLACED = X5Y60;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [12:12] [65536:98303] PLACED = X8Y63;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [11:11] [65536:98303] PLACED = X5Y66;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [10:10] [65536:98303] PLACED = X5Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [9:9] [65536:98303] PLACED = X8Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [8:8] [65536:98303] PLACED = X5Y51;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [7:7] [65536:98303] PLACED = X4Y63;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [6:6] [65536:98303] PLACED = X4Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [5:5] [65536:98303] PLACED = X6Y54;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [4:4] [65536:98303] PLACED = X6Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [3:3] [65536:98303] PLACED = X4Y50;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [2:2] [65536:98303] PLACED = X6Y68;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [1:1] [65536:98303] PLACED = X6Y66;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [0:0] [65536:98303] PLACED = X6Y50;
        END_BUS_BLOCK;

        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [31:31] [98304:131071] PLACED = X5Y37;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [30:30] [98304:131071] PLACED = X5Y45;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [29:29] [98304:131071] PLACED = X7Y45;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [28:28] [98304:131071] PLACED = X7Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [27:27] [98304:131071] PLACED = X5Y50;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [26:26] [98304:131071] PLACED = X8Y52;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [25:25] [98304:131071] PLACED = X8Y60;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [24:24] [98304:131071] PLACED = X3Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [23:23] [98304:131071] PLACED = X7Y64;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [22:22] [98304:131071] PLACED = X5Y54;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [21:21] [98304:131071] PLACED = X6Y39;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [20:20] [98304:131071] PLACED = X4Y68;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [19:19] [98304:131071] PLACED = X4Y53;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [18:18] [98304:131071] PLACED = X4Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [17:17] [98304:131071] PLACED = X8Y43;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [16:16] [98304:131071] PLACED = X7Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [15:15] [98304:131071] PLACED = X7Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [14:14] [98304:131071] PLACED = X7Y68;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [13:13] [98304:131071] PLACED = X5Y61;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [12:12] [98304:131071] PLACED = X8Y64;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [11:11] [98304:131071] PLACED = X5Y67;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [10:10] [98304:131071] PLACED = X5Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [9:9] [98304:131071] PLACED = X8Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [8:8] [98304:131071] PLACED = X5Y52;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [7:7] [98304:131071] PLACED = X4Y64;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [6:6] [98304:131071] PLACED = X4Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [5:5] [98304:131071] PLACED = X6Y55;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [4:4] [98304:131071] PLACED = X6Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [3:3] [98304:131071] PLACED = X4Y51;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [2:2] [98304:131071] PLACED = X6Y69;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [1:1] [98304:131071] PLACED = X6Y67;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [0:0] [98304:131071] PLACED = X6Y51;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0_local_memory_lmb_bram_cntlr_1' 0x40000000:0x4003FFFF (256 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0_local_memory_lmb_bram_cntlr_1 RAMB32 [0x40000000:0x4003FFFF] design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_cntlr_1
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [31:31] [0:32767] PLACED = X0Y32;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [30:30] [0:32767] PLACED = X2Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [29:29] [0:32767] PLACED = X1Y28;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [28:28] [0:32767] PLACED = X3Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [27:27] [0:32767] PLACED = X0Y34;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [26:26] [0:32767] PLACED = X1Y30;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [25:25] [0:32767] PLACED = X1Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [24:24] [0:32767] PLACED = X2Y65;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [23:23] [0:32767] PLACED = X2Y46;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [22:22] [0:32767] PLACED = X3Y34;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [21:21] [0:32767] PLACED = X0Y46;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [20:20] [0:32767] PLACED = X3Y16;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [19:19] [0:32767] PLACED = X2Y51;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [18:18] [0:32767] PLACED = X1Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [17:17] [0:32767] PLACED = X0Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [16:16] [0:32767] PLACED = X3Y39;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [15:15] [0:32767] PLACED = X2Y30;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [14:14] [0:32767] PLACED = X3Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [13:13] [0:32767] PLACED = X3Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [12:12] [0:32767] PLACED = X2Y24;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [11:11] [0:32767] PLACED = X3Y37;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [10:10] [0:32767] PLACED = X2Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [9:9] [0:32767] PLACED = X3Y31;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [8:8] [0:32767] PLACED = X2Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [7:7] [0:32767] PLACED = X2Y61;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [6:6] [0:32767] PLACED = X1Y46;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [5:5] [0:32767] PLACED = X3Y45;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [4:4] [0:32767] PLACED = X3Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [3:3] [0:32767] PLACED = X3Y64;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [2:2] [0:32767] PLACED = X2Y57;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [1:1] [0:32767] PLACED = X1Y44;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B RAMB32 [0:0] [0:32767] PLACED = X0Y30;
        END_BUS_BLOCK;

        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [31:31] [32768:65535] PLACED = X0Y33;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [30:30] [32768:65535] PLACED = X2Y39;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [29:29] [32768:65535] PLACED = X1Y29;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [28:28] [32768:65535] PLACED = X3Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [27:27] [32768:65535] PLACED = X0Y35;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [26:26] [32768:65535] PLACED = X1Y31;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [25:25] [32768:65535] PLACED = X1Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [24:24] [32768:65535] PLACED = X2Y66;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [23:23] [32768:65535] PLACED = X2Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [22:22] [32768:65535] PLACED = X3Y35;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [21:21] [32768:65535] PLACED = X0Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [20:20] [32768:65535] PLACED = X3Y17;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [19:19] [32768:65535] PLACED = X2Y52;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [18:18] [32768:65535] PLACED = X1Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [17:17] [32768:65535] PLACED = X0Y49;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [16:16] [32768:65535] PLACED = X3Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [15:15] [32768:65535] PLACED = X2Y31;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [14:14] [32768:65535] PLACED = X3Y59;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [13:13] [32768:65535] PLACED = X3Y48;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [12:12] [32768:65535] PLACED = X2Y25;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [11:11] [32768:65535] PLACED = X3Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [10:10] [32768:65535] PLACED = X2Y60;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [9:9] [32768:65535] PLACED = X3Y32;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [8:8] [32768:65535] PLACED = X2Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [7:7] [32768:65535] PLACED = X2Y62;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [6:6] [32768:65535] PLACED = X1Y47;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [5:5] [32768:65535] PLACED = X3Y46;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [4:4] [32768:65535] PLACED = X3Y63;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [3:3] [32768:65535] PLACED = X3Y65;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [2:2] [32768:65535] PLACED = X2Y58;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [1:1] [32768:65535] PLACED = X1Y45;
            design_2x8MB_shbram_hdmi_psddr_ic_i/MbCluster0/mb0/microblaze_0_local_memory/lmb_bram_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T RAMB32 [0:0] [32768:65535] PLACED = X0Y31;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'design_2x8MB_shbram_hdmi_psddr_ic_i_MbCluster0_mb0_microblaze_0' address space 'design_2x8MB_shbram_hdmi_psddr_ic_i_SharedBRAM_128Kb_axi_bram_ctrl_0' 0x80000000:0x8001FFFF (128 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE design_2x8MB_shbram_hdmi_psddr_ic_i_SharedBRAM_128Kb_axi_bram_ctrl_0 RAMB32 [0x80000000:0x8001FFFF] design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0
        BUS_BLOCK
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:31] [0:32767] PLACED = X1Y37;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [30:30] [0:32767] PLACED = X3Y33;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [29:29] [0:32767] PLACED = X3Y15;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [28:28] [0:32767] PLACED = X2Y26;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [27:27] [0:32767] PLACED = X0Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [26:26] [0:32767] PLACED = X3Y14;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [25:25] [0:32767] PLACED = X3Y21;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [24:24] [0:32767] PLACED = X3Y20;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:23] [0:32767] PLACED = X1Y34;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [22:22] [0:32767] PLACED = X0Y37;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [21:21] [0:32767] PLACED = X3Y24;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [20:20] [0:32767] PLACED = X0Y36;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [19:19] [0:32767] PLACED = X1Y33;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [18:18] [0:32767] PLACED = X1Y38;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [17:17] [0:32767] PLACED = X1Y36;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [16:16] [0:32767] PLACED = X1Y39;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:15] [0:32767] PLACED = X1Y32;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [14:14] [0:32767] PLACED = X2Y36;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [13:13] [0:32767] PLACED = X1Y35;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [12:12] [0:32767] PLACED = X3Y19;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [11:11] [0:32767] PLACED = X2Y33;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [10:10] [0:32767] PLACED = X2Y32;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [9:9] [0:32767] PLACED = X3Y18;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [8:8] [0:32767] PLACED = X2Y34;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:7] [0:32767] PLACED = X3Y61;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [6:6] [0:32767] PLACED = X2Y16;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [5:5] [0:32767] PLACED = X0Y42;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [4:4] [0:32767] PLACED = X0Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [3:3] [0:32767] PLACED = X1Y40;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [2:2] [0:32767] PLACED = X0Y39;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [1:1] [0:32767] PLACED = X0Y41;
            design_2x8MB_shbram_hdmi_psddr_ic_i/SharedBRAM_128Kb/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [0:0] [0:32767] PLACED = X2Y37;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

