/*
//²âÊÔÓÃÀı»¯¶¥²ãÎÄ¼ş 
module T_para_sync_fifo#(
    parameter DATA_WIDTH    =  8                     ,                 //æ•°æ®ä½å®½ & FIFOä½å®½                 
	parameter DATA_DEPTH    =  4                      ,                 //FIFO æ·±åº¦ = 2 ^ DATA_DEPTH = 16
	parameter PROG_FULL     =  12                    ,                //æŒ‡ç¤ºåŸºæœ¬å†™æ»¡çš„å‚æ•?     ---> prog_full
	parameter PROG_EMPTY    =  4                     ,               //æŒ‡ç¤ºåŸºæœ¬è¯»ç©ºçš„å‚æ•?     ---> prog_empty
	parameter CNT_WIDTH     =  4                                       //è®¡æ•°å™¨æ·±åº?
)(
    input                                clk                ,
	input                                rst           
);
reg     [DATA_WIDTH - 1:0]                 cnt  ;     
reg                           wr_en ;
reg                           rd_en ;
	wire         [DATA_WIDTH -1  : 0 ]   data_out               ;
    wire                                 full               ;
	wire                                 almost_full        ;                //FIFO åŸºæœ¬å†™æ»¡ä¿¡å·ï¼ŒæŒ‡ç¤ºä¸‹ä¸?ä¸ªæ—¶é’ŸFIFOå°†å†™æ»?
	wire                                 prog_full          ;                //è‡ªå®šé˜ˆå?¼ï¼ŒæŒ‡ç¤ºFIFOçš„å†™çŠ¶æ??
	wire                                 empty              ;                //FIFO è¯»ç©ºä¿¡å·
	wire                                 almost_empty       ;                //FIFO åŸºæœ¬è¯»ç©ºä¿¡å·ï¼ŒæŒ‡ç¤ºä¸‹ä¸?ä¸ªæ—¶é’ŸFIFOå°†è¯»ç©?
	wire                                 prog_empty         ;               //è‡ªå®šé˜ˆå?¼ï¼ŒæŒ‡ç¤ºFIFOçš„è¯»çŠ¶æ??
	wire        [CNT_WIDTH     : 0]     data_count         ;               //è®¡æ•°å½“å‰FIFOçš„æ•°æ®ä¸ªæ•?	                          
always @ (posedge clk) begin
    if(rst)
	    cnt <= 0 ;
	else
	    cnt <= cnt + 1'd1 ;  // 0 -> 31
end
always @ (posedge clk) begin
    if(rst)
	    wr_en <= 1'b0 ;
	else if ( cnt >= 8'd0 && cnt < 8'd64 )
	    wr_en <= 1'b1  ;  // 0 -> 31
	else
	    wr_en <= 1'b0 ;
end
always @ (posedge clk)begin
    if(rst)
         rd_en <= 1'b0 ;
    else if ( cnt >= 8'd64 && cnt < 8'd128 )
        rd_en <= 1'b1 ;
    else
        rd_en <= 1'b0 ;
end



para_sync_fifo_ST # (
    //parameter FIFO_TYPE     =  1                     ,	               //ST: standard PRE: prefetch
    .DATA_WIDTH         (DATA_WIDTH),                 //æ•°æ®ä½å®½ & FIFOä½å®½                 
	.DATA_DEPTH         (DATA_DEPTH),                 //FIFO æ·±åº¦ = 2 ^ DATA_DEPTH
	.PROG_FULL          (PROG_FULL),                  //æŒ‡ç¤ºåŸºæœ¬å†™æ»¡çš„å‚æ•?     ---> prog_full
	.PROG_EMPTY         (PROG_EMPTY),                 //æŒ‡ç¤ºåŸºæœ¬è¯»ç©ºçš„å‚æ•?     ---> prog_empty
	.CNT_WIDTH          (CNT_WIDTH)                   //è®¡æ•°å™¨æ·±åº?
)u_para_sync_fifo_ST(
    .clk                (clk),                       //æ—¶é’Ÿï¼ŒåŒæ­¥FIFO ä¸?ä¸ªæ—¶é’?
	.srst               (rst),                       //å¤ä½,é«˜ç”µå¹³æœ‰æ•?,åŒæ­¥å¤ä½
	.din                (cnt),                          //æ•°æ®è¾“å…¥
	.wr_en              (wr_en),                          //å†™ä½¿èƒ?
	.rd_en              (rd_en),                          //è¯»ä½¿èƒ?
	.dout               (data_out),                      //æ•°æ®è¾“å‡º
	.full               (full),                      //FIFO å†™æ»¡ä¿¡å·
	.almost_full        (almost_full),               //FIFO åŸºæœ¬å†™æ»¡ä¿¡å·ï¼ŒæŒ‡ç¤ºä¸‹ä¸?ä¸ªæ—¶é’ŸFIFOå°†å†™æ»?
	.prog_full          (prog_full),                 //è‡ªå®šé˜ˆå?¼ï¼ŒæŒ‡ç¤ºFIFOçš„å†™çŠ¶æ??
	.empty              (empty),                      //FIFO è¯»ç©ºä¿¡å·
	.almost_empty       (almost_empty),                //FIFO åŸºæœ¬è¯»ç©ºä¿¡å·ï¼ŒæŒ‡ç¤ºä¸‹ä¸?ä¸ªæ—¶é’ŸFIFOå°†è¯»ç©?
	.prog_empty         (prog_empty),                  //è‡ªå®šé˜ˆå?¼ï¼ŒæŒ‡ç¤ºFIFOçš„è¯»çŠ¶æ??
	.data_count         (data_count)                   //è®¡æ•°å½“å‰FIFOçš„æ•°æ®ä¸ªæ•?
);
endmodule
*/