\subsection{SHA1}

\begin{table}[]
	\centering
	\caption{The list of variables and channels}
	\label{my-label}
	\begin{tabular}{lllll}
		SHA1\_H0 &  &  &  &  \\
		B &  &  &  &  \\
		C &  &  &  &  \\
		D &  &  &  &  \\
		  &  &  &  & 
	\end{tabular}
\end{table}


SHA1 is a H/W module that calculates SHA-16 hash function. 


\begin{Verbatim}[frame=single, numbers=left, tabsize=4, label=Command input/output]
assign cmd_o = cmd;                     | cmd      => cmd_o
                                        |
always @ (posedge clk)                  |
begin                                   |
  if (rst) begin                        | rst      => cmd
    cmd <= 'b0;                         | 
  end                                   |
  else if (cmd_w_en) begin              | cmd_w_en => cmd
    cmd[2:0] <= cmd_i[2:0];             | cmd_i    => cmd
  end                                   |
  else begin                            | busy     => cmd
    cmd[3] <= busy;                     |
    if (~busy) begin                    |
      cmd[1:0] <= 2'b00;                |
    end                                 |
  end                                   |
end                                     |
\end{Verbatim}

\begin{Verbatim}[frame=single, numbers=left, tabsize=4, label=Combinational circuits]
wire [31:0] SHA1_f1_BCD;                |
wire [31:0] SHA1_f2_BCD;                |
wire [31:0] SHA1_f3_BCD;                |
wire [31:0] SHA1_Wt_1;                  |
wire [31:0] SHA1_ft_BCD;                |
wire [31:0] next_Wt,next_A,next_C;      |
wire [159:0] SHA1_result;               |
                                        |	
assign SHA1_f1_BCD = (B&C)^(~B&D);      | B,C,D => SHA1_f1_BCD
assign SHA1_f2_BCD = B^C^D;             | B,C,D => SHA1_f2_BCD
assign SHA1_f3_BCD = (B&C)^(C&D)^(B&D); | B,C,D => SHA1_f3_BCD
                                        |	
assign SHA1_ft_BCD =                    | round => SHA1_ft_BCD
                (round < 'd21) ?        | SHA1_f1_BCD => SHA1_ft_BCD
                 SHA1_f1_BCD :          | 
                 :(round < 'd41) ?      |
				   SHA1_f2_BCD          | SHA1_f2_BCD => SHA1_ft_BCD
                   :(round < 'd61) ?    |
                     SHA1_f3_BCD        | SHA1_f3_BCD => SHA1_ft_BCD
                     : SHA1_f2_BCD;     | SHA1_f2_BCD => SHA1_ft_BCD
                                        |
assign SHA1_Wt_1 = {W13^W8^W2^W0};      | W0,W2,W8,W13 => SHA1_Wt_1
                                        |
assign next_Wt = {SHA1_Wt_1[30:0],      | SHA1_Wt_1 => next_Wt
                   SHA1_Wt_1[31]};      |
assign next_A = {A[26:0],A[31:27]}      | A,SHA1_ft_BCD,E,Kt,Wt => next_A
                 + SHA1_ft_BCD          |
				 + E + Kt + Wt;         |
assign next_C = {B[1:0],B[31:2]};       | B => next_C
                                        |
assign SHA1_result   = {A,B,C,D,E};     | A,B,C,D,E => SHA1_result
                                        |
assign round_plus_1 = round + 1;        | round => round_plus_1
\end{Verbatim}

\begin{Verbatim}[frame=single, numbers=left, tabsize=4, label=Repeated statement in SHA stages]
	  Wt <= text_i;                     | text_i       => Wt
	  E  <= D;                          | D            => E
      D  <= C;                          | C            => D
      C  <= next_C;                     | next_C       => C 
      B  <= A;                          | A            => B
      A < = next_A;                     | next_A       => A
                                        |
      round <= round_plus_1;            | round_plus_1 => round
\end{Verbatim}

The statement above is repeated many times in SHA stages. 
Let the statement be SR in our code description below.

\begin{Verbatim}[frame=single, numbers=left, tabsize=4, label=SHA stages]
always @(posedge clk)                   |
begin                                   |
  if(rst) begin                         |
    /* assign 0 to the registers */     |
  end                                   |
  else begin                            |
    case(round)                         |  round => H0~H4, W0~W14, Wt, A~E,
    'd0: begin                          |           busy
      if(cmd[1])                        |
      begin                             |
        W0    <= text_i;                |  text_i => W0
        Wt    <= text_i;                |  text_i => Wt
        busy  <= 'b1                    |  
        round <= round_plus_1;          |  round_plus_1 => round
                                        |
        case(cmd[2])                    |
          1'b0: begin                   |
          /* assign constants to        |
             register A~E, H0~H4  */    |
          end                           |
          1'b1: begin                   |
            H0 <= A;                    |  A => H0
            H1 <= B;                    |  B => H1
            H2 <= C;                    |  C => H2
    'd1: begin                          |
      W1 <= text_i;                     |  text_i => W1  
      /* execute SR */                  |  
    end                                 |
    'd2: begin                          |
      W2 <= text_i;                     |  text_i => W2
      /* execute SR */                  |
    end                                 |
	...                                 |  text_i => Wj (1 <= j < 16)
    'd15: begin                         |
      W15 <= text_i;                    |  text_i => W15
      /* execute SR */                  |
    end                                 |
    'd16, 'd17, ... 'd79: begin         |
	  W0  <= W1;                        |  W1  => W0
      W1  <= W2;                        |  W2  => W1
      W2  <= W3;                        |  W3  => W2
      ...                               |  ...
      W13 <= W14;                       |  W14 => W13
      W14 <= Wt;                        |  Wt  => W14
      /* execute SR */                  |
    end                                 |
    'd80: begin                         |
      A <= next_A + H0;                 |  next_A => A, H0 => A
	  B <= A + H1;                      |  A => B, H1 => B
	  C <= next_C + H2;                 |  next_C => C, H2 => C
	  D <= C + H3;                      |  C => D, H3 => D
	  E <= D + H4;                      |  D => E, H4 => E
	  round <= 'd0;                     |
	  busy  <= 'b0;                     |
    end                                 |
    default: begin                      |
      round <= 'd0;                     |
	  busy  <= 'b0;                     |
    end                                 |
    endcase                             |
  end                                   |
end                                     |
\end{Verbatim}

\begin{Verbatim}[frame=single, numbers=left, tabsize=4, label=Kt generator]
always @ (posedge clk)                  |
begin                                   |
  if (rst) begin                        |
    Kt <= 'b0                           |
  end                                   |
  else begin                            |
  if (round < 'd20) begin               | round => Kt
    Kt <= 'SHA1_K0;                     |
  end                                   |
  else if (round < 'd40) begin          |
    Kt <= `SHA1_K1;                     |
  end                                   |
  else if (round < 'd60) begin          |
    Kt <= `SHA1_K2;                     |
  end                                   |
  else begin                            |
    Kt <= `SHA1_K3;                     |
  end                                   |
end                                     |
\end{Verbatim}


\begin{Verbatim}[frame=single, numbers=left, tabsize=4, label=Read result]
always @ (posedge clk_i)                           |
begin                                              |
  if (rst_i) begin                                 |
    text_o <= 'b0;                                 |
    read_counter <= 'b0;                           |
  end                                              |
  else begin                                       |
    if (cmd[0]) begin                              |
      read_counter <= 'd4;                         |
    end                                            |
    else begin                                     |
      if (~busy) begin                             |
        case (read_counter)                        |
          'd4: text_o <= SHA1_result[5*32-1:4*32]; | SHA1_result => text_o
          'd3: text_o <= SHA1_result[4*32-1:3*32]; |
          'd2: text_o <= SHA1_result[3*32-1:2*32]; |
          'd1: text_o <= SHA1_result[2*32-1:1*32]; |
          'd0: text_o <= SHA1_result[1*32-1:0*32]; |
          default:text_o <= 'b0;                   |
        endcase                                    |
        if (|read_counter) begin                   |
          read_counter <= read_counter - 'd1;      | 
        end                                        |
      end                                          |
      else begin                                   |
        text_o <= 'b0;                             |
      end                                          |
    end                                            |
  end                                              |
end                                                |
\end{Verbatim}
