# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/interruptLogic/test/interruptStateMachineTestbench/interruptStateMachineTestbench.mdo}
# Loading project interruptStateMachineTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:10:42 on Oct 08,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 19:10:42 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:10:42 on Oct 08,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/test" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/test/interruptStateMachineTests.v 
# -- Compiling module interruptStateMachineTests
# 
# Top level modules:
# 	interruptStateMachineTests
# End time: 19:10:42 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:10:42 on Oct 08,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 19:10:42 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l interruptStateMachineTests 
# Start time: 19:10:43 on Oct 08,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.interruptStateMachineTests
# Loading work.interruptStateMachine
# .main_pane.wave.interior.cs.body.pw.wf
# [T=310] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=310] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=310] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=410] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=410] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=410] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=510] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=510] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=610] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=610] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=710] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=710] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=710] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=810] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=810] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=810] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=910] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=910] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=910] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
runn 2us
# invalid command name "runn"
run 2us
# [T=1010] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual zzz
# [T=1010] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1010] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1110] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual zzz
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual x
# [T=1210] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual zzz
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual x
# [T=1310] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual zzz
# [T=1310] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1310] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1410] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual zzz
# [T=1410] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1410] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1510] FAILED in interruptStateMachineTests: PC_NEXTX expected 001 != actual zzz
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual x
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1610] FAILED in interruptStateMachineTests: PC_NEXTX expected 001 != actual zzz
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual x
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# Compile of interruptStateMachine.v was successful.
# Compile of interruptStateMachineTests.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interruptStateMachineTests
# Loading work.interruptStateMachine
run 2us
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=310] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=310] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=310] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=410] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=410] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=410] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=510] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=510] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=610] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=610] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=710] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=710] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=710] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=810] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=810] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=810] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=910] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=910] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=910] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1010] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1010] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1010] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1110] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual x
# [T=1210] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual x
# [T=1310] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1310] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1310] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1410] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1410] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000000 != actual x
# [T=1410] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual x
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual x
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000000 != actual x
# Compile of interruptStateMachine.v was successful.
# Compile of interruptStateMachineTests.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interruptStateMachineTests
# Loading work.interruptStateMachine
run 2us
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=310] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=410] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=510] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=610] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=710] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=810] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=910] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1010] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1210] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1310] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1410] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# Compile of interruptStateMachine.v was successful.
# Compile of interruptStateMachineTests.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interruptStateMachineTests
# Loading work.interruptStateMachine
run 2us
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=310] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=410] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=510] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=610] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=710] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=810] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=910] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1010] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1210] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1310] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1410] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# Compile of interruptStateMachine.v was successful.
# Compile of interruptStateMachineTests.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interruptStateMachineTests
# Loading work.interruptStateMachine

run 2us
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=310] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=410] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=510] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=610] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=710] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=810] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=910] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1010] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1210] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1310] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1410] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# Compile of interruptStateMachine.v was successful.
# Compile of interruptStateMachineTests.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interruptStateMachineTests
# Loading work.interruptStateMachine
run 2us
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=310] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=410] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=510] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=610] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=710] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=810] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=910] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1010] FAILED in interruptStateMachineTests: PC_NEXTX expected 000 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1110] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1210] FAILED in interruptStateMachineTests: PC_NEXTX expected 010 != actual 001
# [T=1210] FAILED in interruptStateMachineTests: PC_LD_INT1 expected 00000000000000000000000000000001 != actual 0
# [T=1310] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1410] FAILED in interruptStateMachineTests: PC_NEXTX expected 100 != actual 011
# [T=1510] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
# [T=1610] FAILED in interruptStateMachineTests: PC_LD_INT0 expected 00000000000000000000000000000001 != actual 0
