#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbeb25031c0 .scope module, "testBoolean" "testBoolean" 2 2;
 .timescale 0 0;
v0x7fbeb240a2a0_0 .var "A", 0 0;
v0x7fbeb240a380_0 .var "B", 0 0;
v0x7fbeb240a450_0 .var "C", 0 0;
v0x7fbeb240a520_0 .net "F1", 0 0, L_0x7fbeb240ab40;  1 drivers
v0x7fbeb240a5b0_0 .net "F2", 0 0, L_0x7fbeb240ad50;  1 drivers
S_0x7fbeb25021a0 .scope module, "test1" "boolean1" 2 29, 3 2 0, S_0x7fbeb25031c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F1"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
L_0x7fbeb240a680 .functor AND 1, v0x7fbeb240a2a0_0, v0x7fbeb240a380_0, C4<1>, C4<1>;
L_0x7fbeb240a7b0 .functor AND 1, L_0x7fbeb240a680, L_0x7fbeb240a6f0, C4<1>, C4<1>;
L_0x7fbeb240a8e0 .functor AND 1, v0x7fbeb240a2a0_0, v0x7fbeb240a450_0, C4<1>, C4<1>;
L_0x7fbeb240aa50 .functor OR 1, L_0x7fbeb240a7b0, L_0x7fbeb240a8e0, C4<0>, C4<0>;
L_0x7fbeb240ab40 .functor OR 1, L_0x7fbeb240aa50, v0x7fbeb240a450_0, C4<0>, C4<0>;
v0x7fbeb2502360_0 .net "A", 0 0, v0x7fbeb240a2a0_0;  1 drivers
v0x7fbeb24096c0_0 .net "B", 0 0, v0x7fbeb240a380_0;  1 drivers
v0x7fbeb2409770_0 .net "C", 0 0, v0x7fbeb240a450_0;  1 drivers
v0x7fbeb2409820_0 .net "F1", 0 0, L_0x7fbeb240ab40;  alias, 1 drivers
v0x7fbeb24098c0_0 .net *"_s0", 0 0, L_0x7fbeb240a680;  1 drivers
v0x7fbeb24099a0_0 .net *"_s3", 0 0, L_0x7fbeb240a6f0;  1 drivers
v0x7fbeb2409a40_0 .net *"_s4", 0 0, L_0x7fbeb240a7b0;  1 drivers
v0x7fbeb2409ae0_0 .net *"_s6", 0 0, L_0x7fbeb240a8e0;  1 drivers
v0x7fbeb2409b80_0 .net *"_s8", 0 0, L_0x7fbeb240aa50;  1 drivers
L_0x7fbeb240a6f0 .reduce/nor v0x7fbeb240a450_0;
S_0x7fbeb2409ce0 .scope module, "test2" "boolean2" 2 30, 3 9 0, S_0x7fbeb25031c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F2"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
L_0x7fbeb240ac60 .functor AND 1, v0x7fbeb240a2a0_0, v0x7fbeb240a380_0, C4<1>, C4<1>;
L_0x7fbeb240ad50 .functor OR 1, L_0x7fbeb240ac60, v0x7fbeb240a450_0, C4<0>, C4<0>;
v0x7fbeb2409f20_0 .net "A", 0 0, v0x7fbeb240a2a0_0;  alias, 1 drivers
v0x7fbeb2409fe0_0 .net "B", 0 0, v0x7fbeb240a380_0;  alias, 1 drivers
v0x7fbeb240a070_0 .net "C", 0 0, v0x7fbeb240a450_0;  alias, 1 drivers
v0x7fbeb240a120_0 .net "F2", 0 0, L_0x7fbeb240ad50;  alias, 1 drivers
v0x7fbeb240a1b0_0 .net *"_s0", 0 0, L_0x7fbeb240ac60;  1 drivers
    .scope S_0x7fbeb25031c0;
T_0 ;
    %vpi_call 2 9 "$display", "time\011   A   B   C   F1  F2" {0 0 0};
    %vpi_call 2 10 "$monitor", "%g\011   %b   %b   %b   %b    %b", $time, v0x7fbeb240a2a0_0, v0x7fbeb240a380_0, v0x7fbeb240a450_0, v0x7fbeb240a520_0, v0x7fbeb240a5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbeb240a2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbeb240a380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbeb240a450_0, 0, 1;
    %delay 75, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fbeb25031c0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fbeb240a450_0;
    %inv;
    %store/vec4 v0x7fbeb240a450_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbeb25031c0;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x7fbeb240a380_0;
    %inv;
    %store/vec4 v0x7fbeb240a380_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbeb25031c0;
T_3 ;
    %delay 20, 0;
    %load/vec4 v0x7fbeb240a2a0_0;
    %inv;
    %store/vec4 v0x7fbeb240a2a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "boolean_test.v";
    "boolean.v";
