
<html><head><title>Parameter Binding</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668902" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Parameter Binding" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Binding,Binding," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668902" />
<meta name="NextFile" content="Analog_Instances_Inside_Generate_Statements.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Guidelines_for_Binding_Ports_by_Name_or_Order.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Parameter Binding" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Guidelines_for_Binding_Ports_by_Name_or_Order.html" title="Guidelines_for_Binding_Ports_by_Name_or_Order">Guidelines_for_Binding_Ports_b ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Analog_Instances_Inside_Generate_Statements.html" title="Analog_Instances_Inside_Generate_Statements">Analog_Instances_Inside_Genera ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Parameter Binding</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The parameters of analog and Spectre built-in primitives can be set only by name. For example, you can instantiate a resistor like this:</p>

<p><code>resistor #(.r(1K)) R1(pos,neg) ;</code></p>

<p>The formats used to set the parameters of some Spectre instantiations differ from the equivalent instantiations supported by the AMS Designer simulator. These differences are described in the following table:</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><thead><tr><th class="confluenceTh" style="text-align: left;">
<p>Difference in Instantiation</p>
</th><th class="confluenceTh" style="text-align: left;">
<p>Examples of Equivalent Spectre and Verilog-AMS Instantiations</p>
</th></tr>
</thead><tbody><tr><td class="confluenceTd" style="text-align: left;">
<p>Spectre-enumerated parameters are supported as strings in Verilog-AMS</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>// Spectre</code><br /><code>V1 p n vsource type=dc ddc=5</code></p>

<p><code>// Verilog-AMS</code><br /><code>vsource #(.type(&quot;dc&quot;),.ddc(5))V1(p,n);</code></p>

<p><code><span style="">// Spectre<br />N0 (in1 gnd in2 gnd) nport file=&quot;spiral.spdat&quot; interp=splinerelerr=0.01 abserr=5e-4</span></code></p>

<p><span style=""><code>// Verilog-AMS</code><br /><code>nport #(.file(&quot;spiral.spdat&quot;), .interp(&quot;spline&quot;), .relerr(0.01),.abserr(5e-4)) N0 (.t1(in1), .b1(gnd), .t2(in2), .b2(gnd));</code></span></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p>Automatically-sized parameter arrays are passed differently</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>// Spectre<br />Filter in gnd out gnd<br />svcvs poles=[1 0 5 0]</code></p>

<p><code>// Verilog-AMSsvcvs #(.poles({1,0,5,0}))<br />Filter(in,ground,out,ground);</code></p>
</td>
</tr>
</tbody></table></div>
<h5 id="ParameterBinding-RelatedTopics">Related Topics</h5><ul><li><a href="Analog_Instances_Inside_Generate_Statements.html">Analog Instances Inside Generate Statements</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Guidelines_for_Binding_Ports_by_Name_or_Order.html" id="prev" title="Guidelines_for_Binding_Ports_by_Name_or_Order">Guidelines_for_Binding_Ports_b ...</a></em></b><b><em><a href="Analog_Instances_Inside_Generate_Statements.html" id="nex" title="Analog_Instances_Inside_Generate_Statements">Analog_Instances_Inside_Genera ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>