Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4235e5705d14085aa55ce22b2d2576c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPIO_tb_behav xil_defaultlib.SPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_P2S
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.SPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPIO_tb_behav
