//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Tue Feb 18 13:35:10 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 6 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 8 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 9 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 10 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 16 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 17 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0.v "
// file 18 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v "
// file 19 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 20 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 28 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\ibufp1.vhd "
// file 29 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\ibufp2.vhd "
// file 30 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\ibufp3.vhd "
// file 31 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\ppscount.vhd "
// file 32 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\spidac.vhd "
// file 33 "\c:\users\skaye\repos5\firmware\include\fpga\uartrxraw.vhd "
// file 34 "\c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd "
// file 35 "\c:\users\skaye\repos5\firmware\include\fpga\uarttx.vhd "
// file 36 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\variableclockdivider.vhd "
// file 37 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\clockdivider.vhd "
// file 38 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\registerspace.vhd "
// file 39 "\c:\users\skaye\repos5\firmware\include\fpga\uartrxextclk.vhd "
// file 40 "\c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd "
// file 41 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\uartrxfifoextclk.vhd "
// file 42 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\uarttxfifoextclk.vhd "
// file 43 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\hdl\dmmain.vhd "
// file 44 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 45 "\c:\users\skaye\repos5\firmware\dminterface\ux1_ver2\designer\evalboardsandbox\synthesis.fdc "
// file 46 "\c:/users/skaye/repos5/firmware/dminterface/ux1_ver2/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

module CoreAPB3_Z1_layer0 (
  AMBA_SLAVE_0_PADDRS_net_0,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0
)
;
input [15:12] AMBA_SLAVE_0_PADDRS_net_0 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire [0:0] iPSELS_1;
wire GND ;
wire VCC ;
// @14:265
  CFG4 \iPSELS[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.B(iPSELS_1[0]),
	.C(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.D(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0)
);
defparam \iPSELS[0] .INIT=16'h0004;
// @14:265
  CFG2 \iPSELS_1_0[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_1[0])
);
defparam \iPSELS_1_0[0] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  DMMainPorts_1_RamBusDataOut_m,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] DMMainPorts_1_RamBusDataOut_m ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26 ;
output [15:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input DMMainPorts_1_RamBusAck_i_m_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26 ;
wire GL0_INST ;
wire LOCK ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [31:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire NN_1 ;
wire NN_2 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PENABLES ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @9:216
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:12], NN_2, NN_1, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.F_HM0_ENABLE(EvalSandbox_MSS_0_AMBA_SLAVE_0_PENABLES),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[31:27], EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[23], EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[21], EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[19:17], EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[15:8], EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0}),
	.F_HM0_WRITE(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.F_HM0_READY(DMMainPorts_1_RamBusAck_i_m_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  AMBA_SLAVE_0_PADDRS_net_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26,
  DMMainPorts_1_RamBusDataOut_m,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0
)
;
output [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26 ;
input [31:0] DMMainPorts_1_RamBusDataOut_m ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
input DMMainPorts_1_RamBusAck_i_m_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire [15:12] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire LOCK ;
wire GL0_INST ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire N_552 ;
wire N_553 ;
wire GND ;
wire VCC ;
// @15:178
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:225
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0_Z[15:12]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0)
);
// @15:409
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26),
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:12], N_553, N_552, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire GL1_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:18
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module IBufP2Ports (
  RamBusCE_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output RamBusCE_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire RamBusCE_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_1 (
  RamBusWrnRd_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL1
)
;
output RamBusWrnRd_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL1 ;
wire RamBusWrnRd_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports */

module IBufP1Ports_0 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_0 */

module IBufP1Ports_1 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_1 */

module IBufP1Ports_2 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_2 */

module IBufP1Ports_3 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_3 */

module IBufP1Ports_4 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_4 */

module IBufP1Ports_5 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_5 */

module IBufP1Ports_6 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_6 */

module IBufP1Ports_7 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_7 */

module IBufP1Ports_8 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_8 */

module IBufP1Ports_9 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_9 */

module IBufP1Ports_10 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_10 */

module IBufP1Ports_11 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_11 */

module IBufP1Ports_12 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_12 */

module IBufP1Ports_13 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_13 */

module IBufP1Ports_14 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_14 */

module IBufP1Ports_15 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_15 */

module IBufP1Ports_16 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_16 */

module IBufP1Ports_17 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_17 */

module IBufP1Ports_18 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_18 */

module IBufP1Ports_19 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_19 */

module IBufP1Ports_20 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_20 */

module IBufP1Ports_21 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_22 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module RegisterSpacePorts_10 (
  PPSCounter,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  RamDataIn_4,
  RamDataIn_3,
  RamDataIn_2,
  RamDataIn_1,
  RamDataIn_0,
  RamDataIn_26,
  RamDataIn_24,
  RamDataIn_16,
  RamDataIn_20,
  RamDataIn_25,
  RamDataIn_7,
  RamDataIn_6,
  RamDataIn_5,
  RamDataIn_22,
  RamBusAddress_i,
  DMMainPorts_1_RamBusDataOut_m,
  Uart0TxFifoData,
  Uart0ClkDivider,
  Uart0TxFifoFull,
  Uart0RxFifoFull,
  Uart0TxFifoEmpty,
  Uart0RxFifoEmpty,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  RamBusWrnRd_i,
  RamBusCE_i,
  Oe0_c,
  ReadUart0_1z,
  WriteUart0_1z,
  Uart0FifoReset_arst_i,
  PPSCountReset_i,
  Uart0FifoReset_i,
  Uart0FifoReset_1z,
  FCCC_C0_0_GL1
)
;
input [31:0] PPSCounter ;
input [9:0] Uart0RxFifoCount ;
input [7:0] Uart0RxFifoData ;
input RamDataIn_4 ;
input RamDataIn_3 ;
input RamDataIn_2 ;
input RamDataIn_1 ;
input RamDataIn_0 ;
input RamDataIn_26 ;
input RamDataIn_24 ;
input RamDataIn_16 ;
input RamDataIn_20 ;
input RamDataIn_25 ;
input RamDataIn_7 ;
input RamDataIn_6 ;
input RamDataIn_5 ;
input RamDataIn_22 ;
input [9:0] RamBusAddress_i ;
output [31:0] DMMainPorts_1_RamBusDataOut_m ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart0ClkDivider ;
input Uart0TxFifoFull ;
input Uart0RxFifoFull ;
input Uart0TxFifoEmpty ;
input Uart0RxFifoEmpty ;
output DMMainPorts_1_RamBusAck_i_m_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
output Oe0_c ;
output ReadUart0_1z ;
output WriteUart0_1z ;
output Uart0FifoReset_arst_i ;
output PPSCountReset_i ;
output Uart0FifoReset_i ;
output Uart0FifoReset_1z ;
input FCCC_C0_0_GL1 ;
wire RamDataIn_4 ;
wire RamDataIn_3 ;
wire RamDataIn_2 ;
wire RamDataIn_1 ;
wire RamDataIn_0 ;
wire RamDataIn_26 ;
wire RamDataIn_24 ;
wire RamDataIn_16 ;
wire RamDataIn_20 ;
wire RamDataIn_25 ;
wire RamDataIn_7 ;
wire RamDataIn_6 ;
wire RamDataIn_5 ;
wire RamDataIn_22 ;
wire Uart0TxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire Oe0_c ;
wire ReadUart0_1z ;
wire WriteUart0_1z ;
wire Uart0FifoReset_arst_i ;
wire PPSCountReset_i ;
wire Uart0FifoReset_i ;
wire Uart0FifoReset_1z ;
wire FCCC_C0_0_GL1 ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [27:14] un1_serialnumber_3_iv_i;
wire [13:13] un1_serialnumber_3_iv_Z;
wire [26:8] un1_serialnumber_2_iv_Z;
wire [27:10] un1_serialnumber_3_iv_0_Z;
wire [9:5] un1_serialnumber;
wire [31:1] un1_serialnumber_2_iv_i;
wire [4:4] un1_serialnumber_1_iv_i;
wire [30:0] un1_serialnumber_1_iv_Z;
wire [15:6] RamBusDataOut_i_m;
wire [25:25] un1_serialnumber_2_iv_0_2_Z;
wire [28:28] un1_serialnumber_2_iv_3_0_1_a2_2_Z;
wire [31:28] un1_serialnumber_2_iv_i_1;
wire [20:20] un1_serialnumber_1_iv_1_0_Z;
wire [24:4] un1_serialnumber_1_iv_0_Z;
wire [16:1] un1_serialnumber_2_iv_1_Z;
wire [10:10] un1_serialnumber_3_iv_0_1_Z;
wire [13:13] un1_serialnumber_3_iv_1_Z;
wire [5:0] un1_serialnumber_1_iv_2_Z;
wire [5:0] un1_serialnumber_1_iv_1_Z;
wire [3:2] un1_serialnumber_2_iv_2_1_Z;
wire [29:1] un1_serialnumber_2_iv_2_Z;
wire [14:14] un1_serialnumber_3_iv_3_1_Z;
wire [14:14] un1_serialnumber_3_iv_3_Z;
wire [7:7] un1_serialnumber_2_iv_3_0_a5_0_0_Z;
wire [4:4] DacBdAReadback_i_m;
wire [18:18] un1_serialnumber_3_iv_0_2_1_Z;
wire [18:18] un1_serialnumber_3_iv_0_2_Z;
wire [1:1] un1_serialnumber_2_iv_3_0_o3_0_a2_0_0_Z;
wire [4:4] Uart0ClkDivider_i_m_0;
wire [29:14] PPSCounter_i_m;
wire [0:0] Uart0ClkDivider_m;
wire [30:30] RamBusDataOut_m;
wire [7:1] Uart0RxFifoData_i_m;
wire [26:8] un1_serialnumber_2_iv_0_Z;
wire [24:8] PPSCounter_m;
wire [4:4] un1_serialnumber_1_iv_3_Z;
wire [7:7] un1_serialnumber_2_iv_3_Z;
wire [25:25] un1_serialnumber_2_iv_0_1_Z;
wire [16:1] un1_serialnumber_2_iv_0_0_Z;
wire [4:4] un1_serialnumber_1_iv_4_Z;
wire [7:7] un1_serialnumber_2_iv_4_Z;
wire Uart0FifoReset_rep_Z ;
wire VCC ;
wire N_907_i ;
wire GND ;
wire Uart0FifoReset_arst ;
wire PPSCountReset_Z ;
wire PPSCountReset_6_iv_i_Z ;
wire PPSCountReset_0_sqmuxa_i_0_0_Z ;
wire WriteUart0_5 ;
wire WriteUart0_0_sqmuxa_i_0_0_Z ;
wire N_1003_i ;
wire ReadUart0_0_sqmuxa_i_0_0_Z ;
wire WriteAck_Z ;
wire WriteAck_4 ;
wire WriteAck_1_sqmuxa_i_0_0_Z ;
wire ReadAck_Z ;
wire LastReadReq_Z ;
wire ReadAck_1_sqmuxa_i_0_0_Z ;
wire LastWriteReq_Z ;
wire Uart0ClkDivider_i_1_sqmuxa ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa ;
wire PowernEnHV_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire N_106 ;
wire Uart0TxFifoData_1_sqmuxa ;
wire N_151 ;
wire N_148 ;
wire un26_readreq ;
wire N_477 ;
wire un24_readreq_1 ;
wire N_918 ;
wire un22_readreq_0_a3_0_a2_out ;
wire N_1002 ;
wire N_44_i ;
wire N_1005 ;
wire un32_readreq ;
wire N_472 ;
wire N_159 ;
wire un36_readreq ;
wire un24_readreq ;
wire un4_readreq ;
wire N_112 ;
wire N_445 ;
wire N_121 ;
wire N_145 ;
wire N_133 ;
wire N_138 ;
wire N_156 ;
wire N_141 ;
wire un28_readreq_0_a3_0_a5_0_Z ;
wire N_51_i ;
wire Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5_0_Z ;
wire N_157 ;
wire N_147 ;
wire N_57 ;
wire N_429_i ;
wire Uart0FifoReset_1_sqmuxa ;
wire N_155 ;
wire N_135 ;
wire N_76 ;
wire N_128 ;
wire N_309 ;
wire N_163 ;
wire N_162 ;
wire N_161 ;
wire N_160 ;
wire N_159_0 ;
wire N_158 ;
wire N_157_0 ;
wire N_156_0 ;
wire N_155_0 ;
wire N_154 ;
wire N_153 ;
wire N_152 ;
wire N_151_0 ;
wire N_150 ;
wire N_149 ;
wire N_148_0 ;
wire N_147_0 ;
// @38:304
  SLE Uart0FifoReset_rep (
	.Q(Uart0FifoReset_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_907_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT Uart0FifoReset_rep_RNI4V9B (
	.Y(Uart0FifoReset_arst),
	.A(Uart0FifoReset_rep_Z)
);
  CFG1 Uart0FifoReset_RNIUJ31 (
	.A(Uart0FifoReset_1z),
	.Y(Uart0FifoReset_i)
);
defparam Uart0FifoReset_RNIUJ31.INIT=2'h1;
  CFG1 PPSCountReset_RNIAP0A (
	.A(PPSCountReset_Z),
	.Y(PPSCountReset_i)
);
defparam PPSCountReset_RNIAP0A.INIT=2'h1;
  CFG1 Uart0FifoReset_rep_RNI4V9B_0 (
	.A(Uart0FifoReset_arst),
	.Y(Uart0FifoReset_arst_i)
);
defparam Uart0FifoReset_rep_RNI4V9B_0.INIT=2'h1;
// @38:304
  SLE PPSCountReset (
	.Q(PPSCountReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(PPSCountReset_0_sqmuxa_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0_5),
	.EN(WriteUart0_0_sqmuxa_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_907_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1003_i),
	.EN(ReadUart0_0_sqmuxa_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE WriteAck (
	.Q(WriteAck_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteAck_4),
	.EN(WriteAck_1_sqmuxa_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE ReadAck (
	.Q(ReadAck_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(LastReadReq_Z),
	.EN(ReadAck_1_sqmuxa_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1003_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_4),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_3),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_2),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_1),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_0),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_26),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_24),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_16),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_20),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_25),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_7),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_6),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_5),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_i[14]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_Z[13]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_Z[12]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_Z[11]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_0_Z[10]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[9]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_Z[8]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[7]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[6]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[5]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_i[4]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[3]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[2]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[1]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[29]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[28]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_i[27]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_Z[26]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[25]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_Z[24]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[23]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_Z[22]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[21]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_Z[20]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_i[19]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_i[18]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_Z[17]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[16]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_3_iv_i[15]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_4),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_3),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_2),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_1),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_0),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_2_iv_i[31]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_Z[30]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_7),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_6),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn_5),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:304
  CFG4 \DataOut_RNO_0[15]  (
	.A(DMMainPorts_1_RamBusDataOut[15]),
	.B(N_151),
	.C(N_148),
	.D(un26_readreq),
	.Y(RamBusDataOut_i_m[15])
);
defparam \DataOut_RNO_0[15] .INIT=16'h5540;
// @38:304
  CFG3 \un1_serialnumber_1_0_0[11]  (
	.A(N_148),
	.B(un26_readreq),
	.C(N_151),
	.Y(N_477)
);
defparam \un1_serialnumber_1_0_0[11] .INIT=8'hEC;
// @38:304
  CFG4 \un1_serialnumber_2_iv_0_2[25]  (
	.A(un24_readreq_1),
	.B(N_918),
	.C(Uart0RxFifoCount[7]),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_2_iv_0_2_Z[25])
);
defparam \un1_serialnumber_2_iv_0_2[25] .INIT=16'hCCCE;
// @38:304
  CFG4 \un1_serialnumber_1_0_0_a5_0[11]  (
	.A(un22_readreq_0_a3_0_a2_out),
	.B(N_1002),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.Y(un26_readreq)
);
defparam \un1_serialnumber_1_0_0_a5_0[11] .INIT=16'h2000;
// @38:732
  CFG3 LastWriteReq_RNI5T6F (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(LastWriteReq_Z),
	.Y(N_44_i)
);
defparam LastWriteReq_RNI5T6F.INIT=8'h07;
// @38:436
  CFG4 un24_readreq_0_a2_0_a5_1 (
	.A(RamBusAddress_i[3]),
	.B(RamBusAddress_i[4]),
	.C(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.D(un22_readreq_0_a3_0_a2_out),
	.Y(un24_readreq_1)
);
defparam un24_readreq_0_a2_0_a5_1.INIT=16'h8000;
// @38:304
  CFG4 \DataOut_RNO[31]  (
	.A(N_1005),
	.B(PPSCounter[31]),
	.C(un32_readreq),
	.D(un1_serialnumber_2_iv_i_1[31]),
	.Y(un1_serialnumber_2_iv_i[31])
);
defparam \DataOut_RNO[31] .INIT=16'h4500;
// @38:304
  CFG4 \DataOut_RNO_0[31]  (
	.A(un26_readreq),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.C(N_472),
	.D(N_159),
	.Y(un1_serialnumber_2_iv_i_1[31])
);
defparam \DataOut_RNO_0[31] .INIT=16'h000D;
// @38:304
  CFG4 \DataOut_RNO[28]  (
	.A(PPSCounter[28]),
	.B(N_1005),
	.C(un32_readreq),
	.D(un1_serialnumber_2_iv_i_1[28]),
	.Y(un1_serialnumber_2_iv_i[28])
);
defparam \DataOut_RNO[28] .INIT=16'h2300;
// @38:304
  CFG4 \DataOut_RNO_0[28]  (
	.A(un26_readreq),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.C(un36_readreq),
	.D(N_472),
	.Y(un1_serialnumber_2_iv_i_1[28])
);
defparam \DataOut_RNO_0[28] .INIT=16'h00CD;
// @38:304
  CFG4 \un1_serialnumber_1_iv[20]  (
	.A(un24_readreq),
	.B(un1_serialnumber_1_iv_1_0_Z[20]),
	.C(Uart0RxFifoCount[2]),
	.D(un1_serialnumber_1_iv_0_Z[20]),
	.Y(un1_serialnumber_1_iv_Z[20])
);
defparam \un1_serialnumber_1_iv[20] .INIT=16'hFFB3;
// @38:304
  CFG4 \un1_serialnumber_1_iv_1_0[20]  (
	.A(un26_readreq),
	.B(un36_readreq),
	.C(Ux1SelJmp_i_Z),
	.D(DMMainPorts_1_RamBusDataOut[20]),
	.Y(un1_serialnumber_1_iv_1_0_Z[20])
);
defparam \un1_serialnumber_1_iv_1_0[20] .INIT=16'h153F;
// @38:304
  CFG4 \un1_serialnumber_2_iv[9]  (
	.A(un4_readreq),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(un1_serialnumber_2_iv_1_Z[9]),
	.D(N_477),
	.Y(un1_serialnumber[9])
);
defparam \un1_serialnumber_2_iv[9] .INIT=16'hEFAF;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[9]  (
	.A(un32_readreq),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[1]),
	.D(PPSCounter[9]),
	.Y(un1_serialnumber_2_iv_1_Z[9])
);
defparam \un1_serialnumber_2_iv_1[9] .INIT=16'h153F;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0[10]  (
	.A(N_477),
	.B(un1_serialnumber_3_iv_0_1_Z[10]),
	.C(DMMainPorts_1_RamBusDataOut[10]),
	.D(N_112),
	.Y(un1_serialnumber_3_iv_0_Z[10])
);
defparam \un1_serialnumber_3_iv_0[10] .INIT=16'hFFB3;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0_1[10]  (
	.A(un32_readreq),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[2]),
	.D(PPSCounter[10]),
	.Y(un1_serialnumber_3_iv_0_1_Z[10])
);
defparam \un1_serialnumber_3_iv_0_1[10] .INIT=16'h153F;
// @38:304
  CFG4 \un1_serialnumber_2_iv[11]  (
	.A(un4_readreq),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.C(un1_serialnumber_2_iv_1_Z[11]),
	.D(N_477),
	.Y(un1_serialnumber_2_iv_Z[11])
);
defparam \un1_serialnumber_2_iv[11] .INIT=16'hEFAF;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[11]  (
	.A(un32_readreq),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[3]),
	.D(PPSCounter[11]),
	.Y(un1_serialnumber_2_iv_1_Z[11])
);
defparam \un1_serialnumber_2_iv_1[11] .INIT=16'h153F;
// @38:304
  CFG4 \un1_serialnumber_2_iv[12]  (
	.A(un4_readreq),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_serialnumber_2_iv_1_Z[12]),
	.D(N_477),
	.Y(un1_serialnumber_2_iv_Z[12])
);
defparam \un1_serialnumber_2_iv[12] .INIT=16'hEFAF;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[12]  (
	.A(un32_readreq),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[4]),
	.D(PPSCounter[12]),
	.Y(un1_serialnumber_2_iv_1_Z[12])
);
defparam \un1_serialnumber_2_iv_1[12] .INIT=16'h153F;
// @38:304
  CFG4 \un1_serialnumber_3_iv[13]  (
	.A(N_477),
	.B(un1_serialnumber_3_iv_1_Z[13]),
	.C(DMMainPorts_1_RamBusDataOut[13]),
	.D(N_112),
	.Y(un1_serialnumber_3_iv_Z[13])
);
defparam \un1_serialnumber_3_iv[13] .INIT=16'hFFB3;
// @38:304
  CFG4 \un1_serialnumber_3_iv_1[13]  (
	.A(un32_readreq),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[5]),
	.D(PPSCounter[13]),
	.Y(un1_serialnumber_3_iv_1_Z[13])
);
defparam \un1_serialnumber_3_iv_1[13] .INIT=16'h153F;
// @38:304
  CFG4 \un1_serialnumber_1_iv[5]  (
	.A(un26_readreq),
	.B(Uart0ClkDivider[5]),
	.C(un1_serialnumber_1_iv_2_Z[5]),
	.D(un1_serialnumber_1_iv_1_Z[5]),
	.Y(un1_serialnumber[5])
);
defparam \un1_serialnumber_1_iv[5] .INIT=16'hF8FF;
// @38:304
  CFG4 \un1_serialnumber_1_iv_1[5]  (
	.A(un24_readreq_1),
	.B(un4_readreq),
	.C(RamBusAddress_i[2]),
	.D(Uart0RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_1_Z[5])
);
defparam \un1_serialnumber_1_iv_1[5] .INIT=16'h1333;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[3]  (
	.A(un24_readreq_1),
	.B(un1_serialnumber_2_iv_2_1_Z[3]),
	.C(RamBusAddress_i[2]),
	.D(Uart0RxFifoData[3]),
	.Y(un1_serialnumber_2_iv_2_Z[3])
);
defparam \un1_serialnumber_2_iv_2[3] .INIT=16'hCCEC;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2_1[3]  (
	.A(Uart0ClkDivider[3]),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.C(un36_readreq),
	.D(un26_readreq),
	.Y(un1_serialnumber_2_iv_2_1_Z[3])
);
defparam \un1_serialnumber_2_iv_2_1[3] .INIT=16'h7530;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[2]  (
	.A(un24_readreq_1),
	.B(un1_serialnumber_2_iv_2_1_Z[2]),
	.C(RamBusAddress_i[2]),
	.D(Uart0RxFifoData[2]),
	.Y(un1_serialnumber_2_iv_2_Z[2])
);
defparam \un1_serialnumber_2_iv_2[2] .INIT=16'hCCEC;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2_1[2]  (
	.A(Uart0ClkDivider[2]),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.C(un36_readreq),
	.D(un26_readreq),
	.Y(un1_serialnumber_2_iv_2_1_Z[2])
);
defparam \un1_serialnumber_2_iv_2_1[2] .INIT=16'h7530;
// @38:304
  CFG4 \un1_serialnumber_3_iv_3[14]  (
	.A(un1_serialnumber_3_iv_3_1_Z[14]),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[6]),
	.D(N_445),
	.Y(un1_serialnumber_3_iv_3_Z[14])
);
defparam \un1_serialnumber_3_iv_3[14] .INIT=16'hFF5D;
// @38:304
  CFG4 \un1_serialnumber_3_iv_3_1[14]  (
	.A(un1_serialnumber_2_iv_3_0_a5_0_0_Z[7]),
	.B(N_121),
	.C(N_145),
	.D(DacBdAReadback_i_m[4]),
	.Y(un1_serialnumber_3_iv_3_1_Z[14])
);
defparam \un1_serialnumber_3_iv_3_1[14] .INIT=16'h0013;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0_2[18]  (
	.A(N_918),
	.B(PPSCounter[18]),
	.C(un32_readreq),
	.D(un1_serialnumber_3_iv_0_2_1_Z[18]),
	.Y(un1_serialnumber_3_iv_0_2_Z[18])
);
defparam \un1_serialnumber_3_iv_0_2[18] .INIT=16'hBAFF;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0_2_1[18]  (
	.A(Uart0RxFifoCount[0]),
	.B(RamBusAddress_i[2]),
	.C(un24_readreq_1),
	.D(N_472),
	.Y(un1_serialnumber_3_iv_0_2_1_Z[18])
);
defparam \un1_serialnumber_3_iv_0_2_1[18] .INIT=16'h00EF;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[21]  (
	.A(N_133),
	.B(un32_readreq),
	.C(PPSCounter[21]),
	.D(N_159),
	.Y(un1_serialnumber_2_iv_2_Z[21])
);
defparam \un1_serialnumber_2_iv_2[21] .INIT=16'hFFAE;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1_0_0_a5[26]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[3]),
	.C(N_145),
	.D(RamBusAddress_i[2]),
	.Y(N_112)
);
defparam \un1_serialnumber_2_iv_1_0_0_a5[26] .INIT=16'h4010;
// @38:304
  CFG3 \un1_serialnumber_2_iv_3_0_1_a5[28]  (
	.A(N_138),
	.B(N_156),
	.C(N_141),
	.Y(N_1005)
);
defparam \un1_serialnumber_2_iv_3_0_1_a5[28] .INIT=8'hE0;
// @38:304
  CFG4 \un1_serialnumber_1_0_0_a2[11]  (
	.A(RamBusAddress_i[2]),
	.B(RamBusAddress_i[5]),
	.C(un1_serialnumber_2_iv_3_0_o3_0_a2_0_0_Z[1]),
	.D(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.Y(N_148)
);
defparam \un1_serialnumber_1_0_0_a2[11] .INIT=16'h2000;
// @38:304
  CFG3 \un1_serialnumber_2_iv_3_0_1_a2_2[28]  (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[1]),
	.C(RamBusAddress_i[0]),
	.Y(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28])
);
defparam \un1_serialnumber_2_iv_3_0_1_a2_2[28] .INIT=8'h01;
// @38:518
  CFG2 un28_readreq_0_a3_0_a5_0 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[3]),
	.Y(un28_readreq_0_a3_0_a5_0_Z)
);
defparam un28_readreq_0_a3_0_a5_0.INIT=4'h4;
// @38:304
  CFG2 \un1_serialnumber_2_iv_3_0_a5_0_0[7]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[3]),
	.Y(un1_serialnumber_2_iv_3_0_a5_0_0_Z[7])
);
defparam \un1_serialnumber_2_iv_3_0_a5_0_0[7] .INIT=4'h1;
// @38:734
  CFG2 WriteAck_1_sqmuxa_i_0_0_a2 (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(WriteUart0_5)
);
defparam WriteAck_1_sqmuxa_i_0_0_a2.INIT=4'h8;
// @38:584
  CFG2 N_74_i_0_o2 (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(N_1003_i)
);
defparam N_74_i_0_o2.INIT=4'h2;
// @12:89
  CFG2 \DataOut_RNIF6KR[0]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(DMMainPorts_1_RamBusDataOut_m[0])
);
defparam \DataOut_RNIF6KR[0] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIG7KR[1]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(DMMainPorts_1_RamBusDataOut_m[1])
);
defparam \DataOut_RNIG7KR[1] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIH8KR[2]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(DMMainPorts_1_RamBusDataOut_m[2])
);
defparam \DataOut_RNIH8KR[2] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNII9KR[3]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(DMMainPorts_1_RamBusDataOut_m[3])
);
defparam \DataOut_RNII9KR[3] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIJAKR[4]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(DMMainPorts_1_RamBusDataOut_m[4])
);
defparam \DataOut_RNIJAKR[4] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIKBKR[5]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(DMMainPorts_1_RamBusDataOut_m[5])
);
defparam \DataOut_RNIKBKR[5] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNILCKR[6]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(DMMainPorts_1_RamBusDataOut_m[6])
);
defparam \DataOut_RNILCKR[6] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI13IP[11]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(DMMainPorts_1_RamBusDataOut_m[11])
);
defparam \DataOut_RNI13IP[11] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI24IP[12]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(DMMainPorts_1_RamBusDataOut_m[12])
);
defparam \DataOut_RNI24IP[12] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI35IP[13]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(DMMainPorts_1_RamBusDataOut_m[13])
);
defparam \DataOut_RNI35IP[13] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI46IP[14]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(DMMainPorts_1_RamBusDataOut_m[14])
);
defparam \DataOut_RNI46IP[14] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI57IP[15]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(DMMainPorts_1_RamBusDataOut_m[15])
);
defparam \DataOut_RNI57IP[15] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI68IP[16]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(DMMainPorts_1_RamBusDataOut_m[16])
);
defparam \DataOut_RNI68IP[16] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI79IP[17]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(DMMainPorts_1_RamBusDataOut_m[17])
);
defparam \DataOut_RNI79IP[17] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI8AIP[18]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(DMMainPorts_1_RamBusDataOut_m[18])
);
defparam \DataOut_RNI8AIP[18] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI9BIP[19]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(DMMainPorts_1_RamBusDataOut_m[19])
);
defparam \DataOut_RNI9BIP[19] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI14JP[20]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(DMMainPorts_1_RamBusDataOut_m[20])
);
defparam \DataOut_RNI14JP[20] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI25JP[21]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(DMMainPorts_1_RamBusDataOut_m[21])
);
defparam \DataOut_RNI25JP[21] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI36JP[22]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(DMMainPorts_1_RamBusDataOut_m[22])
);
defparam \DataOut_RNI36JP[22] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI47JP[23]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(DMMainPorts_1_RamBusDataOut_m[23])
);
defparam \DataOut_RNI47JP[23] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI58JP[24]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(DMMainPorts_1_RamBusDataOut_m[24])
);
defparam \DataOut_RNI58JP[24] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI69JP[25]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(DMMainPorts_1_RamBusDataOut_m[25])
);
defparam \DataOut_RNI69JP[25] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI7AJP[26]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(DMMainPorts_1_RamBusDataOut_m[26])
);
defparam \DataOut_RNI7AJP[26] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI8BJP[27]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(DMMainPorts_1_RamBusDataOut_m[27])
);
defparam \DataOut_RNI8BJP[27] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI9CJP[28]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(DMMainPorts_1_RamBusDataOut_m[28])
);
defparam \DataOut_RNI9CJP[28] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIADJP[29]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(DMMainPorts_1_RamBusDataOut_m[29])
);
defparam \DataOut_RNIADJP[29] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI26KP[30]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(DMMainPorts_1_RamBusDataOut_m[30])
);
defparam \DataOut_RNI26KP[30] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI37KP[31]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(DMMainPorts_1_RamBusDataOut_m[31])
);
defparam \DataOut_RNI37KP[31] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIMDKR[7]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(DMMainPorts_1_RamBusDataOut_m[7])
);
defparam \DataOut_RNIMDKR[7] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_0_0_a3_0_a2[0]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[3]),
	.Y(N_151)
);
defparam \un1_serialnumber_0_0_a3_0_a2[0] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_2_iv_3_0_o3_0_x2[1]  (
	.A(RamBusAddress_i[2]),
	.B(RamBusAddress_i[4]),
	.Y(N_51_i)
);
defparam \un1_serialnumber_2_iv_3_0_o3_0_x2[1] .INIT=4'h6;
// @12:89
  CFG2 \DataOut_RNI02IP[10]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(DMMainPorts_1_RamBusDataOut_m[10])
);
defparam \DataOut_RNI02IP[10] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIOFKR[9]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(DMMainPorts_1_RamBusDataOut_m[9])
);
defparam \DataOut_RNIOFKR[9] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNINEKR[8]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(DMMainPorts_1_RamBusDataOut_m[8])
);
defparam \DataOut_RNINEKR[8] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_1_0_0_o2[11]  (
	.A(RamBusAddress_i[2]),
	.B(RamBusAddress_i[3]),
	.Y(N_1002)
);
defparam \un1_serialnumber_1_0_0_o2[11] .INIT=4'hE;
// @38:231
  CFG2 Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5_0 (
	.A(WriteUart0_5),
	.B(RamBusAddress_i[4]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5_0_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5_0.INIT=4'h8;
// @38:304
  CFG3 \un1_serialnumber_2_iv_3_0_o3_0_a2_0_0[1]  (
	.A(RamBusAddress_i[9]),
	.B(RamBusAddress_i[8]),
	.C(RamBusAddress_i[6]),
	.Y(un1_serialnumber_2_iv_3_0_o3_0_a2_0_0_Z[1])
);
defparam \un1_serialnumber_2_iv_3_0_o3_0_a2_0_0[1] .INIT=8'h01;
// @38:584
  CFG3 ReadUart0_0_sqmuxa_i_0_0_a2 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[2]),
	.C(RamBusAddress_i[3]),
	.Y(N_157)
);
defparam ReadUart0_0_sqmuxa_i_0_0_a2.INIT=8'h08;
// @38:433
  CFG4 un22_readreq_0_a3_0_a2_s (
	.A(RamBusAddress_i[9]),
	.B(RamBusAddress_i[8]),
	.C(RamBusAddress_i[6]),
	.D(RamBusAddress_i[5]),
	.Y(un22_readreq_0_a3_0_a2_out)
);
defparam un22_readreq_0_a3_0_a2_s.INIT=16'h1000;
// @38:304
  CFG3 \un1_serialnumber_3_iv_3_0_a2_0[27]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(N_51_i),
	.Y(N_138)
);
defparam \un1_serialnumber_3_iv_3_0_a2_0[27] .INIT=8'h10;
// @38:304
  CFG2 un1_rst_1_i_a3_0_a5 (
	.A(N_1003_i),
	.B(LastReadReq_Z),
	.Y(N_106)
);
defparam un1_rst_1_i_a3_0_a5.INIT=4'h2;
// @38:732
  CFG2 WriteAck_4_0_a3_0_a5 (
	.A(WriteUart0_5),
	.B(LastWriteReq_Z),
	.Y(WriteAck_4)
);
defparam WriteAck_4_0_a3_0_a5.INIT=4'h8;
// @38:584
  CFG2 ReadAck_1_sqmuxa_i_0_0 (
	.A(N_1003_i),
	.B(LastReadReq_Z),
	.Y(ReadAck_1_sqmuxa_i_0_0_Z)
);
defparam ReadAck_1_sqmuxa_i_0_0.INIT=4'hB;
// @38:734
  CFG2 WriteAck_1_sqmuxa_i_0_0 (
	.A(N_44_i),
	.B(WriteUart0_5),
	.Y(WriteAck_1_sqmuxa_i_0_0_Z)
);
defparam WriteAck_1_sqmuxa_i_0_0.INIT=4'hE;
// @38:304
  CFG3 \un1_serialnumber_2_iv_3_0_a2_1[28]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(N_151),
	.Y(N_156)
);
defparam \un1_serialnumber_2_iv_3_0_a2_1[28] .INIT=8'h80;
// @38:304
  CFG3 \un1_serialnumber_1_iv_0_RNO[4]  (
	.A(Uart0ClkDivider[4]),
	.B(RamBusAddress_i[4]),
	.C(N_1002),
	.Y(Uart0ClkDivider_i_m_0[4])
);
defparam \un1_serialnumber_1_iv_0_RNO[4] .INIT=8'h04;
// @38:304
  CFG3 \un1_serialnumber_2_iv_3_0_1_a2[28]  (
	.A(RamBusAddress_i[8]),
	.B(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.C(RamBusAddress_i[9]),
	.Y(N_141)
);
defparam \un1_serialnumber_2_iv_3_0_1_a2[28] .INIT=8'h04;
// @38:433
  CFG2 un22_readreq_0_a3_0_a2 (
	.A(un22_readreq_0_a3_0_a2_out),
	.B(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.Y(N_147)
);
defparam un22_readreq_0_a3_0_a2.INIT=4'h8;
// @38:304
  CFG4 \un1_serialnumber_3_iv_3_0_0_o2[14]  (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_57)
);
defparam \un1_serialnumber_3_iv_3_0_0_o2[14] .INIT=16'h8011;
// @38:304
  CFG3 PPSCountReset_6_iv_i (
	.A(N_429_i),
	.B(RamDataIn_22),
	.C(N_44_i),
	.Y(PPSCountReset_6_iv_i_Z)
);
defparam PPSCountReset_6_iv_i.INIT=8'h0D;
// @38:304
  CFG3 Uart0FifoReset_1_sqmuxa_0_a3_0_a5_RNILK8O (
	.A(Uart0FifoReset_1_sqmuxa),
	.B(Uart0FifoReset_1z),
	.C(N_44_i),
	.Y(N_907_i)
);
defparam Uart0FifoReset_1_sqmuxa_0_a3_0_a5_RNILK8O.INIT=8'h0E;
// @9:216
  CFG3 ReadAck_RNI5RMR (
	.A(ReadAck_Z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.C(WriteAck_Z),
	.Y(DMMainPorts_1_RamBusAck_i_m_i)
);
defparam ReadAck_RNI5RMR.INIT=8'hFB;
// @38:231
  CFG4 Uart0FifoReset_1_sqmuxa_0_a3_0_a5 (
	.A(LastWriteReq_Z),
	.B(RamBusAddress_i[2]),
	.C(N_151),
	.D(N_147),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a3_0_a5.INIT=16'h1000;
// @38:334
  CFG3 un8_readreq_0_a3_0_a2_0 (
	.A(RamBusAddress_i[5]),
	.B(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.C(un1_serialnumber_2_iv_3_0_o3_0_a2_0_0_Z[1]),
	.Y(N_155)
);
defparam un8_readreq_0_a3_0_a2_0.INIT=8'h80;
// @38:304
  CFG3 \un1_serialnumber_2_iv_3_0_o3_0_a2[1]  (
	.A(RamBusAddress_i[5]),
	.B(un1_serialnumber_2_iv_3_0_1_a2_2_Z[28]),
	.C(un1_serialnumber_2_iv_3_0_o3_0_a2_0_0_Z[1]),
	.Y(N_145)
);
defparam \un1_serialnumber_2_iv_3_0_o3_0_a2[1] .INIT=8'h40;
// @38:304
  CFG4 \un1_serialnumber_2_iv_0_1_RNO[25]  (
	.A(RamBusAddress_i[4]),
	.B(N_148),
	.C(PPSCounter[25]),
	.D(RamBusAddress_i[3]),
	.Y(PPSCounter_i_m[25])
);
defparam \un1_serialnumber_2_iv_0_1_RNO[25] .INIT=16'h0008;
// @38:304
  CFG3 \un1_serialnumber_3_iv_3_0_0_a5[14]  (
	.A(N_141),
	.B(RamBusAddress_i[4]),
	.C(N_57),
	.Y(N_121)
);
defparam \un1_serialnumber_3_iv_3_0_0_a5[14] .INIT=8'h80;
// @38:304
  CFG4 \un1_serialnumber_0_0_a3_0_a5[0]  (
	.A(N_1002),
	.B(RamBusAddress_i[4]),
	.C(N_155),
	.D(N_151),
	.Y(N_445)
);
defparam \un1_serialnumber_0_0_a3_0_a5[0] .INIT=16'h00E0;
// @38:231
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5 (
	.A(Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5_0_Z),
	.B(LastWriteReq_Z),
	.C(N_147),
	.D(N_1002),
	.Y(Uart0ClkDivider_i_1_sqmuxa)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a3_0_a5.INIT=16'h0020;
// @38:526
  CFG3 un32_readreq_0_a3_0_a5 (
	.A(RamBusAddress_i[4]),
	.B(N_148),
	.C(RamBusAddress_i[3]),
	.Y(un32_readreq)
);
defparam un32_readreq_0_a3_0_a5.INIT=8'h08;
// @38:304
  CFG2 \un1_serialnumber_2_iv_3_0_a5_0[7]  (
	.A(N_148),
	.B(un1_serialnumber_2_iv_3_0_a5_0_0_Z[7]),
	.Y(N_135)
);
defparam \un1_serialnumber_2_iv_3_0_a5_0[7] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_1_iv_2_RNO[0]  (
	.A(un26_readreq),
	.B(Uart0ClkDivider[0]),
	.Y(Uart0ClkDivider_m[0])
);
defparam \un1_serialnumber_1_iv_2_RNO[0] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_1_iv_RNO[30]  (
	.A(un26_readreq),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(RamBusDataOut_m[30])
);
defparam \un1_serialnumber_1_iv_RNO[30] .INIT=4'h8;
// @38:584
  CFG4 ReadUart0_0_sqmuxa_i_0_0 (
	.A(LastReadReq_Z),
	.B(N_1003_i),
	.C(N_157),
	.D(N_147),
	.Y(ReadUart0_0_sqmuxa_i_0_0_Z)
);
defparam ReadUart0_0_sqmuxa_i_0_0.INIT=16'h5111;
// @38:304
  CFG2 \un1_serialnumber_2_iv_3_0_0_a2[31]  (
	.A(N_148),
	.B(RamBusAddress_i[3]),
	.Y(N_159)
);
defparam \un1_serialnumber_2_iv_3_0_0_a2[31] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_2_iv_2_RNO[7]  (
	.A(un24_readreq_1),
	.B(Uart0RxFifoData[7]),
	.Y(Uart0RxFifoData_i_m[7])
);
defparam \un1_serialnumber_2_iv_2_RNO[7] .INIT=4'h2;
// @38:304
  CFG2 \un1_serialnumber_2_iv_3_0_o3_0_a5[1]  (
	.A(N_145),
	.B(N_51_i),
	.Y(N_76)
);
defparam \un1_serialnumber_2_iv_3_0_o3_0_a5[1] .INIT=4'h8;
// @38:304
  CFG2 \un1_serialnumber_1_0_0_a5[11]  (
	.A(N_148),
	.B(N_151),
	.Y(un36_readreq)
);
defparam \un1_serialnumber_1_0_0_a5[11] .INIT=4'h8;
// @38:334
  CFG3 un8_readreq_0_a3_0_a5 (
	.A(RamBusAddress_i[4]),
	.B(N_1002),
	.C(N_155),
	.Y(DacBdAReadback_i_m[4])
);
defparam un8_readreq_0_a3_0_a5.INIT=8'h10;
// @38:304
  CFG2 \un1_serialnumber_0_0_a3_0_a5[10]  (
	.A(N_155),
	.B(N_151),
	.Y(N_472)
);
defparam \un1_serialnumber_0_0_a3_0_a5[10] .INIT=4'h2;
// @38:326
  CFG3 un4_readreq_0_a5 (
	.A(RamBusAddress_i[4]),
	.B(N_1002),
	.C(N_145),
	.Y(un4_readreq)
);
defparam un4_readreq_0_a5.INIT=8'h10;
// @38:304
  CFG4 \un1_serialnumber_3_iv_3_0_0_a5[27]  (
	.A(N_141),
	.B(RamBusAddress_i[2]),
	.C(N_156),
	.D(N_138),
	.Y(N_133)
);
defparam \un1_serialnumber_3_iv_3_0_0_a5[27] .INIT=16'hAA80;
// @38:436
  CFG2 un24_readreq_0_a2_0_a5 (
	.A(un24_readreq_1),
	.B(RamBusAddress_i[2]),
	.Y(un24_readreq)
);
defparam un24_readreq_0_a2_0_a5.INIT=4'h2;
// @38:304
  CFG2 \un1_serialnumber_1_iv_4_0_0_a5[4]  (
	.A(N_145),
	.B(N_1002),
	.Y(N_128)
);
defparam \un1_serialnumber_1_iv_4_0_0_a5[4] .INIT=4'h2;
// @38:304
  CFG3 \un1_serialnumber_1_iv_0[4]  (
	.A(N_445),
	.B(Uart0ClkDivider_i_m_0[4]),
	.C(N_147),
	.Y(un1_serialnumber_1_iv_0_Z[4])
);
defparam \un1_serialnumber_1_iv_0[4] .INIT=8'hEA;
// @38:304
  CFG4 \un1_serialnumber_1_iv_0[20]  (
	.A(RamBusAddress_i[4]),
	.B(N_148),
	.C(PPSCounter[20]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_1_iv_0_Z[20])
);
defparam \un1_serialnumber_1_iv_0[20] .INIT=16'h4480;
// @38:304
  CFG3 \un1_serialnumber_2_iv_0[26]  (
	.A(DMMainPorts_1_RamBusDataOut[26]),
	.B(un26_readreq),
	.C(N_112),
	.Y(un1_serialnumber_2_iv_0_Z[26])
);
defparam \un1_serialnumber_2_iv_0[26] .INIT=8'hF8;
// @38:304
  CFG3 \un1_serialnumber_2_iv_0[23]  (
	.A(DMMainPorts_1_RamBusDataOut[23]),
	.B(un26_readreq),
	.C(N_472),
	.Y(un1_serialnumber_2_iv_0_Z[23])
);
defparam \un1_serialnumber_2_iv_0[23] .INIT=8'hF4;
// @38:304
  CFG3 \un1_serialnumber_2_iv_0[21]  (
	.A(DMMainPorts_1_RamBusDataOut[21]),
	.B(un26_readreq),
	.C(N_472),
	.Y(un1_serialnumber_2_iv_0_Z[21])
);
defparam \un1_serialnumber_2_iv_0[21] .INIT=8'hF4;
// @38:304
  CFG3 \un1_serialnumber_2_iv_0_0_RNO[1]  (
	.A(un24_readreq_1),
	.B(RamBusAddress_i[2]),
	.C(Uart0RxFifoData[1]),
	.Y(Uart0RxFifoData_i_m[1])
);
defparam \un1_serialnumber_2_iv_0_0_RNO[1] .INIT=8'h08;
// @38:304
  CFG3 \un1_serialnumber_1_iv_4_RNO[4]  (
	.A(un24_readreq_1),
	.B(RamBusAddress_i[2]),
	.C(Uart0RxFifoData[4]),
	.Y(Uart0RxFifoData_i_m[4])
);
defparam \un1_serialnumber_1_iv_4_RNO[4] .INIT=8'h08;
// @38:304
  CFG2 \un1_serialnumber_2_iv_2_RNO[6]  (
	.A(un36_readreq),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(RamBusDataOut_i_m[6])
);
defparam \un1_serialnumber_2_iv_2_RNO[6] .INIT=4'h2;
// @38:304
  CFG2 \un1_serialnumber_2_iv_RNO[8]  (
	.A(un32_readreq),
	.B(PPSCounter[8]),
	.Y(PPSCounter_m[8])
);
defparam \un1_serialnumber_2_iv_RNO[8] .INIT=4'h8;
// @38:304
  CFG2 \DataOut_RNO_0[19]  (
	.A(un32_readreq),
	.B(PPSCounter[19]),
	.Y(PPSCounter_i_m[19])
);
defparam \DataOut_RNO_0[19] .INIT=4'h2;
// @38:304
  CFG2 \un1_serialnumber_1_iv_RNO[24]  (
	.A(un32_readreq),
	.B(PPSCounter[24]),
	.Y(PPSCounter_m[24])
);
defparam \un1_serialnumber_1_iv_RNO[24] .INIT=4'h8;
// @38:304
  CFG2 \DataOut_RNO_0[27]  (
	.A(un32_readreq),
	.B(PPSCounter[27]),
	.Y(PPSCounter_i_m[27])
);
defparam \DataOut_RNO_0[27] .INIT=4'h2;
// @38:304
  CFG2 \DataOut_RNO_0[29]  (
	.A(un32_readreq),
	.B(PPSCounter[29]),
	.Y(PPSCounter_i_m[29])
);
defparam \DataOut_RNO_0[29] .INIT=4'h2;
// @38:600
  CFG4 Uart0TxFifoData_1_sqmuxa_0_a3_0_a5 (
	.A(WriteUart0_5),
	.B(LastWriteReq_Z),
	.C(N_147),
	.D(N_157),
	.Y(Uart0TxFifoData_1_sqmuxa)
);
defparam Uart0TxFifoData_1_sqmuxa_0_a3_0_a5.INIT=16'h2000;
// @38:734
  CFG4 WriteUart0_0_sqmuxa_i_0_0 (
	.A(N_44_i),
	.B(N_147),
	.C(LastWriteReq_Z),
	.D(N_157),
	.Y(WriteUart0_0_sqmuxa_i_0_0_Z)
);
defparam WriteUart0_0_sqmuxa_i_0_0.INIT=16'hAEAA;
// @38:304
  CFG2 \un1_serialnumber_3_iv_0_o3_0_o5[18]  (
	.A(N_135),
	.B(N_121),
	.Y(N_918)
);
defparam \un1_serialnumber_3_iv_0_o3_0_o5[18] .INIT=4'hE;
// @38:600
  CFG4 HVDis2_i_1_sqmuxa_0_a3_0_a5 (
	.A(WriteUart0_5),
	.B(LastWriteReq_Z),
	.C(N_148),
	.D(N_151),
	.Y(HVDis2_i_1_sqmuxa)
);
defparam HVDis2_i_1_sqmuxa_0_a3_0_a5.INIT=16'h2000;
// @38:734
  CFG4 PPSCountReset_6_iv_i_RNO (
	.A(N_44_i),
	.B(LastWriteReq_Z),
	.C(N_148),
	.D(N_151),
	.Y(N_429_i)
);
defparam PPSCountReset_6_iv_i_RNO.INIT=16'h1000;
// @38:734
  CFG4 PPSCountReset_0_sqmuxa_i_0_0 (
	.A(N_44_i),
	.B(LastWriteReq_Z),
	.C(N_145),
	.D(N_151),
	.Y(PPSCountReset_0_sqmuxa_i_0_0_Z)
);
defparam PPSCountReset_0_sqmuxa_i_0_0.INIT=16'hBAAA;
// @38:304
  CFG2 \DataOut_RNO_0[14]  (
	.A(un32_readreq),
	.B(PPSCounter[14]),
	.Y(PPSCounter_i_m[14])
);
defparam \DataOut_RNO_0[14] .INIT=4'h2;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[29]  (
	.A(DacBdAReadback_i_m[4]),
	.B(N_1005),
	.C(N_128),
	.D(N_445),
	.Y(un1_serialnumber_2_iv_2_Z[29])
);
defparam \un1_serialnumber_2_iv_2[29] .INIT=16'hFFFE;
// @38:304
  CFG4 \un1_serialnumber_1_iv_3[4]  (
	.A(DacBdAReadback_i_m[4]),
	.B(N_128),
	.C(un24_readreq),
	.D(N_76),
	.Y(un1_serialnumber_1_iv_3_Z[4])
);
defparam \un1_serialnumber_1_iv_3[4] .INIT=16'hFFFE;
// @38:304
  CFG4 \un1_serialnumber_2_iv_3[7]  (
	.A(RamBusAddress_i[2]),
	.B(N_135),
	.C(N_472),
	.D(N_133),
	.Y(un1_serialnumber_2_iv_3_Z[7])
);
defparam \un1_serialnumber_2_iv_3[7] .INIT=16'hFDFC;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[7]  (
	.A(Uart0RxFifoData_i_m[7]),
	.B(un24_readreq),
	.C(Uart0ClkDivider[7]),
	.D(un26_readreq),
	.Y(un1_serialnumber_2_iv_2_Z[7])
);
defparam \un1_serialnumber_2_iv_2[7] .INIT=16'hEFEE;
// @38:304
  CFG4 \un1_serialnumber_2_iv_0_1[25]  (
	.A(DMMainPorts_1_RamBusDataOut[25]),
	.B(un26_readreq),
	.C(PPSCounter_i_m[25]),
	.D(N_472),
	.Y(un1_serialnumber_2_iv_0_1_Z[25])
);
defparam \un1_serialnumber_2_iv_0_1[25] .INIT=16'hFFF4;
// @38:304
  CFG4 \un1_serialnumber_1_iv_2[0]  (
	.A(Uart0ClkDivider_m[0]),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.C(un36_readreq),
	.D(un4_readreq),
	.Y(un1_serialnumber_1_iv_2_Z[0])
);
defparam \un1_serialnumber_1_iv_2[0] .INIT=16'hFFEA;
// @38:304
  CFG4 \un1_serialnumber_1_iv_1[0]  (
	.A(Uart0RxFifoData[0]),
	.B(un24_readreq_1),
	.C(Uart0RxFifoEmpty),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_1_iv_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1[0] .INIT=16'h88C0;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[6]  (
	.A(un26_readreq),
	.B(Uart0ClkDivider[6]),
	.C(RamBusDataOut_i_m[6]),
	.D(N_472),
	.Y(un1_serialnumber_2_iv_2_Z[6])
);
defparam \un1_serialnumber_2_iv_2[6] .INIT=16'hFFF2;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[6]  (
	.A(Uart0RxFifoData[6]),
	.B(RamBusAddress_i[2]),
	.C(N_76),
	.D(un24_readreq_1),
	.Y(un1_serialnumber_2_iv_1_Z[6])
);
defparam \un1_serialnumber_2_iv_1[6] .INIT=16'hF7F0;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0[15]  (
	.A(N_472),
	.B(Uart0RxFifoCount[7]),
	.C(un24_readreq),
	.D(N_133),
	.Y(un1_serialnumber_3_iv_0_Z[15])
);
defparam \un1_serialnumber_3_iv_0[15] .INIT=16'hFFBA;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0[19]  (
	.A(N_472),
	.B(Uart0RxFifoCount[1]),
	.C(un24_readreq),
	.D(N_133),
	.Y(un1_serialnumber_3_iv_0_Z[19])
);
defparam \un1_serialnumber_3_iv_0[19] .INIT=16'hFFBA;
// @38:304
  CFG4 \un1_serialnumber_2_iv_0[17]  (
	.A(un32_readreq),
	.B(un24_readreq),
	.C(Uart0RxFifoCount[9]),
	.D(PPSCounter[17]),
	.Y(un1_serialnumber_2_iv_0_Z[17])
);
defparam \un1_serialnumber_2_iv_0[17] .INIT=16'hEAC0;
// @38:304
  CFG4 \un1_serialnumber_2_iv_0[8]  (
	.A(un28_readreq_0_a3_0_a5_0_Z),
	.B(Uart0RxFifoCount[0]),
	.C(un24_readreq),
	.D(N_148),
	.Y(un1_serialnumber_2_iv_0_Z[8])
);
defparam \un1_serialnumber_2_iv_0[8] .INIT=16'hEAC0;
// @38:304
  CFG4 \un1_serialnumber_3_iv_0[27]  (
	.A(N_472),
	.B(Uart0RxFifoCount[9]),
	.C(un24_readreq),
	.D(N_133),
	.Y(un1_serialnumber_3_iv_0_Z[27])
);
defparam \un1_serialnumber_3_iv_0[27] .INIT=16'hFFBA;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[16]  (
	.A(N_472),
	.B(Oe0_c),
	.C(un36_readreq),
	.D(N_133),
	.Y(un1_serialnumber_2_iv_1_Z[16])
);
defparam \un1_serialnumber_2_iv_1[16] .INIT=16'hFFBA;
// @38:304
  CFG4 \un1_serialnumber_2_iv_0_0[16]  (
	.A(DMMainPorts_1_RamBusDataOut[16]),
	.B(Uart0RxFifoCount[8]),
	.C(un26_readreq),
	.D(un24_readreq),
	.Y(un1_serialnumber_2_iv_0_0_Z[16])
);
defparam \un1_serialnumber_2_iv_0_0[16] .INIT=16'h7350;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[2]  (
	.A(N_472),
	.B(un24_readreq),
	.C(Uart0TxFifoEmpty),
	.D(N_76),
	.Y(un1_serialnumber_2_iv_1_Z[2])
);
defparam \un1_serialnumber_2_iv_1[2] .INIT=16'hFFAE;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[1]  (
	.A(N_472),
	.B(un24_readreq),
	.C(Uart0RxFifoFull),
	.D(N_76),
	.Y(un1_serialnumber_2_iv_1_Z[1])
);
defparam \un1_serialnumber_2_iv_1[1] .INIT=16'hFFAE;
// @38:304
  CFG3 \un1_serialnumber_2_iv_0_0[1]  (
	.A(un26_readreq),
	.B(Uart0RxFifoData_i_m[1]),
	.C(Uart0ClkDivider[1]),
	.Y(un1_serialnumber_2_iv_0_0_Z[1])
);
defparam \un1_serialnumber_2_iv_0_0[1] .INIT=8'hCE;
// @38:304
  CFG4 \un1_serialnumber_2_iv_1[3]  (
	.A(N_472),
	.B(un24_readreq),
	.C(Uart0TxFifoFull),
	.D(N_76),
	.Y(un1_serialnumber_2_iv_1_Z[3])
);
defparam \un1_serialnumber_2_iv_1[3] .INIT=16'hFFAE;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[26]  (
	.A(HVDis2_i_Z),
	.B(PPSCounter[26]),
	.C(un36_readreq),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_2_Z[26])
);
defparam \un1_serialnumber_2_iv_2[26] .INIT=16'hECA0;
// @38:304
  CFG4 \un1_serialnumber_1_iv_2[5]  (
	.A(un36_readreq),
	.B(un32_readreq),
	.C(DMMainPorts_1_RamBusDataOut[5]),
	.D(PPSCounter[5]),
	.Y(un1_serialnumber_1_iv_2_Z[5])
);
defparam \un1_serialnumber_1_iv_2[5] .INIT=16'hECA0;
// @38:304
  CFG4 \un1_serialnumber_2_iv_2[23]  (
	.A(N_133),
	.B(un32_readreq),
	.C(PPSCounter[23]),
	.D(N_159),
	.Y(un1_serialnumber_2_iv_2_Z[23])
);
defparam \un1_serialnumber_2_iv_2[23] .INIT=16'hFFAE;
// @38:304
  CFG4 \un1_serialnumber_1_iv_0[24]  (
	.A(DMMainPorts_1_RamBusDataOut[24]),
	.B(Uart0RxFifoCount[6]),
	.C(un26_readreq),
	.D(un24_readreq),
	.Y(un1_serialnumber_1_iv_0_Z[24])
);
defparam \un1_serialnumber_1_iv_0[24] .INIT=16'hECA0;
// @38:304
  CFG4 \un1_serialnumber_1_iv_0[22]  (
	.A(DMMainPorts_1_RamBusDataOut[22]),
	.B(Uart0RxFifoCount[4]),
	.C(un26_readreq),
	.D(un24_readreq),
	.Y(un1_serialnumber_1_iv_0_Z[22])
);
defparam \un1_serialnumber_1_iv_0[22] .INIT=16'hECA0;
// @38:304
  CFG4 \un1_serialnumber_1_iv[30]  (
	.A(PPSCounter[30]),
	.B(RamBusDataOut_m[30]),
	.C(un4_readreq),
	.D(un32_readreq),
	.Y(un1_serialnumber_1_iv_Z[30])
);
defparam \un1_serialnumber_1_iv[30] .INIT=16'hFEFC;
// @38:304
  CFG4 \un1_serialnumber_1_iv_4[4]  (
	.A(Uart0RxFifoData_i_m[4]),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.C(un36_readreq),
	.D(un1_serialnumber_1_iv_0_Z[4]),
	.Y(un1_serialnumber_1_iv_4_Z[4])
);
defparam \un1_serialnumber_1_iv_4[4] .INIT=16'hFFBA;
// @38:304
  CFG3 \un1_serialnumber_2_iv_4[7]  (
	.A(DMMainPorts_1_RamBusDataOut[7]),
	.B(un36_readreq),
	.C(un1_serialnumber_2_iv_2_Z[7]),
	.Y(un1_serialnumber_2_iv_4_Z[7])
);
defparam \un1_serialnumber_2_iv_4[7] .INIT=8'hF4;
// @38:304
  CFG3 \un1_serialnumber_2_iv_2[1]  (
	.A(un36_readreq),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.C(un1_serialnumber_2_iv_0_0_Z[1]),
	.Y(un1_serialnumber_2_iv_2_Z[1])
);
defparam \un1_serialnumber_2_iv_2[1] .INIT=8'hF2;
// @38:304
  CFG3 \un1_serialnumber_2_iv[17]  (
	.A(un1_serialnumber_2_iv_0_Z[17]),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.C(N_477),
	.Y(un1_serialnumber_2_iv_Z[17])
);
defparam \un1_serialnumber_2_iv[17] .INIT=8'hEA;
// @38:304
  CFG4 \un1_serialnumber_2_iv[26]  (
	.A(un24_readreq),
	.B(un1_serialnumber_2_iv_2_Z[26]),
	.C(Uart0RxFifoCount[8]),
	.D(un1_serialnumber_2_iv_0_Z[26]),
	.Y(un1_serialnumber_2_iv_Z[26])
);
defparam \un1_serialnumber_2_iv[26] .INIT=16'hFFEC;
// @38:304
  CFG3 \un1_serialnumber_1_iv[22]  (
	.A(un1_serialnumber_1_iv_0_Z[22]),
	.B(PPSCounter[22]),
	.C(un32_readreq),
	.Y(un1_serialnumber_1_iv_Z[22])
);
defparam \un1_serialnumber_1_iv[22] .INIT=8'hEA;
// @38:304
  CFG4 \un1_serialnumber_2_iv[8]  (
	.A(PPSCounter_m[8]),
	.B(un1_serialnumber_2_iv_0_Z[8]),
	.C(DMMainPorts_1_RamBusDataOut[8]),
	.D(N_477),
	.Y(un1_serialnumber_2_iv_Z[8])
);
defparam \un1_serialnumber_2_iv[8] .INIT=16'hFEEE;
// @38:304
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_1_Z[0]),
	.B(PPSCounter[0]),
	.C(un1_serialnumber_1_iv_2_Z[0]),
	.D(un32_readreq),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFEFA;
// @38:304
  CFG4 \un1_serialnumber_1_iv[24]  (
	.A(PowernEnHV_i_Z),
	.B(un36_readreq),
	.C(PPSCounter_m[24]),
	.D(un1_serialnumber_1_iv_0_Z[24]),
	.Y(un1_serialnumber_1_iv_Z[24])
);
defparam \un1_serialnumber_1_iv[24] .INIT=16'hFFF8;
// @38:304
  CFG4 \DataOut_RNO[23]  (
	.A(un24_readreq),
	.B(un1_serialnumber_2_iv_2_Z[23]),
	.C(Uart0RxFifoCount[5]),
	.D(un1_serialnumber_2_iv_0_Z[23]),
	.Y(un1_serialnumber_2_iv_i[23])
);
defparam \DataOut_RNO[23] .INIT=16'h0031;
// @38:304
  CFG4 \DataOut_RNO[21]  (
	.A(un24_readreq),
	.B(un1_serialnumber_2_iv_2_Z[21]),
	.C(Uart0RxFifoCount[3]),
	.D(un1_serialnumber_2_iv_0_Z[21]),
	.Y(un1_serialnumber_2_iv_i[21])
);
defparam \DataOut_RNO[21] .INIT=16'h0031;
// @38:304
  CFG4 \DataOut_RNO[7]  (
	.A(un1_serialnumber_2_iv_3_Z[7]),
	.B(un1_serialnumber_2_iv_4_Z[7]),
	.C(PPSCounter[7]),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_i[7])
);
defparam \DataOut_RNO[7] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[6]  (
	.A(un1_serialnumber_2_iv_1_Z[6]),
	.B(PPSCounter[6]),
	.C(un1_serialnumber_2_iv_2_Z[6]),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_i[6])
);
defparam \DataOut_RNO[6] .INIT=16'h0405;
// @38:304
  CFG4 \DataOut_RNO[4]  (
	.A(un1_serialnumber_1_iv_4_Z[4]),
	.B(un1_serialnumber_1_iv_3_Z[4]),
	.C(PPSCounter[4]),
	.D(un32_readreq),
	.Y(un1_serialnumber_1_iv_i[4])
);
defparam \DataOut_RNO[4] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_2_iv_1_Z[3]),
	.B(un1_serialnumber_2_iv_2_Z[3]),
	.C(PPSCounter[3]),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_i[3])
);
defparam \DataOut_RNO[3] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_2_iv_1_Z[2]),
	.B(un1_serialnumber_2_iv_2_Z[2]),
	.C(PPSCounter[2]),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_i[2])
);
defparam \DataOut_RNO[2] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_2_iv_2_Z[1]),
	.B(un1_serialnumber_2_iv_1_Z[1]),
	.C(PPSCounter[1]),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_i[1])
);
defparam \DataOut_RNO[1] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[29]  (
	.A(un1_serialnumber_2_iv_2_Z[29]),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.C(PPSCounter_i_m[29]),
	.D(N_477),
	.Y(un1_serialnumber_2_iv_i[29])
);
defparam \DataOut_RNO[29] .INIT=16'h0405;
// @38:304
  CFG4 \DataOut_RNO[27]  (
	.A(PPSCounter_i_m[27]),
	.B(un1_serialnumber_3_iv_0_Z[27]),
	.C(DMMainPorts_1_RamBusDataOut[27]),
	.D(N_477),
	.Y(un1_serialnumber_3_iv_i[27])
);
defparam \DataOut_RNO[27] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[25]  (
	.A(un1_serialnumber_2_iv_0_1_Z[25]),
	.B(un1_serialnumber_2_iv_0_2_Z[25]),
	.C(nHVEn1_i_Z),
	.D(un36_readreq),
	.Y(un1_serialnumber_2_iv_i[25])
);
defparam \DataOut_RNO[25] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[19]  (
	.A(PPSCounter_i_m[19]),
	.B(un1_serialnumber_3_iv_0_Z[19]),
	.C(DMMainPorts_1_RamBusDataOut[19]),
	.D(N_477),
	.Y(un1_serialnumber_3_iv_i[19])
);
defparam \DataOut_RNO[19] .INIT=16'h1011;
// @38:304
  CFG3 \DataOut_RNO[18]  (
	.A(un1_serialnumber_3_iv_0_2_Z[18]),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.C(N_477),
	.Y(un1_serialnumber_3_iv_i[18])
);
defparam \DataOut_RNO[18] .INIT=8'h45;
// @38:304
  CFG4 \DataOut_RNO[16]  (
	.A(un1_serialnumber_2_iv_1_Z[16]),
	.B(un1_serialnumber_2_iv_0_0_Z[16]),
	.C(PPSCounter[16]),
	.D(un32_readreq),
	.Y(un1_serialnumber_2_iv_i[16])
);
defparam \DataOut_RNO[16] .INIT=16'h1011;
// @38:304
  CFG4 \DataOut_RNO[15]  (
	.A(RamBusDataOut_i_m[15]),
	.B(PPSCounter[15]),
	.C(un1_serialnumber_3_iv_0_Z[15]),
	.D(un32_readreq),
	.Y(un1_serialnumber_3_iv_i[15])
);
defparam \DataOut_RNO[15] .INIT=16'h0405;
// @38:304
  CFG4 \DataOut_RNO[14]  (
	.A(PPSCounter_i_m[14]),
	.B(un1_serialnumber_3_iv_3_Z[14]),
	.C(DMMainPorts_1_RamBusDataOut[14]),
	.D(N_477),
	.Y(un1_serialnumber_3_iv_i[14])
);
defparam \DataOut_RNO[14] .INIT=16'h1011;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_10 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL1,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL1 ;
output UartClk0 ;
wire FCCC_C0_0_GL1 ;
wire UartClk0 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [5:0] ClkDiv_cry_Y;
wire [6:6] ClkDiv_s_FCO;
wire [6:6] ClkDiv_s_Y;
wire clko_i_2 ;
wire VCC ;
wire GND ;
wire N_789_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S ;
wire clkdiv16_cry_0_Y ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S ;
wire clkdiv16_cry_1_Y ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S ;
wire clkdiv16_cry_2_Y ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S ;
wire clkdiv16_cry_3_Y ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S ;
wire clkdiv16_cry_4_Y ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S ;
wire clkdiv16_cry_5_Y ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S ;
wire clkdiv16_cry_6_Y ;
wire ClkDiv ;
wire clkdiv16_cry_7_S ;
wire clkdiv16_cry_7_Y ;
wire ClkDiv_s_28_FCO ;
wire ClkDiv_s_28_S ;
wire ClkDiv_s_28_Y ;
  CLKINT clko_i_inferred_clock_RNIU2I7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
// @36:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_789_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S),
	.Y(clkdiv16_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S),
	.Y(clkdiv16_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S),
	.Y(clkdiv16_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S),
	.Y(clkdiv16_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S),
	.Y(clkdiv16_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S),
	.Y(clkdiv16_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S),
	.Y(clkdiv16_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv),
	.S(clkdiv16_cry_7_S),
	.Y(clkdiv16_cry_7_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @36:57
  ARI1 ClkDiv_s_28 (
	.FCO(ClkDiv_s_28_FCO),
	.S(ClkDiv_s_28_S),
	.Y(ClkDiv_s_28_Y),
	.B(ClkDiv),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_28.INIT=20'h4AA00;
// @36:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv),
	.C(ClkDiv_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_28_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @36:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv),
	.C(ClkDiv_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @36:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv),
	.C(ClkDiv_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @36:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv),
	.C(ClkDiv_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @36:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv),
	.C(ClkDiv_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @36:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y[6]),
	.B(ClkDiv),
	.C(ClkDiv_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @36:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv),
	.C(ClkDiv_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @36:57
  CFG2 clko_i_RNO (
	.A(ClkDiv),
	.B(clko_i_2),
	.Y(N_789_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@43:1070
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_2,
  ClkDiv,
  UartClk0,
  CO0_2,
  UartTxClk0
)
;
input [2:1] SUM_2 ;
output [2:1] ClkDiv ;
input UartClk0 ;
output CO0_2 ;
output UartTxClk0 ;
wire UartClk0 ;
wire CO0_2 ;
wire UartTxClk0 ;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_788_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI4L74 (
	.Y(UartTxClk0),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @37:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(N_788_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(SUM_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(SUM_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  CFG4 div_i_RNO (
	.A(CO0_2),
	.B(div_i_Z),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_788_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@43:1083
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports_3 (
  Rx0_c,
  FCCC_C0_0_GL1,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL1 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @30:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_3 */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Uart0FifoReset,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart0FifoReset ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_arst_i ;
output RxComplete ;
wire Uart0FifoReset ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire [3:0] bitpos_Z;
wire [2:2] SUM;
wire [3:1] bitpos_10;
wire [0:0] bitpos_10_Z;
wire [3:3] samplecnt_3;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire RReg_9 ;
wire CO0_i ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_0_sqmuxa_0_Z ;
wire CO2 ;
wire bitpos_4_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire CO0 ;
wire RReg_0_sqmuxa_Z ;
wire CO1 ;
// @33:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:67
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @33:98
  CFG2 RReg_0_sqmuxa_0 (
	.A(samplecnt_Z[0]),
	.B(Uart0FifoReset),
	.Y(RReg_0_sqmuxa_0_Z)
);
defparam RReg_0_sqmuxa_0.INIT=4'h2;
// @33:98
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @33:67
  CFG4 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=16'h8000;
// @33:90
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @33:83
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @33:82
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @33:68
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @33:98
  CFG4 RReg_0_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(RReg_0_sqmuxa_0_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h4000;
// @33:66
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @33:66
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @33:67
  CFG2 \RxProc.un21_enable  (
	.A(bitpos_1_sqmuxa),
	.B(RxAv_5),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @33:84
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart0FifoReset),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @33:67
  CFG3 \RxProc.samplecnt_3[3]  (
	.A(bitpos_1_sqmuxa),
	.B(samplecnt_Z[3]),
	.C(Rxd_i),
	.Y(samplecnt_3[3])
);
defparam \RxProc.samplecnt_3[3] .INIT=8'hC4;
// @33:67
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @33:105
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @33:105
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @33:98
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h3100;
// @33:112
  CFG4 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.C(bitpos_1_sqmuxa),
	.D(Rxd_i),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=16'h6606;
// @33:112
  CFG4 \samplecnt_RNIFO641[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.C(bitpos_1_sqmuxa),
	.D(Rxd_i),
	.Y(CO1)
);
defparam \samplecnt_RNIFO641[1] .INIT=16'h8808;
// @33:61
  CFG3 \samplecnt_RNO[0]  (
	.A(bitpos_1_sqmuxa),
	.B(samplecnt_Z[0]),
	.C(Rxd_i),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=8'h3B;
// @33:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @33:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @33:66
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @33:105
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @33:112
  CFG4 \samplecnt_RNO[2]  (
	.A(bitpos_1_sqmuxa),
	.B(CO1),
	.C(samplecnt_Z[2]),
	.D(Rxd_i),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h3C9C;
// @33:66
  CFG4 \bitpos_10[0]  (
	.A(un21_enable),
	.B(N_60),
	.C(Rxd_i),
	.D(bitpos_1_sqmuxa),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'h0F44;
// @33:61
  CFG4 RxAv_RNO (
	.A(Rxd_i),
	.B(un11_enable),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h002F;
// @33:66
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @33:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @33:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @33:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @33:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @33:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
// @33:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @33:112
  CFG3 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_3[3]),
	.C(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=8'h6C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_arst_i,
  Uart0FifoReset,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_arst_i ;
input Uart0FifoReset ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_arst_i ;
wire Uart0FifoReset ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @39:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @39:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Uart0FifoReset(Uart0FifoReset),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_0 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_arst_i,
  FCCC_C0_0_GL1,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_9_0_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_13_0_i ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_31_FCO ;
wire raddr_r_s_31_S ;
wire raddr_r_s_31_Y ;
wire waddr_r_s_32_FCO ;
wire waddr_r_s_32_S ;
wire waddr_r_s_32_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_15_0 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIS58B (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIS58B.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_14_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_5_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_6_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_7_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_8_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_9_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_10_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_11_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_12_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_13_0_i),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @34:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @34:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @34:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @34:68
  ARI1 raddr_r_s_31 (
	.FCO(raddr_r_s_31_FCO),
	.S(raddr_r_s_31_S),
	.Y(raddr_r_s_31_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_31.INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_31_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @34:68
  ARI1 waddr_r_s_32 (
	.FCO(waddr_r_s_32_FCO),
	.S(waddr_r_s_32_S),
	.Y(waddr_r_s_32_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_32.INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_32_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @34:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV8N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNIV8N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU7N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNIU7N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT6N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIT6N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS5N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIS5N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR4N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNIR4N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQ3N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNIQ3N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
// @18:189
  CFG3 full_r_RNI4TBO (
	.A(we_i),
	.B(Uart0RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI4TBO.INIT=8'hD2;
// @34:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:189
  CFG2 full_r_RNIU9GB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIU9GB.INIT=4'h4;
// @18:189
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:189
  CFG4 \counter_r_RNIKQV3[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIKQV3[1] .INIT=16'h0001;
// @18:189
  CFG4 \counter_r_RNIQ004[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIQ004[3] .INIT=16'h0001;
// @18:189
  CFG2 \counter_r_RNIF4GC[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_15_0)
);
defparam \counter_r_RNIF4GC[0] .INIT=4'h8;
// @34:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_11_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_12_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @34:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_13_0_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:189
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:189
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:189
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @18:189
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @18:189
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_15_0),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:189
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(N_15_0),
	.C(i13_mux),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hD850;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart0FifoReset_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @40:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset,
  Uart0FifoReset_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset ;
input Uart0FifoReset_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset ;
wire Uart0FifoReset_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @41:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.Uart0FifoReset(Uart0FifoReset),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @41:147
  IBufP2Ports_0 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @35:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @35:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @35:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @35:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @35:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @35:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @35:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @35:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @35:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @35:97
  CFG4 txd16_RNIFJG21 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIFJG21.INIT=16'h8808;
// @35:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @35:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @35:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @35:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @35:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_0_1 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoEmpty,
  Uart0FifoReset_arst_i,
  FCCC_C0_0_GL1,
  Uart0TxFifoFull
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart0TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart0TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_29_FCO ;
wire raddr_r_s_29_S ;
wire raddr_r_s_29_Y ;
wire waddr_r_s_30_FCO ;
wire waddr_r_s_30_S ;
wire waddr_r_s_30_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_30 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:89
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @34:89
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @34:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @34:89
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @34:68
  ARI1 raddr_r_s_29 (
	.FCO(raddr_r_s_29_FCO),
	.S(raddr_r_s_29_S),
	.Y(raddr_r_s_29_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_29.INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_29_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @34:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @34:68
  ARI1 waddr_r_s_30 (
	.FCO(waddr_r_s_30_FCO),
	.S(waddr_r_s_30_S),
	.Y(waddr_r_s_30_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_30.INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_30_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @34:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @34:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9M2L[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9M2L[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8L2L[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8L2L[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7K2L[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7K2L[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6J2L[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6J2L[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5I2L[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5I2L[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4H2L[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4H2L[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
// @34:68
  CFG3 full_r_RNIBJ7R (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(empty_r_RNIH6L4_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNIBJ7R.INIT=8'h2D;
// @34:89
  CFG2 empty_r_RNIH6L4_0 (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIH6L4_0.INIT=4'h4;
// @34:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @34:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @34:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @34:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @34:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @34:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @34:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @34:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @34:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(empty_r_RNIH6L4_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @34:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @34:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_30)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @34:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIH6L4_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @34:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_30),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL1,
  Uart0FifoReset_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_arst_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @40:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @40:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0TxFifoFull(Uart0TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_3 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Tx0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  Uart0FifoReset_arst_i,
  Uart0FifoReset_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Tx0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_arst_i ;
input Uart0FifoReset_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Tx0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_arst_i ;
wire Uart0FifoReset_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_23_i ;
wire N_21_i ;
wire N_8 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @42:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_21_i),
	.EN(N_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(N_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart0FifoReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(N_8)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @42:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @42:247
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @42:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_21_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @42:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_23_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @42:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @42:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @42:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.Tx0_c(Tx0_c)
);
// @42:182
  IBufP2Ports_0_1 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  FCCC_C0_0_GL1,
  clko_i_i,
  UartClk1
)
;
input FCCC_C0_0_GL1 ;
output clko_i_i ;
output UartClk1 ;
wire FCCC_C0_0_GL1 ;
wire clko_i_i ;
wire UartClk1 ;
wire clko_i_Z ;
wire clko_i_i_i ;
wire VCC ;
wire GND ;
  CLKINT clko_i_inferred_clock_RNIV338 (
	.Y(UartClk1),
	.A(clko_i_Z)
);
  CFG1 clko_i_RNO (
	.A(clko_i_Z),
	.Y(clko_i_i_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @36:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(clko_i_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
//@43:1165
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign clko_i_i = clko_i_Z;
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_1,
  ClkDiv,
  UartClk1,
  CO0_1,
  UartTxClk1
)
;
input [2:1] SUM_1 ;
output [2:1] ClkDiv ;
input UartClk1 ;
output CO0_1 ;
output UartTxClk1 ;
wire UartClk1 ;
wire CO0_1 ;
wire UartTxClk1 ;
wire div_i_0 ;
wire CO0_1_i ;
wire VCC ;
wire N_787_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI5NP5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_1),
	.Y(CO0_1_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @37:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(N_787_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(SUM_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv[0]  (
	.Q(CO0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(CO0_1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  CFG4 div_i_RNO (
	.A(CO0_1),
	.B(div_i_0),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_787_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@43:1179
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module fifo_8_10 (
  re_i,
  r_ack_i,
  FifoEmpty,
  do_read,
  FCCC_C0_0_GL1
)
;
input re_i ;
output r_ack_i ;
output FifoEmpty ;
input do_read ;
input FCCC_C0_0_GL1 ;
wire re_i ;
wire r_ack_i ;
wire FifoEmpty ;
wire do_read ;
wire FCCC_C0_0_GL1 ;
wire [10:0] counter_r_Z;
wire [10:10] counter_r_s_Z;
wire [9:1] counter_r_s;
wire [9:0] counter_r_cry_Y_1;
wire [9:0] counter_r_cry_Z;
wire [0:0] counter_r_cry_S_1;
wire [10:10] counter_r_s_FCO_1;
wire [10:10] counter_r_s_Y_1;
wire VCC ;
wire GND ;
wire un7_counter_r ;
wire m19_5 ;
wire m19_4 ;
wire N_22_mux ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_29_0 ;
wire N_28_0 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
// @34:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s_Z[10]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_cry_Y_1[0]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE empty_r (
	.Q(FifoEmpty),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  ARI1 \counter_r_cry[0]  (
	.FCO(counter_r_cry_Z[0]),
	.S(counter_r_cry_S_1[0]),
	.Y(counter_r_cry_Y_1[0]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(GND)
);
defparam \counter_r_cry[0] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[1]  (
	.FCO(counter_r_cry_Z[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_cry_Y_1[1]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry_Z[0])
);
defparam \counter_r_cry[1] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[2]  (
	.FCO(counter_r_cry_Z[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_cry_Y_1[2]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry_Z[1])
);
defparam \counter_r_cry[2] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[3]  (
	.FCO(counter_r_cry_Z[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_cry_Y_1[3]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry_Z[2])
);
defparam \counter_r_cry[3] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[4]  (
	.FCO(counter_r_cry_Z[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_cry_Y_1[4]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry_Z[3])
);
defparam \counter_r_cry[4] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[5]  (
	.FCO(counter_r_cry_Z[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_cry_Y_1[5]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry_Z[4])
);
defparam \counter_r_cry[5] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[6]  (
	.FCO(counter_r_cry_Z[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_cry_Y_1[6]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry_Z[5])
);
defparam \counter_r_cry[6] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[7]  (
	.FCO(counter_r_cry_Z[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_cry_Y_1[7]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry_Z[6])
);
defparam \counter_r_cry[7] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[8]  (
	.FCO(counter_r_cry_Z[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_cry_Y_1[8]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry_Z[7])
);
defparam \counter_r_cry[8] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_s[10]  (
	.FCO(counter_r_s_FCO_1[10]),
	.S(counter_r_s_Z[10]),
	.Y(counter_r_s_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry_Z[9])
);
defparam \counter_r_s[10] .INIT=20'h46600;
// @34:68
  ARI1 \counter_r_cry[9]  (
	.FCO(counter_r_cry_Z[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_cry_Y_1[9]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry_Z[8])
);
defparam \counter_r_cry[9] .INIT=20'h5BB44;
// @18:189
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m19_5)
);
defparam empty_r_RNO_0.INIT=16'h0001;
// @18:189
  CFG4 empty_r_RNO_1 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m19_4)
);
defparam empty_r_RNO_1.INIT=16'h0001;
// @18:189
  CFG4 empty_r_RNO_2 (
	.A(counter_r_Z[0]),
	.B(do_read),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(N_22_mux)
);
defparam empty_r_RNO_2.INIT=16'hFFF2;
// @18:189
  CFG3 empty_r_RNO (
	.A(m19_5),
	.B(m19_4),
	.C(N_22_mux),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=8'h08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10 */

module gated_fifo_8_10 (
  CurrentState,
  m6_1_1,
  FifoReadAck,
  ReadStrobe,
  FCCC_C0_0_GL1
)
;
input [1:0] CurrentState ;
output m6_1_1 ;
output FifoReadAck ;
input ReadStrobe ;
input FCCC_C0_0_GL1 ;
wire m6_1_1 ;
wire FifoReadAck ;
wire ReadStrobe ;
wire FCCC_C0_0_GL1 ;
wire re_i_Z ;
wire VCC ;
wire Last_rone_i_0_sqmuxa_Z ;
wire GND ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire FifoEmpty ;
wire do_read ;
wire r_ack_i ;
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG4 r_ack_RNIJ4MG (
	.A(CurrentState[1]),
	.B(FifoReadAck),
	.C(FifoEmpty),
	.D(CurrentState[0]),
	.Y(m6_1_1)
);
defparam r_ack_RNIJ4MG.INIT=16'h44FA;
// @18:189
  CFG2 re_i_RNIJGJA (
	.A(FifoEmpty),
	.B(re_i_Z),
	.Y(do_read)
);
defparam re_i_RNIJGJA.INIT=4'h4;
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @40:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @40:63
  fifo_8_10 fifo_i (
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.FifoEmpty(FifoEmpty),
	.do_read(do_read),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10 */

module IBufP2Ports_7_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7_3 */

module UartTx_1 (
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Tx1_c
)
;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire TxD_3 ;
wire GND ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_18 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_19 ;
wire CO1 ;
// @35:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(TxD_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @35:79
  CFG2 TxD_3_0_a2 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.Y(TxD_3)
);
defparam TxD_3_0_a2.INIT=4'h4;
// @35:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @35:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0004;
// @35:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_18)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @35:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @35:79
  CFG2 Busy_i_1 (
	.A(TxD_3),
	.B(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hD;
// @35:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @35:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd16_Z),
	.D(BitCnt_Z[3]),
	.Y(N_19)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h6C66;
// @35:97
  CFG4 \BitCnt_RNIJ3H8[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd16_Z),
	.D(BitCnt_Z[3]),
	.Y(CO1)
);
defparam \BitCnt_RNIJ3H8[1] .INIT=16'h8088;
// @35:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_18),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @35:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_19),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @35:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @35:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_0_2 (
  CurrentState,
  O_RNI8A2T_1z,
  m6_1_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
input [1:0] CurrentState ;
output O_RNI8A2T_1z ;
input m6_1_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire O_RNI8A2T_1z ;
wire m6_1_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG4 O_RNI8A2T (
	.A(CurrentState[0]),
	.B(m6_1_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(O_RNI8A2T_1z)
);
defparam O_RNI8A2T.INIT=16'h5303;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartTxFifoExtClk_10_2 (
  Tx1_c,
  UartTxClk1,
  FCCC_C0_0_GL1
)
;
output Tx1_c ;
input UartTxClk1 ;
input FCCC_C0_0_GL1 ;
wire Tx1_c ;
wire UartTxClk1 ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire ReadStrobe_Z ;
wire VCC ;
wire N_12 ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire O_RNI8A2T ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire FifoReadAck ;
wire m6_1_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @42:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i),
	.EN(O_RNI8A2T),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(O_RNI8A2T),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG2 StartTx_RNO (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam StartTx_RNO.INIT=4'h4;
// @42:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @18:189
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_12)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @42:205
  CFG3 StartTx_RNO_0 (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO_0.INIT=8'hCB;
// @42:138
  gated_fifo_8_10 UartTxFifo (
	.CurrentState(CurrentState_Z[1:0]),
	.m6_1_1(m6_1_1),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @42:162
  IBufP2Ports_7_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @42:170
  UartTx_1 UartTxUart (
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Tx1_c(Tx1_c)
);
// @42:182
  IBufP2Ports_0_2 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.O_RNI8A2T_1z(O_RNI8A2T),
	.m6_1_1(m6_1_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  clko_i_i,
  UartClk2
)
;
input clko_i_i ;
output UartClk2 ;
wire clko_i_i ;
wire UartClk2 ;
wire clko_i_0 ;
wire GND ;
wire VCC ;
  CLKINT clko_i_inferred_clock_RNI05K8 (
	.Y(UartClk2),
	.A(clko_i_0)
);
//@43:1255
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign clko_i_0 = clko_i_i;
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_0,
  ClkDiv,
  UartClk2,
  CO0_0,
  UartTxClk2
)
;
input [2:1] SUM_0 ;
output [2:1] ClkDiv ;
input UartClk2 ;
output CO0_0 ;
output UartTxClk2 ;
wire UartClk2 ;
wire CO0_0 ;
wire UartTxClk2 ;
wire div_i_1 ;
wire CO0_0_i ;
wire VCC ;
wire N_786_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI6PB7 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @37:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(N_786_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(SUM_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  CFG4 div_i_RNO (
	.A(CO0_0),
	.B(div_i_1),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_786_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@43:1269
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module fifo_8_10_1 (
  re_i,
  r_ack_i,
  FifoEmpty,
  do_read,
  FCCC_C0_0_GL1
)
;
input re_i ;
output r_ack_i ;
output FifoEmpty ;
input do_read ;
input FCCC_C0_0_GL1 ;
wire re_i ;
wire r_ack_i ;
wire FifoEmpty ;
wire do_read ;
wire FCCC_C0_0_GL1 ;
wire [10:0] counter_r_Z;
wire [10:10] counter_r_s_Z;
wire [9:1] counter_r_s;
wire [9:0] counter_r_cry_Y_0;
wire [9:0] counter_r_cry_Z;
wire [0:0] counter_r_cry_S_0;
wire [10:10] counter_r_s_FCO_0;
wire [10:10] counter_r_s_Y_0;
wire VCC ;
wire GND ;
wire un7_counter_r ;
wire m19_5 ;
wire m19_4 ;
wire empty_r_RNO_2_0 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_29_0 ;
wire N_28_0 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
// @34:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s_Z[10]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_cry_Y_0[0]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE empty_r (
	.Q(FifoEmpty),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  ARI1 \counter_r_cry[0]  (
	.FCO(counter_r_cry_Z[0]),
	.S(counter_r_cry_S_0[0]),
	.Y(counter_r_cry_Y_0[0]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(GND)
);
defparam \counter_r_cry[0] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[1]  (
	.FCO(counter_r_cry_Z[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_cry_Y_0[1]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry_Z[0])
);
defparam \counter_r_cry[1] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[2]  (
	.FCO(counter_r_cry_Z[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_cry_Y_0[2]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry_Z[1])
);
defparam \counter_r_cry[2] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[3]  (
	.FCO(counter_r_cry_Z[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_cry_Y_0[3]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry_Z[2])
);
defparam \counter_r_cry[3] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[4]  (
	.FCO(counter_r_cry_Z[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_cry_Y_0[4]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry_Z[3])
);
defparam \counter_r_cry[4] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[5]  (
	.FCO(counter_r_cry_Z[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_cry_Y_0[5]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry_Z[4])
);
defparam \counter_r_cry[5] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[6]  (
	.FCO(counter_r_cry_Z[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_cry_Y_0[6]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry_Z[5])
);
defparam \counter_r_cry[6] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[7]  (
	.FCO(counter_r_cry_Z[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_cry_Y_0[7]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry_Z[6])
);
defparam \counter_r_cry[7] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[8]  (
	.FCO(counter_r_cry_Z[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_cry_Y_0[8]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry_Z[7])
);
defparam \counter_r_cry[8] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_s[10]  (
	.FCO(counter_r_s_FCO_0[10]),
	.S(counter_r_s_Z[10]),
	.Y(counter_r_s_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(do_read),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry_Z[9])
);
defparam \counter_r_s[10] .INIT=20'h46600;
// @34:68
  ARI1 \counter_r_cry[9]  (
	.FCO(counter_r_cry_Z[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_cry_Y_0[9]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry_Z[8])
);
defparam \counter_r_cry[9] .INIT=20'h5BB44;
// @18:189
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m19_5)
);
defparam empty_r_RNO_0.INIT=16'h0001;
// @18:189
  CFG4 empty_r_RNO_1 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m19_4)
);
defparam empty_r_RNO_1.INIT=16'h0001;
// @18:189
  CFG4 empty_r_RNO_2 (
	.A(counter_r_Z[0]),
	.B(do_read),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(empty_r_RNO_2_0)
);
defparam empty_r_RNO_2.INIT=16'hFFF2;
// @18:189
  CFG3 empty_r_RNO (
	.A(m19_5),
	.B(m19_4),
	.C(empty_r_RNO_2_0),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=8'h08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1 */

module gated_fifo_8_10_1 (
  CurrentState,
  m6_1_1,
  FifoReadAck,
  ReadStrobe,
  FCCC_C0_0_GL1
)
;
input [1:0] CurrentState ;
output m6_1_1 ;
output FifoReadAck ;
input ReadStrobe ;
input FCCC_C0_0_GL1 ;
wire m6_1_1 ;
wire FifoReadAck ;
wire ReadStrobe ;
wire FCCC_C0_0_GL1 ;
wire re_i_Z ;
wire VCC ;
wire Last_rone_i_0_sqmuxa_Z ;
wire GND ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire FifoEmpty ;
wire do_read ;
wire r_ack_i ;
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG4 r_ack_RNINFLM (
	.A(CurrentState[1]),
	.B(FifoReadAck),
	.C(FifoEmpty),
	.D(CurrentState[0]),
	.Y(m6_1_1)
);
defparam r_ack_RNINFLM.INIT=16'h44FA;
// @18:189
  CFG2 re_i_RNILQHG (
	.A(FifoEmpty),
	.B(re_i_Z),
	.Y(do_read)
);
defparam re_i_RNILQHG.INIT=4'h4;
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @40:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @40:63
  fifo_8_10_1 fifo_i (
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.FifoEmpty(FifoEmpty),
	.do_read(do_read),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1 */

module IBufP2Ports_7_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7_7 */

module UartTx_2 (
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Tx2_c
)
;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire TxD_3 ;
wire GND ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_18 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_19 ;
wire CO1 ;
// @35:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(TxD_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @35:79
  CFG2 TxD_3_0_a2 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.Y(TxD_3)
);
defparam TxD_3_0_a2.INIT=4'h4;
// @35:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @35:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0004;
// @35:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_18)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @35:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @35:79
  CFG2 Busy_i_1 (
	.A(TxD_3),
	.B(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hD;
// @35:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @35:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd16_Z),
	.D(BitCnt_Z[3]),
	.Y(N_19)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h6C66;
// @35:97
  CFG4 \BitCnt_RNINJHU[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd16_Z),
	.D(BitCnt_Z[3]),
	.Y(CO1)
);
defparam \BitCnt_RNINJHU[1] .INIT=16'h8088;
// @35:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_18),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @35:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_19),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @35:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @35:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_0_3 (
  CurrentState,
  O_RNIFA531_1z,
  m6_1_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
input [1:0] CurrentState ;
output O_RNIFA531_1z ;
input m6_1_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire O_RNIFA531_1z ;
wire m6_1_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG4 O_RNIFA531 (
	.A(CurrentState[0]),
	.B(m6_1_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(O_RNIFA531_1z)
);
defparam O_RNIFA531.INIT=16'h5303;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_3 */

module UartTxFifoExtClk_10_1 (
  Tx2_c,
  UartTxClk2,
  FCCC_C0_0_GL1
)
;
output Tx2_c ;
input UartTxClk2 ;
input FCCC_C0_0_GL1 ;
wire Tx2_c ;
wire UartTxClk2 ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire ReadStrobe_Z ;
wire VCC ;
wire ReadStrobe_RNO_0 ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire O_RNIFA531 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire FifoReadAck ;
wire m6_1_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @42:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(ReadStrobe_RNO_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i),
	.EN(O_RNIFA531),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(O_RNIFA531),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG2 StartTx_RNO (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam StartTx_RNO.INIT=4'h4;
// @42:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @18:189
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(ReadStrobe_RNO_0)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @42:205
  CFG3 StartTx_RNO_0 (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO_0.INIT=8'hCB;
// @42:138
  gated_fifo_8_10_1 UartTxFifo (
	.CurrentState(CurrentState_Z[1:0]),
	.m6_1_1(m6_1_1),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @42:162
  IBufP2Ports_7_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @42:170
  UartTx_2 UartTxUart (
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Tx2_c(Tx2_c)
);
// @42:182
  IBufP2Ports_0_3 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.O_RNIFA531_1z(O_RNIFA531),
	.m6_1_1(m6_1_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  clko_i_i,
  UartClk3
)
;
input clko_i_i ;
output UartClk3 ;
wire clko_i_i ;
wire UartClk3 ;
wire clko_i_1 ;
wire GND ;
wire VCC ;
  CLKINT clko_i_inferred_clock_RNI1659 (
	.Y(UartClk3),
	.A(clko_i_1)
);
//@43:1353
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign clko_i_1 = clko_i_i;
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_0,
  ClkDiv_2,
  SUM_1,
  ClkDiv_1,
  SUM_2,
  ClkDiv_0,
  CO0_0,
  CO0_1,
  CO0_2,
  UartClk3,
  UartTxClk3
)
;
output [2:1] SUM_0 ;
input [2:1] ClkDiv_2 ;
output [2:1] SUM_1 ;
input [2:1] ClkDiv_1 ;
output [2:1] SUM_2 ;
input [2:1] ClkDiv_0 ;
input CO0_0 ;
input CO0_1 ;
input CO0_2 ;
input UartClk3 ;
output UartTxClk3 ;
wire CO0_0 ;
wire CO0_1 ;
wire CO0_2 ;
wire UartClk3 ;
wire UartTxClk3 ;
wire [2:1] ClkDiv_Z;
wire [2:2] SUM_3;
wire [1:1] SUM;
wire div_i_2 ;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_785_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI7RT8 (
	.Y(UartTxClk3),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @37:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(N_785_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(SUM_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(SUM[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:55
  CFG4 div_i_RNO (
	.A(CO0),
	.B(div_i_2),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(N_785_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
// @37:67
  CFG2 \un2_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_0[1]),
	.Y(SUM_2[1])
);
defparam \un2_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @37:67
  CFG2 \un2_clkdiv_1.SUM_1[1]  (
	.A(CO0_1),
	.B(ClkDiv_1[1]),
	.Y(SUM_1[1])
);
defparam \un2_clkdiv_1.SUM_1[1] .INIT=4'h6;
// @37:67
  CFG2 \un2_clkdiv_1.SUM_0[1]  (
	.A(CO0_0),
	.B(ClkDiv_2[1]),
	.Y(SUM_0[1])
);
defparam \un2_clkdiv_1.SUM_0[1] .INIT=4'h6;
// @37:67
  CFG2 \un2_clkdiv_1.SUM[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(SUM[1])
);
defparam \un2_clkdiv_1.SUM[1] .INIT=4'h6;
// @37:67
  CFG3 \un2_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_2),
	.Y(SUM_2[2])
);
defparam \un2_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @37:67
  CFG3 \un2_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_1),
	.Y(SUM_1[2])
);
defparam \un2_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @37:67
  CFG3 \un2_clkdiv_1.SUM_0[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_0),
	.Y(SUM_0[2])
);
defparam \un2_clkdiv_1.SUM_0[2] .INIT=8'h6A;
// @37:67
  CFG3 \un2_clkdiv_1.SUM[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0),
	.Y(SUM_3[2])
);
defparam \un2_clkdiv_1.SUM[2] .INIT=8'h6A;
//@43:1366
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module fifo_8_10_2 (
  re_i,
  r_ack_i,
  FifoEmpty,
  do_read,
  FCCC_C0_0_GL1
)
;
input re_i ;
output r_ack_i ;
output FifoEmpty ;
input do_read ;
input FCCC_C0_0_GL1 ;
wire re_i ;
wire r_ack_i ;
wire FifoEmpty ;
wire do_read ;
wire FCCC_C0_0_GL1 ;
wire [10:0] counter_r_Z;
wire [10:10] counter_r_s_Z;
wire [9:1] counter_r_s;
wire [9:0] counter_r_cry_Y;
wire [9:0] counter_r_cry_Z;
wire [0:0] counter_r_cry_S;
wire [10:10] counter_r_s_FCO;
wire [10:10] counter_r_s_Y;
wire VCC ;
wire GND ;
wire un7_counter_r ;
wire m19_5 ;
wire m19_4 ;
wire empty_r_RNO_2_Z ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_29_0 ;
wire N_28_0 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
// @34:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s_Z[10]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_cry_Y[0]),
	.EN(do_read),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  SLE empty_r (
	.Q(FifoEmpty),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  ARI1 \counter_r_cry[0]  (
	.FCO(counter_r_cry_Z[0]),
	.S(counter_r_cry_S[0]),
	.Y(counter_r_cry_Y[0]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(GND)
);
defparam \counter_r_cry[0] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[1]  (
	.FCO(counter_r_cry_Z[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_cry_Y[1]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry_Z[0])
);
defparam \counter_r_cry[1] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[2]  (
	.FCO(counter_r_cry_Z[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_cry_Y[2]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry_Z[1])
);
defparam \counter_r_cry[2] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[3]  (
	.FCO(counter_r_cry_Z[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_cry_Y[3]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry_Z[2])
);
defparam \counter_r_cry[3] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[4]  (
	.FCO(counter_r_cry_Z[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_cry_Y[4]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry_Z[3])
);
defparam \counter_r_cry[4] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[5]  (
	.FCO(counter_r_cry_Z[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_cry_Y[5]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry_Z[4])
);
defparam \counter_r_cry[5] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[6]  (
	.FCO(counter_r_cry_Z[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_cry_Y[6]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry_Z[5])
);
defparam \counter_r_cry[6] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[7]  (
	.FCO(counter_r_cry_Z[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_cry_Y[7]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry_Z[6])
);
defparam \counter_r_cry[7] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_cry[8]  (
	.FCO(counter_r_cry_Z[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_cry_Y[8]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry_Z[7])
);
defparam \counter_r_cry[8] .INIT=20'h5BB44;
// @34:68
  ARI1 \counter_r_s[10]  (
	.FCO(counter_r_s_FCO[10]),
	.S(counter_r_s_Z[10]),
	.Y(counter_r_s_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry_Z[9])
);
defparam \counter_r_s[10] .INIT=20'h46600;
// @34:68
  ARI1 \counter_r_cry[9]  (
	.FCO(counter_r_cry_Z[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_cry_Y[9]),
	.B(FifoEmpty),
	.C(re_i),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry_Z[8])
);
defparam \counter_r_cry[9] .INIT=20'h5BB44;
// @18:189
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m19_5)
);
defparam empty_r_RNO_0.INIT=16'h0001;
// @18:189
  CFG4 empty_r_RNO_1 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m19_4)
);
defparam empty_r_RNO_1.INIT=16'h0001;
// @18:189
  CFG4 empty_r_RNO_2 (
	.A(counter_r_Z[0]),
	.B(do_read),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(empty_r_RNO_2_Z)
);
defparam empty_r_RNO_2.INIT=16'hFFF2;
// @18:189
  CFG3 empty_r_RNO (
	.A(m19_5),
	.B(m19_4),
	.C(empty_r_RNO_2_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=8'h08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_2 */

module gated_fifo_8_10_2 (
  CurrentState,
  m6_1_1,
  FifoReadAck,
  ReadStrobe,
  FCCC_C0_0_GL1
)
;
input [1:0] CurrentState ;
output m6_1_1 ;
output FifoReadAck ;
input ReadStrobe ;
input FCCC_C0_0_GL1 ;
wire m6_1_1 ;
wire FifoReadAck ;
wire ReadStrobe ;
wire FCCC_C0_0_GL1 ;
wire re_i_Z ;
wire VCC ;
wire Last_rone_i_0_sqmuxa_Z ;
wire GND ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire FifoEmpty ;
wire do_read ;
wire r_ack_i ;
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG4 r_ack_RNI3LNC1 (
	.A(CurrentState[1]),
	.B(FifoReadAck),
	.C(FifoEmpty),
	.D(CurrentState[0]),
	.Y(m6_1_1)
);
defparam r_ack_RNI3LNC1.INIT=16'h44FA;
// @18:189
  CFG2 re_i_RNIRA7G (
	.A(FifoEmpty),
	.B(re_i_Z),
	.Y(do_read)
);
defparam re_i_RNIRA7G.INIT=4'h4;
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @40:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @40:63
  fifo_8_10_2 fifo_i (
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.FifoEmpty(FifoEmpty),
	.do_read(do_read),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_2 */

module IBufP2Ports_7_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7_11 */

module UartTx_3 (
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk3,
  Tx3_c
)
;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk3 ;
output Tx3_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk3 ;
wire Tx3_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire TxD_3 ;
wire GND ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_18 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_19 ;
wire CO1 ;
// @35:59
  SLE TxD (
	.Q(Tx3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(TxD_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @35:79
  CFG2 TxD_3_0_a2 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.Y(TxD_3)
);
defparam TxD_3_0_a2.INIT=4'h4;
// @35:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @35:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0004;
// @35:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_18)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @35:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @35:79
  CFG2 Busy_i_1 (
	.A(TxD_3),
	.B(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hD;
// @35:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @35:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd16_Z),
	.D(BitCnt_Z[3]),
	.Y(N_19)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h6C66;
// @35:97
  CFG4 \BitCnt_RNI384V[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd16_Z),
	.D(BitCnt_Z[3]),
	.Y(CO1)
);
defparam \BitCnt_RNI384V[1] .INIT=16'h8088;
// @35:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_18),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @35:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_19),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @35:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @35:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_0_4 (
  CurrentState,
  O_RNI4A062_1z,
  m6_1_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
input [1:0] CurrentState ;
output O_RNI4A062_1z ;
input m6_1_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire O_RNI4A062_1z ;
wire m6_1_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG4 O_RNI4A062 (
	.A(CurrentState[0]),
	.B(m6_1_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(O_RNI4A062_1z)
);
defparam O_RNI4A062.INIT=16'h5303;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_4 */

module UartTxFifoExtClk_10_0 (
  Tx3_c,
  UartTxClk3,
  FCCC_C0_0_GL1
)
;
output Tx3_c ;
input UartTxClk3 ;
input FCCC_C0_0_GL1 ;
wire Tx3_c ;
wire UartTxClk3 ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire ReadStrobe_Z ;
wire VCC ;
wire ReadStrobe_RNO_Z ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire O_RNI4A062 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire FifoReadAck ;
wire m6_1_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @42:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(ReadStrobe_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i),
	.EN(O_RNI4A062),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(O_RNI4A062),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:189
  CFG2 StartTx_RNO (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam StartTx_RNO.INIT=4'h4;
// @42:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @18:189
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(ReadStrobe_RNO_Z)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @42:205
  CFG3 StartTx_RNO_0 (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO_0.INIT=8'hCB;
// @42:138
  gated_fifo_8_10_2 UartTxFifo (
	.CurrentState(CurrentState_Z[1:0]),
	.m6_1_1(m6_1_1),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @42:162
  IBufP2Ports_7_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @42:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk3(UartTxClk3),
	.Tx3_c(Tx3_c)
);
// @42:182
  IBufP2Ports_0_4 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.O_RNI4A062_1z(O_RNI4A062),
	.m6_1_1(m6_1_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module PPSCountPorts_work_dmmainports_dmmain_0layer1 (
  PPSCounter,
  PPSCountReset_i,
  FCCC_C0_0_GL1
)
;
output [31:0] PPSCounter ;
input PPSCountReset_i ;
input FCCC_C0_0_GL1 ;
wire PPSCountReset_i ;
wire FCCC_C0_0_GL1 ;
wire [30:0] PPSAccum_i_s;
wire [31:31] PPSAccum_i_s_Z;
wire [30:1] PPSAccum_i_cry_Z;
wire [30:1] PPSAccum_i_cry_Y;
wire [31:31] PPSAccum_i_s_FCO;
wire [31:31] PPSAccum_i_s_Y;
wire VCC ;
wire GND ;
wire PPSAccum_i_s_27_FCO ;
wire PPSAccum_i_s_27_S ;
wire PPSAccum_i_s_27_Y ;
wire N_40 ;
wire N_39 ;
wire N_2 ;
  CFG1 \PPSAccum_i_RNO[0]  (
	.A(PPSCounter[0]),
	.Y(PPSAccum_i_s[0])
);
defparam \PPSAccum_i_RNO[0] .INIT=2'h1;
// @31:54
  SLE \PPSAccum_i[31]  (
	.Q(PPSCounter[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s_Z[31]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[30]  (
	.Q(PPSCounter[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[30]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[29]  (
	.Q(PPSCounter[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[29]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[28]  (
	.Q(PPSCounter[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[28]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[27]  (
	.Q(PPSCounter[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[27]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[26]  (
	.Q(PPSCounter[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[26]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[25]  (
	.Q(PPSCounter[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[25]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[24]  (
	.Q(PPSCounter[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[24]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[23]  (
	.Q(PPSCounter[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[23]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[22]  (
	.Q(PPSCounter[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[22]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[21]  (
	.Q(PPSCounter[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[21]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[20]  (
	.Q(PPSCounter[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[20]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[19]  (
	.Q(PPSCounter[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[19]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[18]  (
	.Q(PPSCounter[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[18]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[17]  (
	.Q(PPSCounter[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[17]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[16]  (
	.Q(PPSCounter[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[16]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[15]  (
	.Q(PPSCounter[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[15]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[14]  (
	.Q(PPSCounter[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[14]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[13]  (
	.Q(PPSCounter[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[13]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[12]  (
	.Q(PPSCounter[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[12]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[11]  (
	.Q(PPSCounter[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[11]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[10]  (
	.Q(PPSCounter[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[10]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[9]  (
	.Q(PPSCounter[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[9]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[8]  (
	.Q(PPSCounter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[8]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[7]  (
	.Q(PPSCounter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[7]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[6]  (
	.Q(PPSCounter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[6]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[5]  (
	.Q(PPSCounter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[5]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[4]  (
	.Q(PPSCounter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[4]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[3]  (
	.Q(PPSCounter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[3]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[2]  (
	.Q(PPSCounter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[2]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[1]  (
	.Q(PPSCounter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[1]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  SLE \PPSAccum_i[0]  (
	.Q(PPSCounter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[0]),
	.EN(PPSCountReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:54
  ARI1 PPSAccum_i_s_27 (
	.FCO(PPSAccum_i_s_27_FCO),
	.S(PPSAccum_i_s_27_S),
	.Y(PPSAccum_i_s_27_Y),
	.B(PPSCounter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PPSAccum_i_s_27.INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[1]  (
	.FCO(PPSAccum_i_cry_Z[1]),
	.S(PPSAccum_i_s[1]),
	.Y(PPSAccum_i_cry_Y[1]),
	.B(PPSCounter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_s_27_FCO)
);
defparam \PPSAccum_i_cry[1] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[2]  (
	.FCO(PPSAccum_i_cry_Z[2]),
	.S(PPSAccum_i_s[2]),
	.Y(PPSAccum_i_cry_Y[2]),
	.B(PPSCounter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[1])
);
defparam \PPSAccum_i_cry[2] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[3]  (
	.FCO(PPSAccum_i_cry_Z[3]),
	.S(PPSAccum_i_s[3]),
	.Y(PPSAccum_i_cry_Y[3]),
	.B(PPSCounter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[2])
);
defparam \PPSAccum_i_cry[3] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[4]  (
	.FCO(PPSAccum_i_cry_Z[4]),
	.S(PPSAccum_i_s[4]),
	.Y(PPSAccum_i_cry_Y[4]),
	.B(PPSCounter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[3])
);
defparam \PPSAccum_i_cry[4] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[5]  (
	.FCO(PPSAccum_i_cry_Z[5]),
	.S(PPSAccum_i_s[5]),
	.Y(PPSAccum_i_cry_Y[5]),
	.B(PPSCounter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[4])
);
defparam \PPSAccum_i_cry[5] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[6]  (
	.FCO(PPSAccum_i_cry_Z[6]),
	.S(PPSAccum_i_s[6]),
	.Y(PPSAccum_i_cry_Y[6]),
	.B(PPSCounter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[5])
);
defparam \PPSAccum_i_cry[6] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[7]  (
	.FCO(PPSAccum_i_cry_Z[7]),
	.S(PPSAccum_i_s[7]),
	.Y(PPSAccum_i_cry_Y[7]),
	.B(PPSCounter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[6])
);
defparam \PPSAccum_i_cry[7] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[8]  (
	.FCO(PPSAccum_i_cry_Z[8]),
	.S(PPSAccum_i_s[8]),
	.Y(PPSAccum_i_cry_Y[8]),
	.B(PPSCounter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[7])
);
defparam \PPSAccum_i_cry[8] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[9]  (
	.FCO(PPSAccum_i_cry_Z[9]),
	.S(PPSAccum_i_s[9]),
	.Y(PPSAccum_i_cry_Y[9]),
	.B(PPSCounter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[8])
);
defparam \PPSAccum_i_cry[9] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[10]  (
	.FCO(PPSAccum_i_cry_Z[10]),
	.S(PPSAccum_i_s[10]),
	.Y(PPSAccum_i_cry_Y[10]),
	.B(PPSCounter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[9])
);
defparam \PPSAccum_i_cry[10] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[11]  (
	.FCO(PPSAccum_i_cry_Z[11]),
	.S(PPSAccum_i_s[11]),
	.Y(PPSAccum_i_cry_Y[11]),
	.B(PPSCounter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[10])
);
defparam \PPSAccum_i_cry[11] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[12]  (
	.FCO(PPSAccum_i_cry_Z[12]),
	.S(PPSAccum_i_s[12]),
	.Y(PPSAccum_i_cry_Y[12]),
	.B(PPSCounter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[11])
);
defparam \PPSAccum_i_cry[12] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[13]  (
	.FCO(PPSAccum_i_cry_Z[13]),
	.S(PPSAccum_i_s[13]),
	.Y(PPSAccum_i_cry_Y[13]),
	.B(PPSCounter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[12])
);
defparam \PPSAccum_i_cry[13] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[14]  (
	.FCO(PPSAccum_i_cry_Z[14]),
	.S(PPSAccum_i_s[14]),
	.Y(PPSAccum_i_cry_Y[14]),
	.B(PPSCounter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[13])
);
defparam \PPSAccum_i_cry[14] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[15]  (
	.FCO(PPSAccum_i_cry_Z[15]),
	.S(PPSAccum_i_s[15]),
	.Y(PPSAccum_i_cry_Y[15]),
	.B(PPSCounter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[14])
);
defparam \PPSAccum_i_cry[15] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[16]  (
	.FCO(PPSAccum_i_cry_Z[16]),
	.S(PPSAccum_i_s[16]),
	.Y(PPSAccum_i_cry_Y[16]),
	.B(PPSCounter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[15])
);
defparam \PPSAccum_i_cry[16] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[17]  (
	.FCO(PPSAccum_i_cry_Z[17]),
	.S(PPSAccum_i_s[17]),
	.Y(PPSAccum_i_cry_Y[17]),
	.B(PPSCounter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[16])
);
defparam \PPSAccum_i_cry[17] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[18]  (
	.FCO(PPSAccum_i_cry_Z[18]),
	.S(PPSAccum_i_s[18]),
	.Y(PPSAccum_i_cry_Y[18]),
	.B(PPSCounter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[17])
);
defparam \PPSAccum_i_cry[18] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[19]  (
	.FCO(PPSAccum_i_cry_Z[19]),
	.S(PPSAccum_i_s[19]),
	.Y(PPSAccum_i_cry_Y[19]),
	.B(PPSCounter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[18])
);
defparam \PPSAccum_i_cry[19] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[20]  (
	.FCO(PPSAccum_i_cry_Z[20]),
	.S(PPSAccum_i_s[20]),
	.Y(PPSAccum_i_cry_Y[20]),
	.B(PPSCounter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[19])
);
defparam \PPSAccum_i_cry[20] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[21]  (
	.FCO(PPSAccum_i_cry_Z[21]),
	.S(PPSAccum_i_s[21]),
	.Y(PPSAccum_i_cry_Y[21]),
	.B(PPSCounter[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[20])
);
defparam \PPSAccum_i_cry[21] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[22]  (
	.FCO(PPSAccum_i_cry_Z[22]),
	.S(PPSAccum_i_s[22]),
	.Y(PPSAccum_i_cry_Y[22]),
	.B(PPSCounter[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[21])
);
defparam \PPSAccum_i_cry[22] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[23]  (
	.FCO(PPSAccum_i_cry_Z[23]),
	.S(PPSAccum_i_s[23]),
	.Y(PPSAccum_i_cry_Y[23]),
	.B(PPSCounter[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[22])
);
defparam \PPSAccum_i_cry[23] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[24]  (
	.FCO(PPSAccum_i_cry_Z[24]),
	.S(PPSAccum_i_s[24]),
	.Y(PPSAccum_i_cry_Y[24]),
	.B(PPSCounter[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[23])
);
defparam \PPSAccum_i_cry[24] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[25]  (
	.FCO(PPSAccum_i_cry_Z[25]),
	.S(PPSAccum_i_s[25]),
	.Y(PPSAccum_i_cry_Y[25]),
	.B(PPSCounter[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[24])
);
defparam \PPSAccum_i_cry[25] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[26]  (
	.FCO(PPSAccum_i_cry_Z[26]),
	.S(PPSAccum_i_s[26]),
	.Y(PPSAccum_i_cry_Y[26]),
	.B(PPSCounter[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[25])
);
defparam \PPSAccum_i_cry[26] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[27]  (
	.FCO(PPSAccum_i_cry_Z[27]),
	.S(PPSAccum_i_s[27]),
	.Y(PPSAccum_i_cry_Y[27]),
	.B(PPSCounter[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[26])
);
defparam \PPSAccum_i_cry[27] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[28]  (
	.FCO(PPSAccum_i_cry_Z[28]),
	.S(PPSAccum_i_s[28]),
	.Y(PPSAccum_i_cry_Y[28]),
	.B(PPSCounter[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[27])
);
defparam \PPSAccum_i_cry[28] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[29]  (
	.FCO(PPSAccum_i_cry_Z[29]),
	.S(PPSAccum_i_s[29]),
	.Y(PPSAccum_i_cry_Y[29]),
	.B(PPSCounter[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[28])
);
defparam \PPSAccum_i_cry[29] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_s[31]  (
	.FCO(PPSAccum_i_s_FCO[31]),
	.S(PPSAccum_i_s_Z[31]),
	.Y(PPSAccum_i_s_Y[31]),
	.B(PPSCounter[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[30])
);
defparam \PPSAccum_i_s[31] .INIT=20'h4AA00;
// @31:54
  ARI1 \PPSAccum_i_cry[30]  (
	.FCO(PPSAccum_i_cry_Z[30]),
	.S(PPSAccum_i_s[30]),
	.Y(PPSAccum_i_cry_Y[30]),
	.B(PPSCounter[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[29])
);
defparam \PPSAccum_i_cry[30] .INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PPSCountPorts_work_dmmainports_dmmain_0layer1 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut_m,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3,
  AMBA_SLAVE_0_PADDRS_net_0,
  Tx3_c,
  Tx2_c,
  Tx1_c,
  Tx0_c,
  Rx0_c,
  Oe0_c,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL1,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut_m ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3 ;
input [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output Tx3_c ;
output Tx2_c ;
output Tx1_c ;
output Tx0_c ;
input Rx0_c ;
output Oe0_c ;
output DMMainPorts_1_RamBusAck_i_m_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL1 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3 ;
wire Tx3_c ;
wire Tx2_c ;
wire Tx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Oe0_c ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire [9:0] RamBusAddress_i;
wire [26:0] RamDataIn;
wire [31:0] PPSCounter;
wire [9:0] Uart0RxFifoCount;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart0ClkDivider;
wire [2:1] SUM_2;
wire [2:1] ClkDiv;
wire [2:1] SUM_1;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_0;
wire [2:1] ClkDiv_1;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire Uart0TxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire ReadUart0 ;
wire WriteUart0 ;
wire Uart0FifoReset_arst_i ;
wire PPSCountReset_i ;
wire Uart0FifoReset_i ;
wire Uart0FifoReset ;
wire UartClk0 ;
wire CO0_2 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire clko_i_i ;
wire UartClk1 ;
wire CO0_1 ;
wire UartTxClk1 ;
wire UartClk2 ;
wire CO0_0 ;
wire UartTxClk2 ;
wire UartClk3 ;
wire UartTxClk3 ;
wire GND ;
wire VCC ;
// @43:742
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:743
  IBufP2Ports_1 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports \GenRamAddrBus.0.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[0]),
	.RamBusAddress_i_0(RamBusAddress_i[0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_0 \GenRamAddrBus.7.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[7]),
	.RamBusAddress_i_0(RamBusAddress_i[7]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_1 \GenRamAddrBus.1.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[1]),
	.RamBusAddress_i_0(RamBusAddress_i[1]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_2 \GenRamAddrBus.8.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[8]),
	.RamBusAddress_i_0(RamBusAddress_i[8]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_3 \GenRamAddrBus.2.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[2]),
	.RamBusAddress_i_0(RamBusAddress_i[2]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_4 \GenRamAddrBus.9.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[9]),
	.RamBusAddress_i_0(RamBusAddress_i[9]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_5 \GenRamAddrBus.3.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[3]),
	.RamBusAddress_i_0(RamBusAddress_i[3]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_6 \GenRamAddrBus.4.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[4]),
	.RamBusAddress_i_0(RamBusAddress_i[4]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_7 \GenRamAddrBus.5.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[5]),
	.RamBusAddress_i_0(RamBusAddress_i[5]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:747
  IBufP1Ports_8 \GenRamAddrBus.6.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[6]),
	.RamBusAddress_i_0(RamBusAddress_i[6]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_9 \GenRamDataBus.0.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.RamDataIn_0(RamDataIn[0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_10 \GenRamDataBus.7.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7),
	.RamDataIn_0(RamDataIn[7]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_11 \GenRamDataBus.1.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1),
	.RamDataIn_0(RamDataIn[1]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_12 \GenRamDataBus.4.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4),
	.RamDataIn_0(RamDataIn[4]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_13 \GenRamDataBus.5.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5),
	.RamDataIn_0(RamDataIn[5]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_14 \GenRamDataBus.6.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6),
	.RamDataIn_0(RamDataIn[6]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_15 \GenRamDataBus.20.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20),
	.RamDataIn_0(RamDataIn[20]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_16 \GenRamDataBus.16.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16),
	.RamDataIn_0(RamDataIn[16]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_17 \GenRamDataBus.22.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22),
	.RamDataIn_0(RamDataIn[22]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_18 \GenRamDataBus.2.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2),
	.RamDataIn_0(RamDataIn[2]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_19 \GenRamDataBus.24.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24),
	.RamDataIn_0(RamDataIn[24]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_20 \GenRamDataBus.25.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25),
	.RamDataIn_0(RamDataIn[25]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_21 \GenRamDataBus.26.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26),
	.RamDataIn_0(RamDataIn[26]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:757
  IBufP1Ports_22 \GenRamDataBus.3.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3),
	.RamDataIn_0(RamDataIn[3]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:776
  RegisterSpacePorts_10 RegisterSpace (
	.PPSCounter(PPSCounter[31:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.RamDataIn_4(RamDataIn[4]),
	.RamDataIn_3(RamDataIn[3]),
	.RamDataIn_2(RamDataIn[2]),
	.RamDataIn_1(RamDataIn[1]),
	.RamDataIn_0(RamDataIn[0]),
	.RamDataIn_26(RamDataIn[26]),
	.RamDataIn_24(RamDataIn[24]),
	.RamDataIn_16(RamDataIn[16]),
	.RamDataIn_20(RamDataIn[20]),
	.RamDataIn_25(RamDataIn[25]),
	.RamDataIn_7(RamDataIn[7]),
	.RamDataIn_6(RamDataIn[6]),
	.RamDataIn_5(RamDataIn[5]),
	.RamDataIn_22(RamDataIn[22]),
	.RamBusAddress_i(RamBusAddress_i[9:0]),
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.Oe0_c(Oe0_c),
	.ReadUart0_1z(ReadUart0),
	.WriteUart0_1z(WriteUart0),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.PPSCountReset_i(PPSCountReset_i),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.Uart0FifoReset_1z(Uart0FifoReset),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:1070
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartClk0(UartClk0)
);
// @43:1083
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_2(SUM_2[2:1]),
	.ClkDiv(ClkDiv[2:1]),
	.UartClk0(UartClk0),
	.CO0_2(CO0_2),
	.UartTxClk0(UartTxClk0)
);
// @43:1094
  IBufP3Ports_3 IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i)
);
// @43:1096
  UartRxFifoExtClk_10_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset(Uart0FifoReset),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i)
);
// @43:1127
  UartTxFifoExtClk_10_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_arst_i(Uart0FifoReset_arst_i),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:1165
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.clko_i_i(clko_i_i),
	.UartClk1(UartClk1)
);
// @43:1179
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_1(SUM_1[2:1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.UartClk1(UartClk1),
	.CO0_1(CO0_1),
	.UartTxClk1(UartTxClk1)
);
// @43:1220
  UartTxFifoExtClk_10_2 RS422_Tx1 (
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:1255
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.clko_i_i(clko_i_i),
	.UartClk2(UartClk2)
);
// @43:1269
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_0(SUM_0[2:1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.UartClk2(UartClk2),
	.CO0_0(CO0_0),
	.UartTxClk2(UartTxClk2)
);
// @43:1313
  UartTxFifoExtClk_10_1 RS422_Tx2 (
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:1353
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.clko_i_i(clko_i_i),
	.UartClk3(UartClk3)
);
// @43:1366
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_0(SUM_0[2:1]),
	.ClkDiv_2(ClkDiv_1[2:1]),
	.SUM_1(SUM_1[2:1]),
	.ClkDiv_1(ClkDiv_0[2:1]),
	.SUM_2(SUM_2[2:1]),
	.ClkDiv_0(ClkDiv[2:1]),
	.CO0_0(CO0_0),
	.CO0_1(CO0_1),
	.CO0_2(CO0_2),
	.UartClk3(UartClk3),
	.UartTxClk3(UartTxClk3)
);
// @43:1410
  UartTxFifoExtClk_10_0 RS433_Tx3 (
	.Tx3_c(Tx3_c),
	.UartTxClk3(UartTxClk3),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:1455
  PPSCountPorts_work_dmmainports_dmmain_0layer1 PPSAccumulator (
	.PPSCounter(PPSCounter[31:0]),
	.PPSCountReset_i(PPSCountReset_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  Rx0,
  Rx1,
  Rx2,
  Rx3,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  Oe3,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  Tx0,
  Tx1,
  Tx2,
  Tx3,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF
)
;
input CLK0_PAD ;
input DEVRST_N ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
input Rx3 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output Oe3 ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output Tx3 ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire Rx3 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire Oe3 ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire Tx3 ;
wire [9:0] AMBA_SLAVE_0_PADDRS_net_0;
wire [26:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS;
wire [31:0] DMMainPorts_1_RamBusDataOut_m;
wire VCC ;
wire FCCC_C0_0_GL0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire Rx0_c ;
wire Oe0_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
wire Tx3_c ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
// @18:51
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @18:58
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(VCC)
);
// @18:59
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(VCC)
);
// @18:60
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(VCC)
);
// @18:61
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(VCC)
);
// @18:62
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(VCC)
);
// @18:63
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(VCC)
);
// @18:64
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:65
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(GND)
);
// @18:66
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(GND)
);
// @18:67
  OUTBUF Oe3_obuf (
	.PAD(Oe3),
	.D(GND)
);
// @18:68
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(VCC)
);
// @18:69
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(VCC)
);
// @18:70
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(VCC)
);
// @18:71
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(VCC)
);
// @18:72
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(VCC)
);
// @18:73
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(VCC)
);
// @18:74
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @18:75
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @18:76
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @18:77
  OUTBUF Tx3_obuf (
	.PAD(Tx3),
	.D(Tx3_c)
);
// @18:78
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(VCC)
);
// @18:78
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(VCC)
);
// @18:78
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(VCC)
);
// @18:78
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(VCC)
);
// @18:79
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(VCC)
);
// @18:79
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(VCC)
);
// @18:79
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(VCC)
);
// @18:79
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(VCC)
);
// @18:80
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(VCC)
);
// @18:80
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(VCC)
);
// @18:80
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(VCC)
);
// @18:80
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(VCC)
);
// @18:81
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(VCC)
);
// @18:81
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(VCC)
);
// @18:81
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(VCC)
);
// @18:81
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(VCC)
);
// @18:82
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(VCC)
);
// @18:82
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(VCC)
);
// @18:82
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(VCC)
);
// @18:82
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(VCC)
);
// @18:83
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(VCC)
);
// @18:83
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(VCC)
);
// @18:83
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(VCC)
);
// @18:83
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(VCC)
);
// @18:221
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[1]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[2]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[3]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[4]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[5]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[6]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[16]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[20]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[22]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[24]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[25]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[26]),
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:243
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @18:189
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_1(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[1]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[4]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[5]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[6]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_20(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[20]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_16(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[16]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_22(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[22]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_2(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[2]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_24(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[24]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_25(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[25]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_26(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[26]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_3(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[3]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.Tx3_c(Tx3_c),
	.Tx2_c(Tx2_c),
	.Tx1_c(Tx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Oe0_c(Oe0_c),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

