$date
	Sat Oct 22 20:24:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#366129
b1010 !
1"
#366130
b1010 &
b1010 %
1$
#366131
0"
#366134
b101 &
b101 %
#366138
b10000 &
b10000 %
#366142
b1000 &
b1000 %
#366146
b100 &
b100 %
#366150
b10 &
b10 %
#366154
b1 &
b1 %
1#
#366158
b0 &
0#
b0 %
0$
#1387207
b1 !
1"
#1387210
b1 &
b1 %
1$
#1387211
0"
#1387214
1#
#1387218
b0 &
b0 %
0#
0$
#2392312
1"
#2392314
b1 &
b1 %
1$
#2392315
0"
#2392318
1#
#2392322
b0 &
b0 %
0#
0$
#4500012
