Loading plugins phase: Elapsed time ==> 0s.260ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.438ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  pulseDet_2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -dcpsoc3 pulseDet_2.v -verilog
======================================================================

======================================================================
Compiling:  pulseDet_2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -dcpsoc3 pulseDet_2.v -verilog
======================================================================

======================================================================
Compiling:  pulseDet_2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -dcpsoc3 -verilog pulseDet_2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Aug 02 14:54:21 2018


======================================================================
Compiling:  pulseDet_2.v
Program  :   vpp
Options  :    -yv2 -q10 pulseDet_2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Aug 02 14:54:21 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'pulseDet_2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
pulseDet_2.v (line 828, col 69):  Note: Substituting module 'cmp_vv_vv' for '='.
pulseDet_2.v (line 1112, col 72):  Note: Substituting module 'cmp_vv_vv' for '='.
pulseDet_2.v (line 1189, col 71):  Note: Substituting module 'cmp_vv_vv' for '='.
pulseDet_2.v (line 1191, col 72):  Note: Substituting module 'cmp_vv_vv' for '='.
pulseDet_2.v (line 1451, col 58):  Note: Substituting module 'cmp_vv_vv' for '='.
pulseDet_2.v (line 1453, col 58):  Note: Substituting module 'cmp_vv_vv' for '='.
pulseDet_2.v (line 1605, col 62):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  pulseDet_2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -dcpsoc3 -verilog pulseDet_2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Aug 02 14:54:21 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\codegentemp\pulseDet_2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\codegentemp\pulseDet_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  pulseDet_2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -dcpsoc3 -verilog pulseDet_2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Aug 02 14:54:22 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\codegentemp\pulseDet_2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\codegentemp\pulseDet_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_13755
	\Control_Reg_1:control_out_2\
	Net_284
	\Control_Reg_1:control_out_3\
	Net_286
	\Control_Reg_1:control_out_4\
	Net_287
	\Control_Reg_1:control_out_5\
	Net_288
	\Control_Reg_1:control_out_6\
	Net_289
	\Control_Reg_1:control_out_7\
	\UART_1:BUART:reset_sr\
	Net_11438
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_11435
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\BasicCounter_1:MODULE_6:b_31\
	\BasicCounter_1:MODULE_6:b_30\
	\BasicCounter_1:MODULE_6:b_29\
	\BasicCounter_1:MODULE_6:b_28\
	\BasicCounter_1:MODULE_6:b_27\
	\BasicCounter_1:MODULE_6:b_26\
	\BasicCounter_1:MODULE_6:b_25\
	\BasicCounter_1:MODULE_6:b_24\
	\BasicCounter_1:MODULE_6:b_23\
	\BasicCounter_1:MODULE_6:b_22\
	\BasicCounter_1:MODULE_6:b_21\
	\BasicCounter_1:MODULE_6:b_20\
	\BasicCounter_1:MODULE_6:b_19\
	\BasicCounter_1:MODULE_6:b_18\
	\BasicCounter_1:MODULE_6:b_17\
	\BasicCounter_1:MODULE_6:b_16\
	\BasicCounter_1:MODULE_6:b_15\
	\BasicCounter_1:MODULE_6:b_14\
	\BasicCounter_1:MODULE_6:b_13\
	\BasicCounter_1:MODULE_6:b_12\
	\BasicCounter_1:MODULE_6:b_11\
	\BasicCounter_1:MODULE_6:b_10\
	\BasicCounter_1:MODULE_6:b_9\
	\BasicCounter_1:MODULE_6:b_8\
	\BasicCounter_1:MODULE_6:b_7\
	\BasicCounter_1:MODULE_6:b_6\
	\BasicCounter_1:MODULE_6:b_5\
	\BasicCounter_1:MODULE_6:b_4\
	\BasicCounter_1:MODULE_6:b_3\
	\BasicCounter_1:MODULE_6:b_2\
	\BasicCounter_1:MODULE_6:b_1\
	\BasicCounter_1:MODULE_6:b_0\
	\BasicCounter_1:MODULE_6:g2:a0:a_31\
	\BasicCounter_1:MODULE_6:g2:a0:a_30\
	\BasicCounter_1:MODULE_6:g2:a0:a_29\
	\BasicCounter_1:MODULE_6:g2:a0:a_28\
	\BasicCounter_1:MODULE_6:g2:a0:a_27\
	\BasicCounter_1:MODULE_6:g2:a0:a_26\
	\BasicCounter_1:MODULE_6:g2:a0:a_25\
	\BasicCounter_1:MODULE_6:g2:a0:a_24\
	\BasicCounter_1:MODULE_6:g2:a0:b_31\
	\BasicCounter_1:MODULE_6:g2:a0:b_30\
	\BasicCounter_1:MODULE_6:g2:a0:b_29\
	\BasicCounter_1:MODULE_6:g2:a0:b_28\
	\BasicCounter_1:MODULE_6:g2:a0:b_27\
	\BasicCounter_1:MODULE_6:g2:a0:b_26\
	\BasicCounter_1:MODULE_6:g2:a0:b_25\
	\BasicCounter_1:MODULE_6:g2:a0:b_24\
	\BasicCounter_1:MODULE_6:g2:a0:b_23\
	\BasicCounter_1:MODULE_6:g2:a0:b_22\
	\BasicCounter_1:MODULE_6:g2:a0:b_21\
	\BasicCounter_1:MODULE_6:g2:a0:b_20\
	\BasicCounter_1:MODULE_6:g2:a0:b_19\
	\BasicCounter_1:MODULE_6:g2:a0:b_18\
	\BasicCounter_1:MODULE_6:g2:a0:b_17\
	\BasicCounter_1:MODULE_6:g2:a0:b_16\
	\BasicCounter_1:MODULE_6:g2:a0:b_15\
	\BasicCounter_1:MODULE_6:g2:a0:b_14\
	\BasicCounter_1:MODULE_6:g2:a0:b_13\
	\BasicCounter_1:MODULE_6:g2:a0:b_12\
	\BasicCounter_1:MODULE_6:g2:a0:b_11\
	\BasicCounter_1:MODULE_6:g2:a0:b_10\
	\BasicCounter_1:MODULE_6:g2:a0:b_9\
	\BasicCounter_1:MODULE_6:g2:a0:b_8\
	\BasicCounter_1:MODULE_6:g2:a0:b_7\
	\BasicCounter_1:MODULE_6:g2:a0:b_6\
	\BasicCounter_1:MODULE_6:g2:a0:b_5\
	\BasicCounter_1:MODULE_6:g2:a0:b_4\
	\BasicCounter_1:MODULE_6:g2:a0:b_3\
	\BasicCounter_1:MODULE_6:g2:a0:b_2\
	\BasicCounter_1:MODULE_6:g2:a0:b_1\
	\BasicCounter_1:MODULE_6:g2:a0:b_0\
	\BasicCounter_1:MODULE_6:g2:a0:s_31\
	\BasicCounter_1:MODULE_6:g2:a0:s_30\
	\BasicCounter_1:MODULE_6:g2:a0:s_29\
	\BasicCounter_1:MODULE_6:g2:a0:s_28\
	\BasicCounter_1:MODULE_6:g2:a0:s_27\
	\BasicCounter_1:MODULE_6:g2:a0:s_26\
	\BasicCounter_1:MODULE_6:g2:a0:s_25\
	\BasicCounter_1:MODULE_6:g2:a0:s_24\
	\BasicCounter_1:MODULE_6:g2:a0:s_23\
	\BasicCounter_1:MODULE_6:g2:a0:s_22\
	\BasicCounter_1:MODULE_6:g2:a0:s_21\
	\BasicCounter_1:MODULE_6:g2:a0:s_20\
	\BasicCounter_1:MODULE_6:g2:a0:s_19\
	\BasicCounter_1:MODULE_6:g2:a0:s_18\
	\BasicCounter_1:MODULE_6:g2:a0:s_17\
	\BasicCounter_1:MODULE_6:g2:a0:s_16\
	\BasicCounter_1:MODULE_6:g2:a0:s_15\
	\BasicCounter_1:MODULE_6:g2:a0:s_14\
	\BasicCounter_1:MODULE_6:g2:a0:s_13\
	\BasicCounter_1:MODULE_6:g2:a0:s_12\
	\BasicCounter_1:MODULE_6:g2:a0:s_11\
	\BasicCounter_1:MODULE_6:g2:a0:s_10\
	\BasicCounter_1:MODULE_6:g2:a0:s_9\
	\BasicCounter_1:MODULE_6:g2:a0:s_8\
	\BasicCounter_1:MODULE_6:g2:a0:s_7\
	\BasicCounter_1:MODULE_6:g2:a0:s_6\
	\BasicCounter_1:MODULE_6:g2:a0:s_5\
	\BasicCounter_1:MODULE_6:g2:a0:s_4\
	\BasicCounter_1:MODULE_6:g2:a0:s_3\
	\BasicCounter_1:MODULE_6:g2:a0:s_2\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\preCounter_3:MODULE_7:b_31\
	\preCounter_3:MODULE_7:b_30\
	\preCounter_3:MODULE_7:b_29\
	\preCounter_3:MODULE_7:b_28\
	\preCounter_3:MODULE_7:b_27\
	\preCounter_3:MODULE_7:b_26\
	\preCounter_3:MODULE_7:b_25\
	\preCounter_3:MODULE_7:b_24\
	\preCounter_3:MODULE_7:b_23\
	\preCounter_3:MODULE_7:b_22\
	\preCounter_3:MODULE_7:b_21\
	\preCounter_3:MODULE_7:b_20\
	\preCounter_3:MODULE_7:b_19\
	\preCounter_3:MODULE_7:b_18\
	\preCounter_3:MODULE_7:b_17\
	\preCounter_3:MODULE_7:b_16\
	\preCounter_3:MODULE_7:b_15\
	\preCounter_3:MODULE_7:b_14\
	\preCounter_3:MODULE_7:b_13\
	\preCounter_3:MODULE_7:b_12\
	\preCounter_3:MODULE_7:b_11\
	\preCounter_3:MODULE_7:b_10\
	\preCounter_3:MODULE_7:b_9\
	\preCounter_3:MODULE_7:b_8\
	\preCounter_3:MODULE_7:b_7\
	\preCounter_3:MODULE_7:b_6\
	\preCounter_3:MODULE_7:b_5\
	\preCounter_3:MODULE_7:b_4\
	\preCounter_3:MODULE_7:b_3\
	\preCounter_3:MODULE_7:b_2\
	\preCounter_3:MODULE_7:b_1\
	\preCounter_3:MODULE_7:b_0\
	\preCounter_3:MODULE_7:g2:a0:a_31\
	\preCounter_3:MODULE_7:g2:a0:a_30\
	\preCounter_3:MODULE_7:g2:a0:a_29\
	\preCounter_3:MODULE_7:g2:a0:a_28\
	\preCounter_3:MODULE_7:g2:a0:a_27\
	\preCounter_3:MODULE_7:g2:a0:a_26\
	\preCounter_3:MODULE_7:g2:a0:a_25\
	\preCounter_3:MODULE_7:g2:a0:a_24\
	\preCounter_3:MODULE_7:g2:a0:b_31\
	\preCounter_3:MODULE_7:g2:a0:b_30\
	\preCounter_3:MODULE_7:g2:a0:b_29\
	\preCounter_3:MODULE_7:g2:a0:b_28\
	\preCounter_3:MODULE_7:g2:a0:b_27\
	\preCounter_3:MODULE_7:g2:a0:b_26\
	\preCounter_3:MODULE_7:g2:a0:b_25\
	\preCounter_3:MODULE_7:g2:a0:b_24\
	\preCounter_3:MODULE_7:g2:a0:b_23\
	\preCounter_3:MODULE_7:g2:a0:b_22\
	\preCounter_3:MODULE_7:g2:a0:b_21\
	\preCounter_3:MODULE_7:g2:a0:b_20\
	\preCounter_3:MODULE_7:g2:a0:b_19\
	\preCounter_3:MODULE_7:g2:a0:b_18\
	\preCounter_3:MODULE_7:g2:a0:b_17\
	\preCounter_3:MODULE_7:g2:a0:b_16\
	\preCounter_3:MODULE_7:g2:a0:b_15\
	\preCounter_3:MODULE_7:g2:a0:b_14\
	\preCounter_3:MODULE_7:g2:a0:b_13\
	\preCounter_3:MODULE_7:g2:a0:b_12\
	\preCounter_3:MODULE_7:g2:a0:b_11\
	\preCounter_3:MODULE_7:g2:a0:b_10\
	\preCounter_3:MODULE_7:g2:a0:b_9\
	\preCounter_3:MODULE_7:g2:a0:b_8\
	\preCounter_3:MODULE_7:g2:a0:b_7\
	\preCounter_3:MODULE_7:g2:a0:b_6\
	\preCounter_3:MODULE_7:g2:a0:b_5\
	\preCounter_3:MODULE_7:g2:a0:b_4\
	\preCounter_3:MODULE_7:g2:a0:b_3\
	\preCounter_3:MODULE_7:g2:a0:b_2\
	\preCounter_3:MODULE_7:g2:a0:b_1\
	\preCounter_3:MODULE_7:g2:a0:b_0\
	\preCounter_3:MODULE_7:g2:a0:s_31\
	\preCounter_3:MODULE_7:g2:a0:s_30\
	\preCounter_3:MODULE_7:g2:a0:s_29\
	\preCounter_3:MODULE_7:g2:a0:s_28\
	\preCounter_3:MODULE_7:g2:a0:s_27\
	\preCounter_3:MODULE_7:g2:a0:s_26\
	\preCounter_3:MODULE_7:g2:a0:s_25\
	\preCounter_3:MODULE_7:g2:a0:s_24\
	\preCounter_3:MODULE_7:g2:a0:s_23\
	\preCounter_3:MODULE_7:g2:a0:s_22\
	\preCounter_3:MODULE_7:g2:a0:s_21\
	\preCounter_3:MODULE_7:g2:a0:s_20\
	\preCounter_3:MODULE_7:g2:a0:s_19\
	\preCounter_3:MODULE_7:g2:a0:s_18\
	\preCounter_3:MODULE_7:g2:a0:s_17\
	\preCounter_3:MODULE_7:g2:a0:s_16\
	\preCounter_3:MODULE_7:g2:a0:s_15\
	\preCounter_3:MODULE_7:g2:a0:s_14\
	\preCounter_3:MODULE_7:g2:a0:s_13\
	\preCounter_3:MODULE_7:g2:a0:s_12\
	\preCounter_3:MODULE_7:g2:a0:s_11\
	\preCounter_3:MODULE_7:g2:a0:s_10\
	\preCounter_3:MODULE_7:g2:a0:s_9\
	\preCounter_3:MODULE_7:g2:a0:s_8\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\preCounter_1:MODULE_8:b_31\
	\preCounter_1:MODULE_8:b_30\
	\preCounter_1:MODULE_8:b_29\
	\preCounter_1:MODULE_8:b_28\
	\preCounter_1:MODULE_8:b_27\
	\preCounter_1:MODULE_8:b_26\
	\preCounter_1:MODULE_8:b_25\
	\preCounter_1:MODULE_8:b_24\
	\preCounter_1:MODULE_8:b_23\
	\preCounter_1:MODULE_8:b_22\
	\preCounter_1:MODULE_8:b_21\
	\preCounter_1:MODULE_8:b_20\
	\preCounter_1:MODULE_8:b_19\
	\preCounter_1:MODULE_8:b_18\
	\preCounter_1:MODULE_8:b_17\
	\preCounter_1:MODULE_8:b_16\
	\preCounter_1:MODULE_8:b_15\
	\preCounter_1:MODULE_8:b_14\
	\preCounter_1:MODULE_8:b_13\
	\preCounter_1:MODULE_8:b_12\
	\preCounter_1:MODULE_8:b_11\
	\preCounter_1:MODULE_8:b_10\
	\preCounter_1:MODULE_8:b_9\
	\preCounter_1:MODULE_8:b_8\
	\preCounter_1:MODULE_8:b_7\
	\preCounter_1:MODULE_8:b_6\
	\preCounter_1:MODULE_8:b_5\
	\preCounter_1:MODULE_8:b_4\
	\preCounter_1:MODULE_8:b_3\
	\preCounter_1:MODULE_8:b_2\
	\preCounter_1:MODULE_8:b_1\
	\preCounter_1:MODULE_8:b_0\
	\preCounter_1:MODULE_8:g2:a0:a_31\
	\preCounter_1:MODULE_8:g2:a0:a_30\
	\preCounter_1:MODULE_8:g2:a0:a_29\
	\preCounter_1:MODULE_8:g2:a0:a_28\
	\preCounter_1:MODULE_8:g2:a0:a_27\
	\preCounter_1:MODULE_8:g2:a0:a_26\
	\preCounter_1:MODULE_8:g2:a0:a_25\
	\preCounter_1:MODULE_8:g2:a0:a_24\
	\preCounter_1:MODULE_8:g2:a0:b_31\
	\preCounter_1:MODULE_8:g2:a0:b_30\
	\preCounter_1:MODULE_8:g2:a0:b_29\
	\preCounter_1:MODULE_8:g2:a0:b_28\
	\preCounter_1:MODULE_8:g2:a0:b_27\
	\preCounter_1:MODULE_8:g2:a0:b_26\
	\preCounter_1:MODULE_8:g2:a0:b_25\
	\preCounter_1:MODULE_8:g2:a0:b_24\
	\preCounter_1:MODULE_8:g2:a0:b_23\
	\preCounter_1:MODULE_8:g2:a0:b_22\
	\preCounter_1:MODULE_8:g2:a0:b_21\
	\preCounter_1:MODULE_8:g2:a0:b_20\
	\preCounter_1:MODULE_8:g2:a0:b_19\
	\preCounter_1:MODULE_8:g2:a0:b_18\
	\preCounter_1:MODULE_8:g2:a0:b_17\
	\preCounter_1:MODULE_8:g2:a0:b_16\
	\preCounter_1:MODULE_8:g2:a0:b_15\
	\preCounter_1:MODULE_8:g2:a0:b_14\
	\preCounter_1:MODULE_8:g2:a0:b_13\
	\preCounter_1:MODULE_8:g2:a0:b_12\
	\preCounter_1:MODULE_8:g2:a0:b_11\
	\preCounter_1:MODULE_8:g2:a0:b_10\
	\preCounter_1:MODULE_8:g2:a0:b_9\
	\preCounter_1:MODULE_8:g2:a0:b_8\
	\preCounter_1:MODULE_8:g2:a0:b_7\
	\preCounter_1:MODULE_8:g2:a0:b_6\
	\preCounter_1:MODULE_8:g2:a0:b_5\
	\preCounter_1:MODULE_8:g2:a0:b_4\
	\preCounter_1:MODULE_8:g2:a0:b_3\
	\preCounter_1:MODULE_8:g2:a0:b_2\
	\preCounter_1:MODULE_8:g2:a0:b_1\
	\preCounter_1:MODULE_8:g2:a0:b_0\
	\preCounter_1:MODULE_8:g2:a0:s_31\
	\preCounter_1:MODULE_8:g2:a0:s_30\
	\preCounter_1:MODULE_8:g2:a0:s_29\
	\preCounter_1:MODULE_8:g2:a0:s_28\
	\preCounter_1:MODULE_8:g2:a0:s_27\
	\preCounter_1:MODULE_8:g2:a0:s_26\
	\preCounter_1:MODULE_8:g2:a0:s_25\
	\preCounter_1:MODULE_8:g2:a0:s_24\
	\preCounter_1:MODULE_8:g2:a0:s_23\
	\preCounter_1:MODULE_8:g2:a0:s_22\
	\preCounter_1:MODULE_8:g2:a0:s_21\
	\preCounter_1:MODULE_8:g2:a0:s_20\
	\preCounter_1:MODULE_8:g2:a0:s_19\
	\preCounter_1:MODULE_8:g2:a0:s_18\
	\preCounter_1:MODULE_8:g2:a0:s_17\
	\preCounter_1:MODULE_8:g2:a0:s_16\
	\preCounter_1:MODULE_8:g2:a0:s_15\
	\preCounter_1:MODULE_8:g2:a0:s_14\
	\preCounter_1:MODULE_8:g2:a0:s_13\
	\preCounter_1:MODULE_8:g2:a0:s_12\
	\preCounter_1:MODULE_8:g2:a0:s_11\
	\preCounter_1:MODULE_8:g2:a0:s_10\
	\preCounter_1:MODULE_8:g2:a0:s_9\
	\preCounter_1:MODULE_8:g2:a0:s_8\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	\preCounter_2:MODULE_9:b_31\
	\preCounter_2:MODULE_9:b_30\
	\preCounter_2:MODULE_9:b_29\
	\preCounter_2:MODULE_9:b_28\
	\preCounter_2:MODULE_9:b_27\
	\preCounter_2:MODULE_9:b_26\
	\preCounter_2:MODULE_9:b_25\
	\preCounter_2:MODULE_9:b_24\
	\preCounter_2:MODULE_9:b_23\
	\preCounter_2:MODULE_9:b_22\
	\preCounter_2:MODULE_9:b_21\
	\preCounter_2:MODULE_9:b_20\
	\preCounter_2:MODULE_9:b_19\
	\preCounter_2:MODULE_9:b_18\
	\preCounter_2:MODULE_9:b_17\
	\preCounter_2:MODULE_9:b_16\
	\preCounter_2:MODULE_9:b_15\
	\preCounter_2:MODULE_9:b_14\
	\preCounter_2:MODULE_9:b_13\
	\preCounter_2:MODULE_9:b_12\
	\preCounter_2:MODULE_9:b_11\
	\preCounter_2:MODULE_9:b_10\
	\preCounter_2:MODULE_9:b_9\
	\preCounter_2:MODULE_9:b_8\
	\preCounter_2:MODULE_9:b_7\
	\preCounter_2:MODULE_9:b_6\
	\preCounter_2:MODULE_9:b_5\
	\preCounter_2:MODULE_9:b_4\
	\preCounter_2:MODULE_9:b_3\
	\preCounter_2:MODULE_9:b_2\
	\preCounter_2:MODULE_9:b_1\
	\preCounter_2:MODULE_9:b_0\
	\preCounter_2:MODULE_9:g2:a0:a_31\
	\preCounter_2:MODULE_9:g2:a0:a_30\
	\preCounter_2:MODULE_9:g2:a0:a_29\
	\preCounter_2:MODULE_9:g2:a0:a_28\
	\preCounter_2:MODULE_9:g2:a0:a_27\
	\preCounter_2:MODULE_9:g2:a0:a_26\
	\preCounter_2:MODULE_9:g2:a0:a_25\
	\preCounter_2:MODULE_9:g2:a0:a_24\
	\preCounter_2:MODULE_9:g2:a0:b_31\
	\preCounter_2:MODULE_9:g2:a0:b_30\
	\preCounter_2:MODULE_9:g2:a0:b_29\
	\preCounter_2:MODULE_9:g2:a0:b_28\
	\preCounter_2:MODULE_9:g2:a0:b_27\
	\preCounter_2:MODULE_9:g2:a0:b_26\
	\preCounter_2:MODULE_9:g2:a0:b_25\
	\preCounter_2:MODULE_9:g2:a0:b_24\
	\preCounter_2:MODULE_9:g2:a0:b_23\
	\preCounter_2:MODULE_9:g2:a0:b_22\
	\preCounter_2:MODULE_9:g2:a0:b_21\
	\preCounter_2:MODULE_9:g2:a0:b_20\
	\preCounter_2:MODULE_9:g2:a0:b_19\
	\preCounter_2:MODULE_9:g2:a0:b_18\
	\preCounter_2:MODULE_9:g2:a0:b_17\
	\preCounter_2:MODULE_9:g2:a0:b_16\
	\preCounter_2:MODULE_9:g2:a0:b_15\
	\preCounter_2:MODULE_9:g2:a0:b_14\
	\preCounter_2:MODULE_9:g2:a0:b_13\
	\preCounter_2:MODULE_9:g2:a0:b_12\
	\preCounter_2:MODULE_9:g2:a0:b_11\
	\preCounter_2:MODULE_9:g2:a0:b_10\
	\preCounter_2:MODULE_9:g2:a0:b_9\
	\preCounter_2:MODULE_9:g2:a0:b_8\
	\preCounter_2:MODULE_9:g2:a0:b_7\
	\preCounter_2:MODULE_9:g2:a0:b_6\
	\preCounter_2:MODULE_9:g2:a0:b_5\
	\preCounter_2:MODULE_9:g2:a0:b_4\
	\preCounter_2:MODULE_9:g2:a0:b_3\
	\preCounter_2:MODULE_9:g2:a0:b_2\
	\preCounter_2:MODULE_9:g2:a0:b_1\
	\preCounter_2:MODULE_9:g2:a0:b_0\
	\preCounter_2:MODULE_9:g2:a0:s_31\
	\preCounter_2:MODULE_9:g2:a0:s_30\
	\preCounter_2:MODULE_9:g2:a0:s_29\
	\preCounter_2:MODULE_9:g2:a0:s_28\
	\preCounter_2:MODULE_9:g2:a0:s_27\
	\preCounter_2:MODULE_9:g2:a0:s_26\
	\preCounter_2:MODULE_9:g2:a0:s_25\
	\preCounter_2:MODULE_9:g2:a0:s_24\
	\preCounter_2:MODULE_9:g2:a0:s_23\
	\preCounter_2:MODULE_9:g2:a0:s_22\
	\preCounter_2:MODULE_9:g2:a0:s_21\
	\preCounter_2:MODULE_9:g2:a0:s_20\
	\preCounter_2:MODULE_9:g2:a0:s_19\
	\preCounter_2:MODULE_9:g2:a0:s_18\
	\preCounter_2:MODULE_9:g2:a0:s_17\
	\preCounter_2:MODULE_9:g2:a0:s_16\
	\preCounter_2:MODULE_9:g2:a0:s_15\
	\preCounter_2:MODULE_9:g2:a0:s_14\
	\preCounter_2:MODULE_9:g2:a0:s_13\
	\preCounter_2:MODULE_9:g2:a0:s_12\
	\preCounter_2:MODULE_9:g2:a0:s_11\
	\preCounter_2:MODULE_9:g2:a0:s_10\
	\preCounter_2:MODULE_9:g2:a0:s_9\
	\preCounter_2:MODULE_9:g2:a0:s_8\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Counter_2:MODULE_10:b_31\
	\Counter_2:MODULE_10:b_30\
	\Counter_2:MODULE_10:b_29\
	\Counter_2:MODULE_10:b_28\
	\Counter_2:MODULE_10:b_27\
	\Counter_2:MODULE_10:b_26\
	\Counter_2:MODULE_10:b_25\
	\Counter_2:MODULE_10:b_24\
	\Counter_2:MODULE_10:b_23\
	\Counter_2:MODULE_10:b_22\
	\Counter_2:MODULE_10:b_21\
	\Counter_2:MODULE_10:b_20\
	\Counter_2:MODULE_10:b_19\
	\Counter_2:MODULE_10:b_18\
	\Counter_2:MODULE_10:b_17\
	\Counter_2:MODULE_10:b_16\
	\Counter_2:MODULE_10:b_15\
	\Counter_2:MODULE_10:b_14\
	\Counter_2:MODULE_10:b_13\
	\Counter_2:MODULE_10:b_12\
	\Counter_2:MODULE_10:b_11\
	\Counter_2:MODULE_10:b_10\
	\Counter_2:MODULE_10:b_9\
	\Counter_2:MODULE_10:b_8\
	\Counter_2:MODULE_10:b_7\
	\Counter_2:MODULE_10:b_6\
	\Counter_2:MODULE_10:b_5\
	\Counter_2:MODULE_10:b_4\
	\Counter_2:MODULE_10:b_3\
	\Counter_2:MODULE_10:b_2\
	\Counter_2:MODULE_10:b_1\
	\Counter_2:MODULE_10:b_0\
	\Counter_2:MODULE_10:g2:a0:a_31\
	\Counter_2:MODULE_10:g2:a0:a_30\
	\Counter_2:MODULE_10:g2:a0:a_29\
	\Counter_2:MODULE_10:g2:a0:a_28\
	\Counter_2:MODULE_10:g2:a0:a_27\
	\Counter_2:MODULE_10:g2:a0:a_26\
	\Counter_2:MODULE_10:g2:a0:a_25\
	\Counter_2:MODULE_10:g2:a0:a_24\
	\Counter_2:MODULE_10:g2:a0:b_31\
	\Counter_2:MODULE_10:g2:a0:b_30\
	\Counter_2:MODULE_10:g2:a0:b_29\
	\Counter_2:MODULE_10:g2:a0:b_28\
	\Counter_2:MODULE_10:g2:a0:b_27\
	\Counter_2:MODULE_10:g2:a0:b_26\
	\Counter_2:MODULE_10:g2:a0:b_25\
	\Counter_2:MODULE_10:g2:a0:b_24\
	\Counter_2:MODULE_10:g2:a0:b_23\
	\Counter_2:MODULE_10:g2:a0:b_22\
	\Counter_2:MODULE_10:g2:a0:b_21\
	\Counter_2:MODULE_10:g2:a0:b_20\
	\Counter_2:MODULE_10:g2:a0:b_19\
	\Counter_2:MODULE_10:g2:a0:b_18\
	\Counter_2:MODULE_10:g2:a0:b_17\
	\Counter_2:MODULE_10:g2:a0:b_16\
	\Counter_2:MODULE_10:g2:a0:b_15\
	\Counter_2:MODULE_10:g2:a0:b_14\
	\Counter_2:MODULE_10:g2:a0:b_13\
	\Counter_2:MODULE_10:g2:a0:b_12\
	\Counter_2:MODULE_10:g2:a0:b_11\
	\Counter_2:MODULE_10:g2:a0:b_10\
	\Counter_2:MODULE_10:g2:a0:b_9\
	\Counter_2:MODULE_10:g2:a0:b_8\
	\Counter_2:MODULE_10:g2:a0:b_7\
	\Counter_2:MODULE_10:g2:a0:b_6\
	\Counter_2:MODULE_10:g2:a0:b_5\
	\Counter_2:MODULE_10:g2:a0:b_4\
	\Counter_2:MODULE_10:g2:a0:b_3\
	\Counter_2:MODULE_10:g2:a0:b_2\
	\Counter_2:MODULE_10:g2:a0:b_1\
	\Counter_2:MODULE_10:g2:a0:b_0\
	\Counter_2:MODULE_10:g2:a0:s_31\
	\Counter_2:MODULE_10:g2:a0:s_30\
	\Counter_2:MODULE_10:g2:a0:s_29\
	\Counter_2:MODULE_10:g2:a0:s_28\
	\Counter_2:MODULE_10:g2:a0:s_27\
	\Counter_2:MODULE_10:g2:a0:s_26\
	\Counter_2:MODULE_10:g2:a0:s_25\
	\Counter_2:MODULE_10:g2:a0:s_24\
	\Counter_2:MODULE_10:g2:a0:s_23\
	\Counter_2:MODULE_10:g2:a0:s_22\
	\Counter_2:MODULE_10:g2:a0:s_21\
	\Counter_2:MODULE_10:g2:a0:s_20\
	\Counter_2:MODULE_10:g2:a0:s_19\
	\Counter_2:MODULE_10:g2:a0:s_18\
	\Counter_2:MODULE_10:g2:a0:s_17\
	\Counter_2:MODULE_10:g2:a0:s_16\
	\Counter_2:MODULE_10:g2:a0:s_15\
	\Counter_2:MODULE_10:g2:a0:s_14\
	\Counter_2:MODULE_10:g2:a0:s_13\
	\Counter_2:MODULE_10:g2:a0:s_12\
	\Counter_2:MODULE_10:g2:a0:s_11\
	\Counter_2:MODULE_10:g2:a0:s_10\
	\Counter_2:MODULE_10:g2:a0:s_9\
	\Counter_2:MODULE_10:g2:a0:s_8\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Counter_1:MODULE_11:b_31\
	\Counter_1:MODULE_11:b_30\
	\Counter_1:MODULE_11:b_29\
	\Counter_1:MODULE_11:b_28\
	\Counter_1:MODULE_11:b_27\
	\Counter_1:MODULE_11:b_26\
	\Counter_1:MODULE_11:b_25\
	\Counter_1:MODULE_11:b_24\
	\Counter_1:MODULE_11:b_23\
	\Counter_1:MODULE_11:b_22\
	\Counter_1:MODULE_11:b_21\
	\Counter_1:MODULE_11:b_20\
	\Counter_1:MODULE_11:b_19\
	\Counter_1:MODULE_11:b_18\
	\Counter_1:MODULE_11:b_17\
	\Counter_1:MODULE_11:b_16\
	\Counter_1:MODULE_11:b_15\
	\Counter_1:MODULE_11:b_14\
	\Counter_1:MODULE_11:b_13\
	\Counter_1:MODULE_11:b_12\
	\Counter_1:MODULE_11:b_11\
	\Counter_1:MODULE_11:b_10\
	\Counter_1:MODULE_11:b_9\
	\Counter_1:MODULE_11:b_8\
	\Counter_1:MODULE_11:b_7\
	\Counter_1:MODULE_11:b_6\
	\Counter_1:MODULE_11:b_5\
	\Counter_1:MODULE_11:b_4\
	\Counter_1:MODULE_11:b_3\
	\Counter_1:MODULE_11:b_2\
	\Counter_1:MODULE_11:b_1\
	\Counter_1:MODULE_11:b_0\
	\Counter_1:MODULE_11:g2:a0:a_31\
	\Counter_1:MODULE_11:g2:a0:a_30\
	\Counter_1:MODULE_11:g2:a0:a_29\
	\Counter_1:MODULE_11:g2:a0:a_28\
	\Counter_1:MODULE_11:g2:a0:a_27\
	\Counter_1:MODULE_11:g2:a0:a_26\
	\Counter_1:MODULE_11:g2:a0:a_25\
	\Counter_1:MODULE_11:g2:a0:a_24\
	\Counter_1:MODULE_11:g2:a0:b_31\
	\Counter_1:MODULE_11:g2:a0:b_30\
	\Counter_1:MODULE_11:g2:a0:b_29\
	\Counter_1:MODULE_11:g2:a0:b_28\
	\Counter_1:MODULE_11:g2:a0:b_27\
	\Counter_1:MODULE_11:g2:a0:b_26\
	\Counter_1:MODULE_11:g2:a0:b_25\
	\Counter_1:MODULE_11:g2:a0:b_24\
	\Counter_1:MODULE_11:g2:a0:b_23\
	\Counter_1:MODULE_11:g2:a0:b_22\
	\Counter_1:MODULE_11:g2:a0:b_21\
	\Counter_1:MODULE_11:g2:a0:b_20\
	\Counter_1:MODULE_11:g2:a0:b_19\
	\Counter_1:MODULE_11:g2:a0:b_18\
	\Counter_1:MODULE_11:g2:a0:b_17\
	\Counter_1:MODULE_11:g2:a0:b_16\
	\Counter_1:MODULE_11:g2:a0:b_15\
	\Counter_1:MODULE_11:g2:a0:b_14\
	\Counter_1:MODULE_11:g2:a0:b_13\
	\Counter_1:MODULE_11:g2:a0:b_12\
	\Counter_1:MODULE_11:g2:a0:b_11\
	\Counter_1:MODULE_11:g2:a0:b_10\
	\Counter_1:MODULE_11:g2:a0:b_9\
	\Counter_1:MODULE_11:g2:a0:b_8\
	\Counter_1:MODULE_11:g2:a0:b_7\
	\Counter_1:MODULE_11:g2:a0:b_6\
	\Counter_1:MODULE_11:g2:a0:b_5\
	\Counter_1:MODULE_11:g2:a0:b_4\
	\Counter_1:MODULE_11:g2:a0:b_3\
	\Counter_1:MODULE_11:g2:a0:b_2\
	\Counter_1:MODULE_11:g2:a0:b_1\
	\Counter_1:MODULE_11:g2:a0:b_0\
	\Counter_1:MODULE_11:g2:a0:s_31\
	\Counter_1:MODULE_11:g2:a0:s_30\
	\Counter_1:MODULE_11:g2:a0:s_29\
	\Counter_1:MODULE_11:g2:a0:s_28\
	\Counter_1:MODULE_11:g2:a0:s_27\
	\Counter_1:MODULE_11:g2:a0:s_26\
	\Counter_1:MODULE_11:g2:a0:s_25\
	\Counter_1:MODULE_11:g2:a0:s_24\
	\Counter_1:MODULE_11:g2:a0:s_23\
	\Counter_1:MODULE_11:g2:a0:s_22\
	\Counter_1:MODULE_11:g2:a0:s_21\
	\Counter_1:MODULE_11:g2:a0:s_20\
	\Counter_1:MODULE_11:g2:a0:s_19\
	\Counter_1:MODULE_11:g2:a0:s_18\
	\Counter_1:MODULE_11:g2:a0:s_17\
	\Counter_1:MODULE_11:g2:a0:s_16\
	\Counter_1:MODULE_11:g2:a0:s_15\
	\Counter_1:MODULE_11:g2:a0:s_14\
	\Counter_1:MODULE_11:g2:a0:s_13\
	\Counter_1:MODULE_11:g2:a0:s_12\
	\Counter_1:MODULE_11:g2:a0:s_11\
	\Counter_1:MODULE_11:g2:a0:s_10\
	\Counter_1:MODULE_11:g2:a0:s_9\
	\Counter_1:MODULE_11:g2:a0:s_8\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Counter_3:MODULE_12:b_31\
	\Counter_3:MODULE_12:b_30\
	\Counter_3:MODULE_12:b_29\
	\Counter_3:MODULE_12:b_28\
	\Counter_3:MODULE_12:b_27\
	\Counter_3:MODULE_12:b_26\
	\Counter_3:MODULE_12:b_25\
	\Counter_3:MODULE_12:b_24\
	\Counter_3:MODULE_12:b_23\
	\Counter_3:MODULE_12:b_22\
	\Counter_3:MODULE_12:b_21\
	\Counter_3:MODULE_12:b_20\
	\Counter_3:MODULE_12:b_19\
	\Counter_3:MODULE_12:b_18\
	\Counter_3:MODULE_12:b_17\
	\Counter_3:MODULE_12:b_16\
	\Counter_3:MODULE_12:b_15\
	\Counter_3:MODULE_12:b_14\
	\Counter_3:MODULE_12:b_13\
	\Counter_3:MODULE_12:b_12\
	\Counter_3:MODULE_12:b_11\
	\Counter_3:MODULE_12:b_10\
	\Counter_3:MODULE_12:b_9\
	\Counter_3:MODULE_12:b_8\
	\Counter_3:MODULE_12:b_7\
	\Counter_3:MODULE_12:b_6\
	\Counter_3:MODULE_12:b_5\
	\Counter_3:MODULE_12:b_4\
	\Counter_3:MODULE_12:b_3\
	\Counter_3:MODULE_12:b_2\
	\Counter_3:MODULE_12:b_1\
	\Counter_3:MODULE_12:b_0\
	\Counter_3:MODULE_12:g2:a0:a_31\
	\Counter_3:MODULE_12:g2:a0:a_30\
	\Counter_3:MODULE_12:g2:a0:a_29\
	\Counter_3:MODULE_12:g2:a0:a_28\
	\Counter_3:MODULE_12:g2:a0:a_27\
	\Counter_3:MODULE_12:g2:a0:a_26\
	\Counter_3:MODULE_12:g2:a0:a_25\
	\Counter_3:MODULE_12:g2:a0:a_24\
	\Counter_3:MODULE_12:g2:a0:b_31\
	\Counter_3:MODULE_12:g2:a0:b_30\
	\Counter_3:MODULE_12:g2:a0:b_29\
	\Counter_3:MODULE_12:g2:a0:b_28\
	\Counter_3:MODULE_12:g2:a0:b_27\
	\Counter_3:MODULE_12:g2:a0:b_26\
	\Counter_3:MODULE_12:g2:a0:b_25\
	\Counter_3:MODULE_12:g2:a0:b_24\
	\Counter_3:MODULE_12:g2:a0:b_23\
	\Counter_3:MODULE_12:g2:a0:b_22\
	\Counter_3:MODULE_12:g2:a0:b_21\
	\Counter_3:MODULE_12:g2:a0:b_20\
	\Counter_3:MODULE_12:g2:a0:b_19\
	\Counter_3:MODULE_12:g2:a0:b_18\
	\Counter_3:MODULE_12:g2:a0:b_17\
	\Counter_3:MODULE_12:g2:a0:b_16\
	\Counter_3:MODULE_12:g2:a0:b_15\
	\Counter_3:MODULE_12:g2:a0:b_14\
	\Counter_3:MODULE_12:g2:a0:b_13\
	\Counter_3:MODULE_12:g2:a0:b_12\
	\Counter_3:MODULE_12:g2:a0:b_11\
	\Counter_3:MODULE_12:g2:a0:b_10\
	\Counter_3:MODULE_12:g2:a0:b_9\
	\Counter_3:MODULE_12:g2:a0:b_8\
	\Counter_3:MODULE_12:g2:a0:b_7\
	\Counter_3:MODULE_12:g2:a0:b_6\
	\Counter_3:MODULE_12:g2:a0:b_5\
	\Counter_3:MODULE_12:g2:a0:b_4\
	\Counter_3:MODULE_12:g2:a0:b_3\
	\Counter_3:MODULE_12:g2:a0:b_2\
	\Counter_3:MODULE_12:g2:a0:b_1\
	\Counter_3:MODULE_12:g2:a0:b_0\
	\Counter_3:MODULE_12:g2:a0:s_31\
	\Counter_3:MODULE_12:g2:a0:s_30\
	\Counter_3:MODULE_12:g2:a0:s_29\
	\Counter_3:MODULE_12:g2:a0:s_28\
	\Counter_3:MODULE_12:g2:a0:s_27\
	\Counter_3:MODULE_12:g2:a0:s_26\
	\Counter_3:MODULE_12:g2:a0:s_25\
	\Counter_3:MODULE_12:g2:a0:s_24\
	\Counter_3:MODULE_12:g2:a0:s_23\
	\Counter_3:MODULE_12:g2:a0:s_22\
	\Counter_3:MODULE_12:g2:a0:s_21\
	\Counter_3:MODULE_12:g2:a0:s_20\
	\Counter_3:MODULE_12:g2:a0:s_19\
	\Counter_3:MODULE_12:g2:a0:s_18\
	\Counter_3:MODULE_12:g2:a0:s_17\
	\Counter_3:MODULE_12:g2:a0:s_16\
	\Counter_3:MODULE_12:g2:a0:s_15\
	\Counter_3:MODULE_12:g2:a0:s_14\
	\Counter_3:MODULE_12:g2:a0:s_13\
	\Counter_3:MODULE_12:g2:a0:s_12\
	\Counter_3:MODULE_12:g2:a0:s_11\
	\Counter_3:MODULE_12:g2:a0:s_10\
	\Counter_3:MODULE_12:g2:a0:s_9\
	\Counter_3:MODULE_12:g2:a0:s_8\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13727
	Net_13724
	\PWM_1:Net_114\
	\MODULE_13:g1:a0:gx:u0:albi_3\
	\MODULE_13:g1:a0:gx:u0:agbi_3\
	\MODULE_13:g1:a0:gx:u0:albi_2\
	\MODULE_13:g1:a0:gx:u0:agbi_2\
	\MODULE_13:g1:a0:gx:u0:albi_1\
	\MODULE_13:g1:a0:gx:u0:agbi_1\
	\MODULE_13:g1:a0:gx:u0:albi_0\
	\MODULE_13:g1:a0:gx:u0:agbi_0\
	\MODULE_13:g1:a0:xneq\
	\MODULE_13:g1:a0:xlt\
	\MODULE_13:g1:a0:xlte\
	\MODULE_13:g1:a0:xgt\
	\MODULE_13:g1:a0:xgte\
	\MODULE_13:lt\
	\MODULE_13:gt\
	\MODULE_13:gte\
	\MODULE_13:lte\
	\MODULE_13:neq\
	\MODULE_14:g1:a0:gx:u0:albi_3\
	\MODULE_14:g1:a0:gx:u0:agbi_3\
	\MODULE_14:g1:a0:gx:u0:albi_2\
	\MODULE_14:g1:a0:gx:u0:agbi_2\
	\MODULE_14:g1:a0:gx:u0:albi_1\
	\MODULE_14:g1:a0:gx:u0:agbi_1\
	\MODULE_14:g1:a0:gx:u0:albi_0\
	\MODULE_14:g1:a0:gx:u0:agbi_0\
	\MODULE_14:g1:a0:xneq\
	\MODULE_14:g1:a0:xlt\
	\MODULE_14:g1:a0:xlte\
	\MODULE_14:g1:a0:xgt\
	\MODULE_14:g1:a0:xgte\
	\MODULE_14:lt\
	\MODULE_14:gt\
	\MODULE_14:gte\
	\MODULE_14:lte\
	\MODULE_14:neq\
	\MODULE_15:g1:a0:gx:u0:albi_3\
	\MODULE_15:g1:a0:gx:u0:agbi_3\
	\MODULE_15:g1:a0:gx:u0:albi_2\
	\MODULE_15:g1:a0:gx:u0:agbi_2\
	\MODULE_15:g1:a0:gx:u0:albi_1\
	\MODULE_15:g1:a0:gx:u0:agbi_1\
	\MODULE_15:g1:a0:gx:u0:albi_0\
	\MODULE_15:g1:a0:gx:u0:agbi_0\
	\MODULE_15:g1:a0:xneq\
	\MODULE_15:g1:a0:xlt\
	\MODULE_15:g1:a0:xlte\
	\MODULE_15:g1:a0:xgt\
	\MODULE_15:g1:a0:xgte\
	\MODULE_15:lt\
	\MODULE_15:gt\
	\MODULE_15:gte\
	\MODULE_15:lte\
	\MODULE_15:neq\
	\MODULE_16:g1:a0:gx:u0:albi_3\
	\MODULE_16:g1:a0:gx:u0:agbi_3\
	\MODULE_16:g1:a0:gx:u0:albi_2\
	\MODULE_16:g1:a0:gx:u0:agbi_2\
	\MODULE_16:g1:a0:gx:u0:albi_1\
	\MODULE_16:g1:a0:gx:u0:agbi_1\
	\MODULE_16:g1:a0:gx:u0:albi_0\
	\MODULE_16:g1:a0:gx:u0:agbi_0\
	\MODULE_16:g1:a0:xneq\
	\MODULE_16:g1:a0:xlt\
	\MODULE_16:g1:a0:xlte\
	\MODULE_16:g1:a0:xgt\
	\MODULE_16:g1:a0:xgte\
	\MODULE_16:lt\
	\MODULE_16:gt\
	\MODULE_16:gte\
	\MODULE_16:lte\
	\MODULE_16:neq\
	\MODULE_17:g1:a0:gx:u0:albi_3\
	\MODULE_17:g1:a0:gx:u0:agbi_3\
	\MODULE_17:g1:a0:gx:u0:albi_2\
	\MODULE_17:g1:a0:gx:u0:agbi_2\
	\MODULE_17:g1:a0:gx:u0:albi_1\
	\MODULE_17:g1:a0:gx:u0:agbi_1\
	\MODULE_17:g1:a0:gx:u0:albi_0\
	\MODULE_17:g1:a0:gx:u0:agbi_0\
	\MODULE_17:g1:a0:xneq\
	\MODULE_17:g1:a0:xlt\
	\MODULE_17:g1:a0:xlte\
	\MODULE_17:g1:a0:xgt\
	\MODULE_17:g1:a0:xgte\
	\MODULE_17:lt\
	\MODULE_17:gt\
	\MODULE_17:gte\
	\MODULE_17:lte\
	\MODULE_17:neq\
	\MODULE_18:g1:a0:gx:u0:albi_3\
	\MODULE_18:g1:a0:gx:u0:agbi_3\
	\MODULE_18:g1:a0:gx:u0:albi_2\
	\MODULE_18:g1:a0:gx:u0:agbi_2\
	\MODULE_18:g1:a0:gx:u0:albi_1\
	\MODULE_18:g1:a0:gx:u0:agbi_1\
	\MODULE_18:g1:a0:gx:u0:albi_0\
	\MODULE_18:g1:a0:gx:u0:agbi_0\
	\MODULE_18:g1:a0:xneq\
	\MODULE_18:g1:a0:xlt\
	\MODULE_18:g1:a0:xlte\
	\MODULE_18:g1:a0:xgt\
	\MODULE_18:g1:a0:xgte\
	\MODULE_18:lt\
	\MODULE_18:gt\
	\MODULE_18:gte\
	\MODULE_18:lte\
	\MODULE_18:neq\
	\MODULE_19:g1:a0:gx:u0:albi_1\
	\MODULE_19:g1:a0:gx:u0:agbi_1\
	\MODULE_19:g1:a0:gx:u0:lt_0\
	\MODULE_19:g1:a0:gx:u0:gt_0\
	\MODULE_19:g1:a0:gx:u0:lt_1\
	\MODULE_19:g1:a0:gx:u0:gt_1\
	\MODULE_19:g1:a0:gx:u0:lti_0\
	\MODULE_19:g1:a0:gx:u0:gti_0\
	\MODULE_19:g1:a0:gx:u0:albi_0\
	\MODULE_19:g1:a0:gx:u0:agbi_0\
	\MODULE_19:g1:a0:xneq\
	\MODULE_19:g1:a0:xlt\
	\MODULE_19:g1:a0:xlte\
	\MODULE_19:g1:a0:xgt\
	\MODULE_19:g1:a0:xgte\
	\MODULE_19:lt\
	\MODULE_19:gt\
	\MODULE_19:gte\
	\MODULE_19:lte\
	\MODULE_19:neq\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_7_31\
	\BasicCounter_1:add_vi_vv_MODGEN_7_30\
	\BasicCounter_1:add_vi_vv_MODGEN_7_29\
	\BasicCounter_1:add_vi_vv_MODGEN_7_28\
	\BasicCounter_1:add_vi_vv_MODGEN_7_27\
	\BasicCounter_1:add_vi_vv_MODGEN_7_26\
	\BasicCounter_1:add_vi_vv_MODGEN_7_25\
	\BasicCounter_1:add_vi_vv_MODGEN_7_24\
	\BasicCounter_1:add_vi_vv_MODGEN_7_23\
	\BasicCounter_1:add_vi_vv_MODGEN_7_22\
	\BasicCounter_1:add_vi_vv_MODGEN_7_21\
	\BasicCounter_1:add_vi_vv_MODGEN_7_20\
	\BasicCounter_1:add_vi_vv_MODGEN_7_19\
	\BasicCounter_1:add_vi_vv_MODGEN_7_18\
	\BasicCounter_1:add_vi_vv_MODGEN_7_17\
	\BasicCounter_1:add_vi_vv_MODGEN_7_16\
	\BasicCounter_1:add_vi_vv_MODGEN_7_15\
	\BasicCounter_1:add_vi_vv_MODGEN_7_14\
	\BasicCounter_1:add_vi_vv_MODGEN_7_13\
	\BasicCounter_1:add_vi_vv_MODGEN_7_12\
	\BasicCounter_1:add_vi_vv_MODGEN_7_11\
	\BasicCounter_1:add_vi_vv_MODGEN_7_10\
	\BasicCounter_1:add_vi_vv_MODGEN_7_9\
	\BasicCounter_1:add_vi_vv_MODGEN_7_8\
	\BasicCounter_1:add_vi_vv_MODGEN_7_7\
	\BasicCounter_1:add_vi_vv_MODGEN_7_6\
	\BasicCounter_1:add_vi_vv_MODGEN_7_5\
	\BasicCounter_1:add_vi_vv_MODGEN_7_4\
	\BasicCounter_1:add_vi_vv_MODGEN_7_3\
	\BasicCounter_1:add_vi_vv_MODGEN_7_2\
	\preCounter_3:add_vi_vv_MODGEN_11_31\
	\preCounter_3:add_vi_vv_MODGEN_11_30\
	\preCounter_3:add_vi_vv_MODGEN_11_29\
	\preCounter_3:add_vi_vv_MODGEN_11_28\
	\preCounter_3:add_vi_vv_MODGEN_11_27\
	\preCounter_3:add_vi_vv_MODGEN_11_26\
	\preCounter_3:add_vi_vv_MODGEN_11_25\
	\preCounter_3:add_vi_vv_MODGEN_11_24\
	\preCounter_3:add_vi_vv_MODGEN_11_23\
	\preCounter_3:add_vi_vv_MODGEN_11_22\
	\preCounter_3:add_vi_vv_MODGEN_11_21\
	\preCounter_3:add_vi_vv_MODGEN_11_20\
	\preCounter_3:add_vi_vv_MODGEN_11_19\
	\preCounter_3:add_vi_vv_MODGEN_11_18\
	\preCounter_3:add_vi_vv_MODGEN_11_17\
	\preCounter_3:add_vi_vv_MODGEN_11_16\
	\preCounter_3:add_vi_vv_MODGEN_11_15\
	\preCounter_3:add_vi_vv_MODGEN_11_14\
	\preCounter_3:add_vi_vv_MODGEN_11_13\
	\preCounter_3:add_vi_vv_MODGEN_11_12\
	\preCounter_3:add_vi_vv_MODGEN_11_11\
	\preCounter_3:add_vi_vv_MODGEN_11_10\
	\preCounter_3:add_vi_vv_MODGEN_11_9\
	\preCounter_3:add_vi_vv_MODGEN_11_8\
	\preCounter_1:add_vi_vv_MODGEN_12_31\
	\preCounter_1:add_vi_vv_MODGEN_12_30\
	\preCounter_1:add_vi_vv_MODGEN_12_29\
	\preCounter_1:add_vi_vv_MODGEN_12_28\
	\preCounter_1:add_vi_vv_MODGEN_12_27\
	\preCounter_1:add_vi_vv_MODGEN_12_26\
	\preCounter_1:add_vi_vv_MODGEN_12_25\
	\preCounter_1:add_vi_vv_MODGEN_12_24\
	\preCounter_1:add_vi_vv_MODGEN_12_23\
	\preCounter_1:add_vi_vv_MODGEN_12_22\
	\preCounter_1:add_vi_vv_MODGEN_12_21\
	\preCounter_1:add_vi_vv_MODGEN_12_20\
	\preCounter_1:add_vi_vv_MODGEN_12_19\
	\preCounter_1:add_vi_vv_MODGEN_12_18\
	\preCounter_1:add_vi_vv_MODGEN_12_17\
	\preCounter_1:add_vi_vv_MODGEN_12_16\
	\preCounter_1:add_vi_vv_MODGEN_12_15\
	\preCounter_1:add_vi_vv_MODGEN_12_14\
	\preCounter_1:add_vi_vv_MODGEN_12_13\
	\preCounter_1:add_vi_vv_MODGEN_12_12\
	\preCounter_1:add_vi_vv_MODGEN_12_11\
	\preCounter_1:add_vi_vv_MODGEN_12_10\
	\preCounter_1:add_vi_vv_MODGEN_12_9\
	\preCounter_1:add_vi_vv_MODGEN_12_8\
	\preCounter_2:add_vi_vv_MODGEN_13_31\
	\preCounter_2:add_vi_vv_MODGEN_13_30\
	\preCounter_2:add_vi_vv_MODGEN_13_29\
	\preCounter_2:add_vi_vv_MODGEN_13_28\
	\preCounter_2:add_vi_vv_MODGEN_13_27\
	\preCounter_2:add_vi_vv_MODGEN_13_26\
	\preCounter_2:add_vi_vv_MODGEN_13_25\
	\preCounter_2:add_vi_vv_MODGEN_13_24\
	\preCounter_2:add_vi_vv_MODGEN_13_23\
	\preCounter_2:add_vi_vv_MODGEN_13_22\
	\preCounter_2:add_vi_vv_MODGEN_13_21\
	\preCounter_2:add_vi_vv_MODGEN_13_20\
	\preCounter_2:add_vi_vv_MODGEN_13_19\
	\preCounter_2:add_vi_vv_MODGEN_13_18\
	\preCounter_2:add_vi_vv_MODGEN_13_17\
	\preCounter_2:add_vi_vv_MODGEN_13_16\
	\preCounter_2:add_vi_vv_MODGEN_13_15\
	\preCounter_2:add_vi_vv_MODGEN_13_14\
	\preCounter_2:add_vi_vv_MODGEN_13_13\
	\preCounter_2:add_vi_vv_MODGEN_13_12\
	\preCounter_2:add_vi_vv_MODGEN_13_11\
	\preCounter_2:add_vi_vv_MODGEN_13_10\
	\preCounter_2:add_vi_vv_MODGEN_13_9\
	\preCounter_2:add_vi_vv_MODGEN_13_8\
	\Counter_2:add_vi_vv_MODGEN_14_31\
	\Counter_2:add_vi_vv_MODGEN_14_30\
	\Counter_2:add_vi_vv_MODGEN_14_29\
	\Counter_2:add_vi_vv_MODGEN_14_28\
	\Counter_2:add_vi_vv_MODGEN_14_27\
	\Counter_2:add_vi_vv_MODGEN_14_26\
	\Counter_2:add_vi_vv_MODGEN_14_25\
	\Counter_2:add_vi_vv_MODGEN_14_24\
	\Counter_2:add_vi_vv_MODGEN_14_23\
	\Counter_2:add_vi_vv_MODGEN_14_22\
	\Counter_2:add_vi_vv_MODGEN_14_21\
	\Counter_2:add_vi_vv_MODGEN_14_20\
	\Counter_2:add_vi_vv_MODGEN_14_19\
	\Counter_2:add_vi_vv_MODGEN_14_18\
	\Counter_2:add_vi_vv_MODGEN_14_17\
	\Counter_2:add_vi_vv_MODGEN_14_16\
	\Counter_2:add_vi_vv_MODGEN_14_15\
	\Counter_2:add_vi_vv_MODGEN_14_14\
	\Counter_2:add_vi_vv_MODGEN_14_13\
	\Counter_2:add_vi_vv_MODGEN_14_12\
	\Counter_2:add_vi_vv_MODGEN_14_11\
	\Counter_2:add_vi_vv_MODGEN_14_10\
	\Counter_2:add_vi_vv_MODGEN_14_9\
	\Counter_2:add_vi_vv_MODGEN_14_8\
	\Counter_1:add_vi_vv_MODGEN_15_31\
	\Counter_1:add_vi_vv_MODGEN_15_30\
	\Counter_1:add_vi_vv_MODGEN_15_29\
	\Counter_1:add_vi_vv_MODGEN_15_28\
	\Counter_1:add_vi_vv_MODGEN_15_27\
	\Counter_1:add_vi_vv_MODGEN_15_26\
	\Counter_1:add_vi_vv_MODGEN_15_25\
	\Counter_1:add_vi_vv_MODGEN_15_24\
	\Counter_1:add_vi_vv_MODGEN_15_23\
	\Counter_1:add_vi_vv_MODGEN_15_22\
	\Counter_1:add_vi_vv_MODGEN_15_21\
	\Counter_1:add_vi_vv_MODGEN_15_20\
	\Counter_1:add_vi_vv_MODGEN_15_19\
	\Counter_1:add_vi_vv_MODGEN_15_18\
	\Counter_1:add_vi_vv_MODGEN_15_17\
	\Counter_1:add_vi_vv_MODGEN_15_16\
	\Counter_1:add_vi_vv_MODGEN_15_15\
	\Counter_1:add_vi_vv_MODGEN_15_14\
	\Counter_1:add_vi_vv_MODGEN_15_13\
	\Counter_1:add_vi_vv_MODGEN_15_12\
	\Counter_1:add_vi_vv_MODGEN_15_11\
	\Counter_1:add_vi_vv_MODGEN_15_10\
	\Counter_1:add_vi_vv_MODGEN_15_9\
	\Counter_1:add_vi_vv_MODGEN_15_8\
	\Counter_3:add_vi_vv_MODGEN_16_31\
	\Counter_3:add_vi_vv_MODGEN_16_30\
	\Counter_3:add_vi_vv_MODGEN_16_29\
	\Counter_3:add_vi_vv_MODGEN_16_28\
	\Counter_3:add_vi_vv_MODGEN_16_27\
	\Counter_3:add_vi_vv_MODGEN_16_26\
	\Counter_3:add_vi_vv_MODGEN_16_25\
	\Counter_3:add_vi_vv_MODGEN_16_24\
	\Counter_3:add_vi_vv_MODGEN_16_23\
	\Counter_3:add_vi_vv_MODGEN_16_22\
	\Counter_3:add_vi_vv_MODGEN_16_21\
	\Counter_3:add_vi_vv_MODGEN_16_20\
	\Counter_3:add_vi_vv_MODGEN_16_19\
	\Counter_3:add_vi_vv_MODGEN_16_18\
	\Counter_3:add_vi_vv_MODGEN_16_17\
	\Counter_3:add_vi_vv_MODGEN_16_16\
	\Counter_3:add_vi_vv_MODGEN_16_15\
	\Counter_3:add_vi_vv_MODGEN_16_14\
	\Counter_3:add_vi_vv_MODGEN_16_13\
	\Counter_3:add_vi_vv_MODGEN_16_12\
	\Counter_3:add_vi_vv_MODGEN_16_11\
	\Counter_3:add_vi_vv_MODGEN_16_10\
	\Counter_3:add_vi_vv_MODGEN_16_9\
	\Counter_3:add_vi_vv_MODGEN_16_8\

Deleted 896 User equations/components.
Deleted 174 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Count_th_Reg_2:rst\ to \Count_th_Reg_2:clk\
Aliasing \Count_th_Reg_1:clk\ to \Count_th_Reg_2:clk\
Aliasing \Count_th_Reg_1:rst\ to \Count_th_Reg_2:clk\
Aliasing zero to \Count_th_Reg_2:clk\
Aliasing one to tmpOE__Pin_3_net_0
Aliasing \Control_Reg_1:clk\ to \Count_th_Reg_2:clk\
Aliasing \Control_Reg_1:rst\ to \Count_th_Reg_2:clk\
Aliasing Net_160 to \Count_th_Reg_2:clk\
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Pin_3_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:FinalParityType_1\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:FinalParityType_0\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:tx_status_6\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:tx_status_5\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:tx_status_4\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:rx_status_1\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Count_th_Reg_2:clk\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_7\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_6\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_5\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_4\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_3\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:a_2\ to \Count_th_Reg_2:clk\
Aliasing \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing \preCount_th_Reg_3:clk\ to \Count_th_Reg_2:clk\
Aliasing \preCount_th_Reg_3:rst\ to \Count_th_Reg_2:clk\
Aliasing \preCount_th_Reg_2:clk\ to \Count_th_Reg_2:clk\
Aliasing \preCount_th_Reg_2:rst\ to \Count_th_Reg_2:clk\
Aliasing \preCount_th_Reg_1:clk\ to \Count_th_Reg_2:clk\
Aliasing \preCount_th_Reg_1:rst\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing \preCounter_1:MODULE_8:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODULE_8:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_1:MODIN7_7\ to \preCounter_Reg_1:status_7\
Aliasing \preCounter_1:MODIN7_6\ to \preCounter_Reg_1:status_6\
Aliasing \preCounter_1:MODIN7_5\ to \preCounter_Reg_1:status_5\
Aliasing \preCounter_1:MODIN7_4\ to \preCounter_Reg_1:status_4\
Aliasing \preCounter_1:MODIN7_3\ to \preCounter_Reg_1:status_3\
Aliasing \preCounter_1:MODIN7_2\ to \preCounter_Reg_1:status_2\
Aliasing \preCounter_1:MODIN7_1\ to \preCounter_Reg_1:status_1\
Aliasing \preCounter_1:MODIN7_0\ to \preCounter_Reg_1:status_0\
Aliasing \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing \preCounter_2:MODULE_9:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODULE_9:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \preCounter_2:MODIN8_7\ to \preCounter_Reg_2:status_7\
Aliasing \preCounter_2:MODIN8_6\ to \preCounter_Reg_2:status_6\
Aliasing \preCounter_2:MODIN8_5\ to \preCounter_Reg_2:status_5\
Aliasing \preCounter_2:MODIN8_4\ to \preCounter_Reg_2:status_4\
Aliasing \preCounter_2:MODIN8_3\ to \preCounter_Reg_2:status_3\
Aliasing \preCounter_2:MODIN8_2\ to \preCounter_Reg_2:status_2\
Aliasing \preCounter_2:MODIN8_1\ to \preCounter_Reg_2:status_1\
Aliasing \preCounter_2:MODIN8_0\ to \preCounter_Reg_2:status_0\
Aliasing \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing \Counter_2:MODULE_10:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing resetCounter_1_sig to resetCounter_2_sig
Aliasing \Counter_1:MODULE_11:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing resetCounter_3_sig to resetCounter_2_sig
Aliasing \Counter_3:MODULE_12:g2:a0:a_23\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_22\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_21\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_20\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_19\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_18\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_17\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_16\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_15\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_14\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_13\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_12\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_11\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_10\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_9\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:a_8\ to \Count_th_Reg_2:clk\
Aliasing \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_3_net_0
Aliasing \PWM_1:Net_113\ to tmpOE__Pin_3_net_0
Aliasing Net_276 to \Count_th_Reg_2:clk\
Aliasing tmpOE__inputPin_B_1_net_0 to tmpOE__Pin_3_net_0
Aliasing tmpOE__inputPin_A_1_net_0 to tmpOE__Pin_3_net_0
Aliasing \Count_th_Reg_3:clk\ to \Count_th_Reg_2:clk\
Aliasing \Count_th_Reg_3:rst\ to \Count_th_Reg_2:clk\
Aliasing \Counter_Reg_1:status_7\ to \Counter_1:MODIN10_7\
Aliasing \Counter_Reg_1:status_6\ to \Counter_1:MODIN10_6\
Aliasing \Counter_Reg_1:status_5\ to \Counter_1:MODIN10_5\
Aliasing \Counter_Reg_1:status_4\ to \Counter_1:MODIN10_4\
Aliasing \Counter_Reg_1:status_3\ to \Counter_1:MODIN10_3\
Aliasing \Counter_Reg_1:status_2\ to \Counter_1:MODIN10_2\
Aliasing \Counter_Reg_1:status_1\ to \Counter_1:MODIN10_1\
Aliasing \Counter_Reg_1:status_0\ to \Counter_1:MODIN10_0\
Aliasing \Counter_Reg_2:status_7\ to \Counter_2:MODIN9_7\
Aliasing \Counter_Reg_2:status_6\ to \Counter_2:MODIN9_6\
Aliasing \Counter_Reg_2:status_5\ to \Counter_2:MODIN9_5\
Aliasing \Counter_Reg_2:status_4\ to \Counter_2:MODIN9_4\
Aliasing \Counter_Reg_2:status_3\ to \Counter_2:MODIN9_3\
Aliasing \Counter_Reg_2:status_2\ to \Counter_2:MODIN9_2\
Aliasing \Counter_Reg_2:status_1\ to \Counter_2:MODIN9_1\
Aliasing \Counter_Reg_2:status_0\ to \Counter_2:MODIN9_0\
Aliasing \Counter_Reg_3:status_7\ to \Counter_3:MODIN11_7\
Aliasing \Counter_Reg_3:status_6\ to \Counter_3:MODIN11_6\
Aliasing \Counter_Reg_3:status_5\ to \Counter_3:MODIN11_5\
Aliasing \Counter_Reg_3:status_4\ to \Counter_3:MODIN11_4\
Aliasing \Counter_Reg_3:status_3\ to \Counter_3:MODIN11_3\
Aliasing \Counter_Reg_3:status_2\ to \Counter_3:MODIN11_2\
Aliasing \Counter_Reg_3:status_1\ to \Counter_3:MODIN11_1\
Aliasing \Counter_Reg_3:status_0\ to \Counter_3:MODIN11_0\
Aliasing \preCounter_Reg_3:status_7\ to \preCounter_3:MODIN6_7\
Aliasing \preCounter_Reg_3:status_6\ to \preCounter_3:MODIN6_6\
Aliasing \preCounter_Reg_3:status_5\ to \preCounter_3:MODIN6_5\
Aliasing \preCounter_Reg_3:status_4\ to \preCounter_3:MODIN6_4\
Aliasing \preCounter_Reg_3:status_3\ to \preCounter_3:MODIN6_3\
Aliasing \preCounter_Reg_3:status_2\ to \preCounter_3:MODIN6_2\
Aliasing \preCounter_Reg_3:status_1\ to \preCounter_3:MODIN6_1\
Aliasing \preCounter_Reg_3:status_0\ to \preCounter_3:MODIN6_0\
Aliasing Net_14287_1 to tmpOE__Pin_3_net_0
Aliasing Net_14287_0 to \Count_th_Reg_2:clk\
Aliasing MODIN13_7 to \Counter_1:MODIN10_7\
Aliasing MODIN13_6 to \Counter_1:MODIN10_6\
Aliasing MODIN13_5 to \Counter_1:MODIN10_5\
Aliasing MODIN13_4 to \Counter_1:MODIN10_4\
Aliasing MODIN13_3 to \Counter_1:MODIN10_3\
Aliasing MODIN13_2 to \Counter_1:MODIN10_2\
Aliasing MODIN13_1 to \Counter_1:MODIN10_1\
Aliasing MODIN13_0 to \Counter_1:MODIN10_0\
Aliasing \MODULE_13:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing MODIN15_7 to \preCounter_3:MODIN6_7\
Aliasing MODIN15_6 to \preCounter_3:MODIN6_6\
Aliasing MODIN15_5 to \preCounter_3:MODIN6_5\
Aliasing MODIN15_4 to \preCounter_3:MODIN6_4\
Aliasing MODIN15_3 to \preCounter_3:MODIN6_3\
Aliasing MODIN15_2 to \preCounter_3:MODIN6_2\
Aliasing MODIN15_1 to \preCounter_3:MODIN6_1\
Aliasing MODIN15_0 to \preCounter_3:MODIN6_0\
Aliasing \MODULE_14:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing MODIN17_7 to \preCounter_Reg_2:status_7\
Aliasing MODIN17_6 to \preCounter_Reg_2:status_6\
Aliasing MODIN17_5 to \preCounter_Reg_2:status_5\
Aliasing MODIN17_4 to \preCounter_Reg_2:status_4\
Aliasing MODIN17_3 to \preCounter_Reg_2:status_3\
Aliasing MODIN17_2 to \preCounter_Reg_2:status_2\
Aliasing MODIN17_1 to \preCounter_Reg_2:status_1\
Aliasing MODIN17_0 to \preCounter_Reg_2:status_0\
Aliasing \MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing MODIN19_7 to \preCounter_Reg_1:status_7\
Aliasing MODIN19_6 to \preCounter_Reg_1:status_6\
Aliasing MODIN19_5 to \preCounter_Reg_1:status_5\
Aliasing MODIN19_4 to \preCounter_Reg_1:status_4\
Aliasing MODIN19_3 to \preCounter_Reg_1:status_3\
Aliasing MODIN19_2 to \preCounter_Reg_1:status_2\
Aliasing MODIN19_1 to \preCounter_Reg_1:status_1\
Aliasing MODIN19_0 to \preCounter_Reg_1:status_0\
Aliasing \MODULE_16:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing MODIN21_7 to \Counter_2:MODIN9_7\
Aliasing MODIN21_6 to \Counter_2:MODIN9_6\
Aliasing MODIN21_5 to \Counter_2:MODIN9_5\
Aliasing MODIN21_4 to \Counter_2:MODIN9_4\
Aliasing MODIN21_3 to \Counter_2:MODIN9_3\
Aliasing MODIN21_2 to \Counter_2:MODIN9_2\
Aliasing MODIN21_1 to \Counter_2:MODIN9_1\
Aliasing MODIN21_0 to \Counter_2:MODIN9_0\
Aliasing \MODULE_17:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing MODIN22_7 to \Counter_3:MODIN11_7\
Aliasing MODIN22_6 to \Counter_3:MODIN11_6\
Aliasing MODIN22_5 to \Counter_3:MODIN11_5\
Aliasing MODIN22_4 to \Counter_3:MODIN11_4\
Aliasing MODIN22_3 to \Counter_3:MODIN11_3\
Aliasing MODIN22_2 to \Counter_3:MODIN11_2\
Aliasing MODIN22_1 to \Counter_3:MODIN11_1\
Aliasing MODIN22_0 to \Counter_3:MODIN11_0\
Aliasing \MODULE_18:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing MODIN24_1 to \BasicCounter_1:MODIN5_1\
Aliasing MODIN24_0 to \BasicCounter_1:MODIN5_0\
Aliasing \MODULE_19:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_3_net_0
Aliasing \UART_1:BUART:rx_break_status\\D\ to \Count_th_Reg_2:clk\
Removing Lhs of wire \Count_th_Reg_2:rst\[8] = \Count_th_Reg_2:clk\[7]
Removing Rhs of wire Net_11122_7[9] = \Count_th_Reg_2:control_out_7\[10]
Removing Rhs of wire Net_11122_7[9] = \Count_th_Reg_2:control_7\[26]
Removing Rhs of wire Net_11122_6[11] = \Count_th_Reg_2:control_out_6\[12]
Removing Rhs of wire Net_11122_6[11] = \Count_th_Reg_2:control_6\[27]
Removing Rhs of wire Net_11122_5[13] = \Count_th_Reg_2:control_out_5\[14]
Removing Rhs of wire Net_11122_5[13] = \Count_th_Reg_2:control_5\[28]
Removing Rhs of wire Net_11122_4[15] = \Count_th_Reg_2:control_out_4\[16]
Removing Rhs of wire Net_11122_4[15] = \Count_th_Reg_2:control_4\[29]
Removing Rhs of wire Net_11122_3[17] = \Count_th_Reg_2:control_out_3\[18]
Removing Rhs of wire Net_11122_3[17] = \Count_th_Reg_2:control_3\[30]
Removing Rhs of wire Net_11122_2[19] = \Count_th_Reg_2:control_out_2\[20]
Removing Rhs of wire Net_11122_2[19] = \Count_th_Reg_2:control_2\[31]
Removing Rhs of wire Net_11122_1[21] = \Count_th_Reg_2:control_out_1\[22]
Removing Rhs of wire Net_11122_1[21] = \Count_th_Reg_2:control_1\[32]
Removing Rhs of wire Net_11122_0[23] = \Count_th_Reg_2:control_out_0\[24]
Removing Rhs of wire Net_11122_0[23] = \Count_th_Reg_2:control_0\[33]
Removing Lhs of wire \Count_th_Reg_1:clk\[34] = \Count_th_Reg_2:clk\[7]
Removing Lhs of wire \Count_th_Reg_1:rst\[35] = \Count_th_Reg_2:clk\[7]
Removing Rhs of wire Net_14225_7[36] = \Count_th_Reg_1:control_out_7\[37]
Removing Rhs of wire Net_14225_7[36] = \Count_th_Reg_1:control_7\[53]
Removing Rhs of wire Net_14225_6[38] = \Count_th_Reg_1:control_out_6\[39]
Removing Rhs of wire Net_14225_6[38] = \Count_th_Reg_1:control_6\[54]
Removing Rhs of wire Net_14225_5[40] = \Count_th_Reg_1:control_out_5\[41]
Removing Rhs of wire Net_14225_5[40] = \Count_th_Reg_1:control_5\[55]
Removing Rhs of wire Net_14225_4[42] = \Count_th_Reg_1:control_out_4\[43]
Removing Rhs of wire Net_14225_4[42] = \Count_th_Reg_1:control_4\[56]
Removing Rhs of wire Net_14225_3[44] = \Count_th_Reg_1:control_out_3\[45]
Removing Rhs of wire Net_14225_3[44] = \Count_th_Reg_1:control_3\[57]
Removing Rhs of wire Net_14225_2[46] = \Count_th_Reg_1:control_out_2\[47]
Removing Rhs of wire Net_14225_2[46] = \Count_th_Reg_1:control_2\[58]
Removing Rhs of wire Net_14225_1[48] = \Count_th_Reg_1:control_out_1\[49]
Removing Rhs of wire Net_14225_1[48] = \Count_th_Reg_1:control_1\[59]
Removing Rhs of wire Net_14225_0[50] = \Count_th_Reg_1:control_out_0\[51]
Removing Rhs of wire Net_14225_0[50] = \Count_th_Reg_1:control_0\[60]
Removing Rhs of wire Net_261[65] = \PWM_1:Net_57\[2023]
Removing Rhs of wire zero[69] = \Count_th_Reg_2:clk\[7]
Removing Lhs of wire one[70] = tmpOE__Pin_3_net_0[64]
Removing Rhs of wire Count_1_overflow_sig[72] = cmp_vv_vv_MODGEN_1[73]
Removing Rhs of wire Count_1_overflow_sig[72] = \MODULE_13:g1:a0:xeq\[2232]
Removing Rhs of wire Count_1_overflow_sig[72] = \MODULE_13:g1:a0:gx:u0:aeqb_1\[2195]
Removing Lhs of wire \Control_Reg_1:clk\[76] = zero[69]
Removing Lhs of wire \Control_Reg_1:rst\[77] = zero[69]
Removing Rhs of wire reset_sig[78] = \Control_Reg_1:control_out_0\[79]
Removing Rhs of wire reset_sig[78] = \Control_Reg_1:control_0\[102]
Removing Rhs of wire enable_sig[80] = \Control_Reg_1:control_out_1\[81]
Removing Rhs of wire enable_sig[80] = \Control_Reg_1:control_1\[101]
Removing Lhs of wire Net_160[103] = zero[69]
Removing Rhs of wire Net_294[105] = \UART_1:BUART:rx_interrupt_out\[138]
Removing Lhs of wire tmpOE__Tx_1_net_0[107] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire tmpOE__Rx_1_net_0[114] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:Net_61\[121] = \UART_1:Net_9\[120]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[125] = zero[69]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[126] = zero[69]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[127] = zero[69]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[128] = zero[69]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[129] = zero[69]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[130] = zero[69]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[131] = zero[69]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[132] = zero[69]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[142] = \UART_1:BUART:tx_bitclk_dp\[178]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[188] = \UART_1:BUART:tx_counter_dp\[179]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[189] = zero[69]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[190] = zero[69]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[191] = zero[69]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[193] = \UART_1:BUART:tx_fifo_empty\[156]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[195] = \UART_1:BUART:tx_fifo_notfull\[155]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[255] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[262] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[264] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[265] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[290]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[266] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[267] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[268]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[268] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[269] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[270]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[270] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[276] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[277] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[278] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[279] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[280] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[281] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[282] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[283] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[284] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[285] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[286] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[287] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[292] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[293] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[294] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[295] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[296] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[297] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[298] = \UART_1:BUART:pollcount_1\[261]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[299] = \UART_1:BUART:pollcount_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[300] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[301] = zero[69]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[308] = zero[69]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[309] = \UART_1:BUART:rx_parity_error_status\[310]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[311] = \UART_1:BUART:rx_stop_bit_error\[312]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[322] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[371]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[326] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[393]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[327] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[328] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[329] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[330] = \UART_1:BUART:sRX:MODIN4_6\[331]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[331] = \UART_1:BUART:rx_count_6\[250]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[332] = \UART_1:BUART:sRX:MODIN4_5\[333]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[333] = \UART_1:BUART:rx_count_5\[251]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[334] = \UART_1:BUART:sRX:MODIN4_4\[335]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[335] = \UART_1:BUART:rx_count_4\[252]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[336] = \UART_1:BUART:sRX:MODIN4_3\[337]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[337] = \UART_1:BUART:rx_count_3\[253]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[338] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[339] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[340] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[341] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[342] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[343] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[344] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[345] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[346] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[347] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[348] = \UART_1:BUART:rx_count_6\[250]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[349] = \UART_1:BUART:rx_count_5\[251]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[350] = \UART_1:BUART:rx_count_4\[252]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[351] = \UART_1:BUART:rx_count_3\[253]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[352] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[353] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[354] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[355] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[356] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[357] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[358] = zero[69]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[373] = \UART_1:BUART:rx_postpoll\[209]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[374] = \UART_1:BUART:rx_parity_bit\[325]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[375] = \UART_1:BUART:rx_postpoll\[209]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[376] = \UART_1:BUART:rx_parity_bit\[325]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[377] = \UART_1:BUART:rx_postpoll\[209]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[378] = \UART_1:BUART:rx_parity_bit\[325]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[380] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[381] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[379]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[382] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[379]
Removing Rhs of wire preCount_3_overflow_sig[404] = cmp_vv_vv_MODGEN_8[649]
Removing Rhs of wire preCount_3_overflow_sig[404] = \MODULE_14:g1:a0:xeq\[2362]
Removing Rhs of wire preCount_3_overflow_sig[404] = \MODULE_14:g1:a0:gx:u0:aeqb_1\[2325]
Removing Rhs of wire preCount_2_overflow_sig[406] = cmp_vv_vv_MODGEN_9[731]
Removing Rhs of wire preCount_2_overflow_sig[406] = \MODULE_15:g1:a0:xeq\[2492]
Removing Rhs of wire preCount_2_overflow_sig[406] = \MODULE_15:g1:a0:gx:u0:aeqb_1\[2455]
Removing Rhs of wire preCount_1_overflow_sig[408] = cmp_vv_vv_MODGEN_10[732]
Removing Rhs of wire preCount_1_overflow_sig[408] = \MODULE_16:g1:a0:xeq\[2622]
Removing Rhs of wire preCount_1_overflow_sig[408] = \MODULE_16:g1:a0:gx:u0:aeqb_1\[2585]
Removing Lhs of wire \preCounter_Reg_1:status_7\[409] = Net_14124_7[410]
Removing Lhs of wire \preCounter_Reg_1:status_6\[411] = Net_14124_6[412]
Removing Lhs of wire \preCounter_Reg_1:status_5\[413] = Net_14124_5[414]
Removing Lhs of wire \preCounter_Reg_1:status_4\[415] = Net_14124_4[416]
Removing Lhs of wire \preCounter_Reg_1:status_3\[417] = Net_14124_3[418]
Removing Lhs of wire \preCounter_Reg_1:status_2\[419] = Net_14124_2[420]
Removing Lhs of wire \preCounter_Reg_1:status_1\[421] = Net_14124_1[422]
Removing Lhs of wire \preCounter_Reg_1:status_0\[423] = Net_14124_0[424]
Removing Lhs of wire \preCounter_Reg_2:status_7\[426] = Net_14053_7[427]
Removing Lhs of wire \preCounter_Reg_2:status_6\[428] = Net_14053_6[429]
Removing Lhs of wire \preCounter_Reg_2:status_5\[430] = Net_14053_5[431]
Removing Lhs of wire \preCounter_Reg_2:status_4\[432] = Net_14053_4[433]
Removing Lhs of wire \preCounter_Reg_2:status_3\[434] = Net_14053_3[435]
Removing Lhs of wire \preCounter_Reg_2:status_2\[436] = Net_14053_2[437]
Removing Lhs of wire \preCounter_Reg_2:status_1\[438] = Net_14053_1[439]
Removing Lhs of wire \preCounter_Reg_2:status_0\[440] = Net_14053_0[441]
Removing Rhs of wire isr_match_sig[445] = cmp_vv_vv_MODGEN_19[2112]
Removing Rhs of wire isr_match_sig[445] = \MODULE_19:g1:a0:xeq\[2926]
Removing Rhs of wire isr_match_sig[445] = \MODULE_19:g1:a0:gx:u0:aeqb_1\[2915]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_7_1\[447] = \BasicCounter_1:MODULE_6:g2:a0:s_1\[608]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_7_0\[449] = \BasicCounter_1:MODULE_6:g2:a0:s_0\[609]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_23\[490] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_22\[491] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_21\[492] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_20\[493] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_19\[494] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_18\[495] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_17\[496] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_16\[497] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_15\[498] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_14\[499] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_13\[500] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_12\[501] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_11\[502] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_10\[503] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_9\[504] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_8\[505] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_7\[506] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_6\[507] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_5\[508] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_4\[509] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_3\[510] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_2\[511] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_1\[512] = \BasicCounter_1:MODIN5_1\[513]
Removing Lhs of wire \BasicCounter_1:MODIN5_1\[513] = Net_14288_1[444]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:a_0\[514] = \BasicCounter_1:MODIN5_0\[515]
Removing Lhs of wire \BasicCounter_1:MODIN5_0\[515] = Net_14288_0[448]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[647] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[648] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \preCount_th_Reg_3:clk\[650] = zero[69]
Removing Lhs of wire \preCount_th_Reg_3:rst\[651] = zero[69]
Removing Rhs of wire Net_14102_7[652] = \preCount_th_Reg_3:control_out_7\[653]
Removing Rhs of wire Net_14102_7[652] = \preCount_th_Reg_3:control_7\[669]
Removing Rhs of wire Net_14102_6[654] = \preCount_th_Reg_3:control_out_6\[655]
Removing Rhs of wire Net_14102_6[654] = \preCount_th_Reg_3:control_6\[670]
Removing Rhs of wire Net_14102_5[656] = \preCount_th_Reg_3:control_out_5\[657]
Removing Rhs of wire Net_14102_5[656] = \preCount_th_Reg_3:control_5\[671]
Removing Rhs of wire Net_14102_4[658] = \preCount_th_Reg_3:control_out_4\[659]
Removing Rhs of wire Net_14102_4[658] = \preCount_th_Reg_3:control_4\[672]
Removing Rhs of wire Net_14102_3[660] = \preCount_th_Reg_3:control_out_3\[661]
Removing Rhs of wire Net_14102_3[660] = \preCount_th_Reg_3:control_3\[673]
Removing Rhs of wire Net_14102_2[662] = \preCount_th_Reg_3:control_out_2\[663]
Removing Rhs of wire Net_14102_2[662] = \preCount_th_Reg_3:control_2\[674]
Removing Rhs of wire Net_14102_1[664] = \preCount_th_Reg_3:control_out_1\[665]
Removing Rhs of wire Net_14102_1[664] = \preCount_th_Reg_3:control_1\[675]
Removing Rhs of wire Net_14102_0[666] = \preCount_th_Reg_3:control_out_0\[667]
Removing Rhs of wire Net_14102_0[666] = \preCount_th_Reg_3:control_0\[676]
Removing Lhs of wire \preCount_th_Reg_2:clk\[677] = zero[69]
Removing Lhs of wire \preCount_th_Reg_2:rst\[678] = zero[69]
Removing Rhs of wire Net_4100_7[679] = \preCount_th_Reg_2:control_out_7\[680]
Removing Rhs of wire Net_4100_7[679] = \preCount_th_Reg_2:control_7\[696]
Removing Rhs of wire Net_4100_6[681] = \preCount_th_Reg_2:control_out_6\[682]
Removing Rhs of wire Net_4100_6[681] = \preCount_th_Reg_2:control_6\[697]
Removing Rhs of wire Net_4100_5[683] = \preCount_th_Reg_2:control_out_5\[684]
Removing Rhs of wire Net_4100_5[683] = \preCount_th_Reg_2:control_5\[698]
Removing Rhs of wire Net_4100_4[685] = \preCount_th_Reg_2:control_out_4\[686]
Removing Rhs of wire Net_4100_4[685] = \preCount_th_Reg_2:control_4\[699]
Removing Rhs of wire Net_4100_3[687] = \preCount_th_Reg_2:control_out_3\[688]
Removing Rhs of wire Net_4100_3[687] = \preCount_th_Reg_2:control_3\[700]
Removing Rhs of wire Net_4100_2[689] = \preCount_th_Reg_2:control_out_2\[690]
Removing Rhs of wire Net_4100_2[689] = \preCount_th_Reg_2:control_2\[701]
Removing Rhs of wire Net_4100_1[691] = \preCount_th_Reg_2:control_out_1\[692]
Removing Rhs of wire Net_4100_1[691] = \preCount_th_Reg_2:control_1\[702]
Removing Rhs of wire Net_4100_0[693] = \preCount_th_Reg_2:control_out_0\[694]
Removing Rhs of wire Net_4100_0[693] = \preCount_th_Reg_2:control_0\[703]
Removing Lhs of wire \preCount_th_Reg_1:clk\[704] = zero[69]
Removing Lhs of wire \preCount_th_Reg_1:rst\[705] = zero[69]
Removing Rhs of wire Net_14136_7[706] = \preCount_th_Reg_1:control_out_7\[707]
Removing Rhs of wire Net_14136_7[706] = \preCount_th_Reg_1:control_7\[723]
Removing Rhs of wire Net_14136_6[708] = \preCount_th_Reg_1:control_out_6\[709]
Removing Rhs of wire Net_14136_6[708] = \preCount_th_Reg_1:control_6\[724]
Removing Rhs of wire Net_14136_5[710] = \preCount_th_Reg_1:control_out_5\[711]
Removing Rhs of wire Net_14136_5[710] = \preCount_th_Reg_1:control_5\[725]
Removing Rhs of wire Net_14136_4[712] = \preCount_th_Reg_1:control_out_4\[713]
Removing Rhs of wire Net_14136_4[712] = \preCount_th_Reg_1:control_4\[726]
Removing Rhs of wire Net_14136_3[714] = \preCount_th_Reg_1:control_out_3\[715]
Removing Rhs of wire Net_14136_3[714] = \preCount_th_Reg_1:control_3\[727]
Removing Rhs of wire Net_14136_2[716] = \preCount_th_Reg_1:control_out_2\[717]
Removing Rhs of wire Net_14136_2[716] = \preCount_th_Reg_1:control_2\[728]
Removing Rhs of wire Net_14136_1[718] = \preCount_th_Reg_1:control_out_1\[719]
Removing Rhs of wire Net_14136_1[718] = \preCount_th_Reg_1:control_1\[729]
Removing Rhs of wire Net_14136_0[720] = \preCount_th_Reg_1:control_out_0\[721]
Removing Rhs of wire Net_14136_0[720] = \preCount_th_Reg_1:control_0\[730]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_7\[735] = \preCounter_3:MODULE_7:g2:a0:s_7\[902]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_6\[737] = \preCounter_3:MODULE_7:g2:a0:s_6\[903]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_5\[739] = \preCounter_3:MODULE_7:g2:a0:s_5\[904]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_4\[741] = \preCounter_3:MODULE_7:g2:a0:s_4\[905]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_3\[743] = \preCounter_3:MODULE_7:g2:a0:s_3\[906]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_2\[745] = \preCounter_3:MODULE_7:g2:a0:s_2\[907]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_1\[747] = \preCounter_3:MODULE_7:g2:a0:s_1\[908]
Removing Lhs of wire \preCounter_3:add_vi_vv_MODGEN_11_0\[749] = \preCounter_3:MODULE_7:g2:a0:s_0\[909]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_23\[790] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_22\[791] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_21\[792] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_20\[793] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_19\[794] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_18\[795] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_17\[796] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_16\[797] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_15\[798] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_14\[799] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_13\[800] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_12\[801] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_11\[802] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_10\[803] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_9\[804] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_8\[805] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_7\[806] = \preCounter_3:MODIN6_7\[807]
Removing Lhs of wire \preCounter_3:MODIN6_7\[807] = Net_14226_7[734]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_6\[808] = \preCounter_3:MODIN6_6\[809]
Removing Lhs of wire \preCounter_3:MODIN6_6\[809] = Net_14226_6[736]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_5\[810] = \preCounter_3:MODIN6_5\[811]
Removing Lhs of wire \preCounter_3:MODIN6_5\[811] = Net_14226_5[738]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_4\[812] = \preCounter_3:MODIN6_4\[813]
Removing Lhs of wire \preCounter_3:MODIN6_4\[813] = Net_14226_4[740]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_3\[814] = \preCounter_3:MODIN6_3\[815]
Removing Lhs of wire \preCounter_3:MODIN6_3\[815] = Net_14226_3[742]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_2\[816] = \preCounter_3:MODIN6_2\[817]
Removing Lhs of wire \preCounter_3:MODIN6_2\[817] = Net_14226_2[744]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_1\[818] = \preCounter_3:MODIN6_1\[819]
Removing Lhs of wire \preCounter_3:MODIN6_1\[819] = Net_14226_1[746]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:a_0\[820] = \preCounter_3:MODIN6_0\[821]
Removing Lhs of wire \preCounter_3:MODIN6_0\[821] = Net_14226_0[748]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[947] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[948] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_7\[950] = \preCounter_1:MODULE_8:g2:a0:s_7\[1110]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_6\[951] = \preCounter_1:MODULE_8:g2:a0:s_6\[1111]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_5\[952] = \preCounter_1:MODULE_8:g2:a0:s_5\[1112]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_4\[953] = \preCounter_1:MODULE_8:g2:a0:s_4\[1113]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_3\[954] = \preCounter_1:MODULE_8:g2:a0:s_3\[1114]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_2\[955] = \preCounter_1:MODULE_8:g2:a0:s_2\[1115]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_1\[956] = \preCounter_1:MODULE_8:g2:a0:s_1\[1116]
Removing Lhs of wire \preCounter_1:add_vi_vv_MODGEN_12_0\[957] = \preCounter_1:MODULE_8:g2:a0:s_0\[1117]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_23\[998] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_22\[999] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_21\[1000] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_20\[1001] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_19\[1002] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_18\[1003] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_17\[1004] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_16\[1005] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_15\[1006] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_14\[1007] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_13\[1008] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_12\[1009] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_11\[1010] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_10\[1011] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_9\[1012] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_8\[1013] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_7\[1014] = Net_14124_7[410]
Removing Lhs of wire \preCounter_1:MODIN7_7\[1015] = Net_14124_7[410]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_6\[1016] = Net_14124_6[412]
Removing Lhs of wire \preCounter_1:MODIN7_6\[1017] = Net_14124_6[412]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_5\[1018] = Net_14124_5[414]
Removing Lhs of wire \preCounter_1:MODIN7_5\[1019] = Net_14124_5[414]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_4\[1020] = Net_14124_4[416]
Removing Lhs of wire \preCounter_1:MODIN7_4\[1021] = Net_14124_4[416]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_3\[1022] = Net_14124_3[418]
Removing Lhs of wire \preCounter_1:MODIN7_3\[1023] = Net_14124_3[418]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_2\[1024] = Net_14124_2[420]
Removing Lhs of wire \preCounter_1:MODIN7_2\[1025] = Net_14124_2[420]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_1\[1026] = Net_14124_1[422]
Removing Lhs of wire \preCounter_1:MODIN7_1\[1027] = Net_14124_1[422]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:a_0\[1028] = Net_14124_0[424]
Removing Lhs of wire \preCounter_1:MODIN7_0\[1029] = Net_14124_0[424]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1155] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1156] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_7\[1158] = \preCounter_2:MODULE_9:g2:a0:s_7\[1318]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_6\[1159] = \preCounter_2:MODULE_9:g2:a0:s_6\[1319]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_5\[1160] = \preCounter_2:MODULE_9:g2:a0:s_5\[1320]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_4\[1161] = \preCounter_2:MODULE_9:g2:a0:s_4\[1321]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_3\[1162] = \preCounter_2:MODULE_9:g2:a0:s_3\[1322]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_2\[1163] = \preCounter_2:MODULE_9:g2:a0:s_2\[1323]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_1\[1164] = \preCounter_2:MODULE_9:g2:a0:s_1\[1324]
Removing Lhs of wire \preCounter_2:add_vi_vv_MODGEN_13_0\[1165] = \preCounter_2:MODULE_9:g2:a0:s_0\[1325]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_23\[1206] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_22\[1207] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_21\[1208] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_20\[1209] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_19\[1210] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_18\[1211] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_17\[1212] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_16\[1213] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_15\[1214] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_14\[1215] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_13\[1216] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_12\[1217] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_11\[1218] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_10\[1219] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_9\[1220] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_8\[1221] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_7\[1222] = Net_14053_7[427]
Removing Lhs of wire \preCounter_2:MODIN8_7\[1223] = Net_14053_7[427]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_6\[1224] = Net_14053_6[429]
Removing Lhs of wire \preCounter_2:MODIN8_6\[1225] = Net_14053_6[429]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_5\[1226] = Net_14053_5[431]
Removing Lhs of wire \preCounter_2:MODIN8_5\[1227] = Net_14053_5[431]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_4\[1228] = Net_14053_4[433]
Removing Lhs of wire \preCounter_2:MODIN8_4\[1229] = Net_14053_4[433]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_3\[1230] = Net_14053_3[435]
Removing Lhs of wire \preCounter_2:MODIN8_3\[1231] = Net_14053_3[435]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_2\[1232] = Net_14053_2[437]
Removing Lhs of wire \preCounter_2:MODIN8_2\[1233] = Net_14053_2[437]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_1\[1234] = Net_14053_1[439]
Removing Lhs of wire \preCounter_2:MODIN8_1\[1235] = Net_14053_1[439]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:a_0\[1236] = Net_14053_0[441]
Removing Lhs of wire \preCounter_2:MODIN8_0\[1237] = Net_14053_0[441]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1363] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1364] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_7\[1369] = \Counter_2:MODULE_10:g2:a0:s_7\[1536]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_6\[1371] = \Counter_2:MODULE_10:g2:a0:s_6\[1537]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_5\[1373] = \Counter_2:MODULE_10:g2:a0:s_5\[1538]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_4\[1375] = \Counter_2:MODULE_10:g2:a0:s_4\[1539]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_3\[1377] = \Counter_2:MODULE_10:g2:a0:s_3\[1540]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_2\[1379] = \Counter_2:MODULE_10:g2:a0:s_2\[1541]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_1\[1381] = \Counter_2:MODULE_10:g2:a0:s_1\[1542]
Removing Lhs of wire \Counter_2:add_vi_vv_MODGEN_14_0\[1383] = \Counter_2:MODULE_10:g2:a0:s_0\[1543]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_23\[1424] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_22\[1425] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_21\[1426] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_20\[1427] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_19\[1428] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_18\[1429] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_17\[1430] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_16\[1431] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_15\[1432] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_14\[1433] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_13\[1434] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_12\[1435] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_11\[1436] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_10\[1437] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_9\[1438] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_8\[1439] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_7\[1440] = \Counter_2:MODIN9_7\[1441]
Removing Lhs of wire \Counter_2:MODIN9_7\[1441] = Net_13793_7[1367]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_6\[1442] = \Counter_2:MODIN9_6\[1443]
Removing Lhs of wire \Counter_2:MODIN9_6\[1443] = Net_13793_6[1370]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_5\[1444] = \Counter_2:MODIN9_5\[1445]
Removing Lhs of wire \Counter_2:MODIN9_5\[1445] = Net_13793_5[1372]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_4\[1446] = \Counter_2:MODIN9_4\[1447]
Removing Lhs of wire \Counter_2:MODIN9_4\[1447] = Net_13793_4[1374]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_3\[1448] = \Counter_2:MODIN9_3\[1449]
Removing Lhs of wire \Counter_2:MODIN9_3\[1449] = Net_13793_3[1376]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_2\[1450] = \Counter_2:MODIN9_2\[1451]
Removing Lhs of wire \Counter_2:MODIN9_2\[1451] = Net_13793_2[1378]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_1\[1452] = \Counter_2:MODIN9_1\[1453]
Removing Lhs of wire \Counter_2:MODIN9_1\[1453] = Net_13793_1[1380]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:a_0\[1454] = \Counter_2:MODIN9_0\[1455]
Removing Lhs of wire \Counter_2:MODIN9_0\[1455] = Net_13793_0[1382]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1581] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1582] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire resetCounter_1_sig[1585] = resetCounter_2_sig[1368]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_7\[1586] = \Counter_1:MODULE_11:g2:a0:s_7\[1753]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_6\[1588] = \Counter_1:MODULE_11:g2:a0:s_6\[1754]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_5\[1590] = \Counter_1:MODULE_11:g2:a0:s_5\[1755]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_4\[1592] = \Counter_1:MODULE_11:g2:a0:s_4\[1756]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_3\[1594] = \Counter_1:MODULE_11:g2:a0:s_3\[1757]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_2\[1596] = \Counter_1:MODULE_11:g2:a0:s_2\[1758]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_1\[1598] = \Counter_1:MODULE_11:g2:a0:s_1\[1759]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_15_0\[1600] = \Counter_1:MODULE_11:g2:a0:s_0\[1760]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_23\[1641] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_22\[1642] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_21\[1643] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_20\[1644] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_19\[1645] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_18\[1646] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_17\[1647] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_16\[1648] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_15\[1649] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_14\[1650] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_13\[1651] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_12\[1652] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_11\[1653] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_10\[1654] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_9\[1655] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_8\[1656] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_7\[1657] = \Counter_1:MODIN10_7\[1658]
Removing Lhs of wire \Counter_1:MODIN10_7\[1658] = Net_13798_7[1584]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_6\[1659] = \Counter_1:MODIN10_6\[1660]
Removing Lhs of wire \Counter_1:MODIN10_6\[1660] = Net_13798_6[1587]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_5\[1661] = \Counter_1:MODIN10_5\[1662]
Removing Lhs of wire \Counter_1:MODIN10_5\[1662] = Net_13798_5[1589]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_4\[1663] = \Counter_1:MODIN10_4\[1664]
Removing Lhs of wire \Counter_1:MODIN10_4\[1664] = Net_13798_4[1591]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_3\[1665] = \Counter_1:MODIN10_3\[1666]
Removing Lhs of wire \Counter_1:MODIN10_3\[1666] = Net_13798_3[1593]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_2\[1667] = \Counter_1:MODIN10_2\[1668]
Removing Lhs of wire \Counter_1:MODIN10_2\[1668] = Net_13798_2[1595]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_1\[1669] = \Counter_1:MODIN10_1\[1670]
Removing Lhs of wire \Counter_1:MODIN10_1\[1670] = Net_13798_1[1597]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:a_0\[1671] = \Counter_1:MODIN10_0\[1672]
Removing Lhs of wire \Counter_1:MODIN10_0\[1672] = Net_13798_0[1599]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1798] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1799] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire resetCounter_3_sig[1802] = resetCounter_2_sig[1368]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_7\[1803] = \Counter_3:MODULE_12:g2:a0:s_7\[1970]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_6\[1805] = \Counter_3:MODULE_12:g2:a0:s_6\[1971]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_5\[1807] = \Counter_3:MODULE_12:g2:a0:s_5\[1972]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_4\[1809] = \Counter_3:MODULE_12:g2:a0:s_4\[1973]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_3\[1811] = \Counter_3:MODULE_12:g2:a0:s_3\[1974]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_2\[1813] = \Counter_3:MODULE_12:g2:a0:s_2\[1975]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_1\[1815] = \Counter_3:MODULE_12:g2:a0:s_1\[1976]
Removing Lhs of wire \Counter_3:add_vi_vv_MODGEN_16_0\[1817] = \Counter_3:MODULE_12:g2:a0:s_0\[1977]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_23\[1858] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_22\[1859] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_21\[1860] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_20\[1861] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_19\[1862] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_18\[1863] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_17\[1864] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_16\[1865] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_15\[1866] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_14\[1867] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_13\[1868] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_12\[1869] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_11\[1870] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_10\[1871] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_9\[1872] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_8\[1873] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_7\[1874] = \Counter_3:MODIN11_7\[1875]
Removing Lhs of wire \Counter_3:MODIN11_7\[1875] = Net_13789_7[1801]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_6\[1876] = \Counter_3:MODIN11_6\[1877]
Removing Lhs of wire \Counter_3:MODIN11_6\[1877] = Net_13789_6[1804]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_5\[1878] = \Counter_3:MODIN11_5\[1879]
Removing Lhs of wire \Counter_3:MODIN11_5\[1879] = Net_13789_5[1806]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_4\[1880] = \Counter_3:MODIN11_4\[1881]
Removing Lhs of wire \Counter_3:MODIN11_4\[1881] = Net_13789_4[1808]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_3\[1882] = \Counter_3:MODIN11_3\[1883]
Removing Lhs of wire \Counter_3:MODIN11_3\[1883] = Net_13789_3[1810]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_2\[1884] = \Counter_3:MODIN11_2\[1885]
Removing Lhs of wire \Counter_3:MODIN11_2\[1885] = Net_13789_2[1812]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_1\[1886] = \Counter_3:MODIN11_1\[1887]
Removing Lhs of wire \Counter_3:MODIN11_1\[1887] = Net_13789_1[1814]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:a_0\[1888] = \Counter_3:MODIN11_0\[1889]
Removing Lhs of wire \Counter_3:MODIN11_0\[1889] = Net_13789_0[1816]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2015] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2016] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \PWM_1:Net_107\[2019] = enable_sig[80]
Removing Lhs of wire \PWM_1:Net_113\[2020] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire Net_276[2021] = zero[69]
Removing Lhs of wire tmpOE__inputPin_B_1_net_0[2030] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire tmpOE__inputPin_A_1_net_0[2036] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \Count_th_Reg_3:clk\[2041] = zero[69]
Removing Lhs of wire \Count_th_Reg_3:rst\[2042] = zero[69]
Removing Rhs of wire Net_11125_7[2043] = \Count_th_Reg_3:control_out_7\[2044]
Removing Rhs of wire Net_11125_7[2043] = \Count_th_Reg_3:control_7\[2060]
Removing Rhs of wire Net_11125_6[2045] = \Count_th_Reg_3:control_out_6\[2046]
Removing Rhs of wire Net_11125_6[2045] = \Count_th_Reg_3:control_6\[2061]
Removing Rhs of wire Net_11125_5[2047] = \Count_th_Reg_3:control_out_5\[2048]
Removing Rhs of wire Net_11125_5[2047] = \Count_th_Reg_3:control_5\[2062]
Removing Rhs of wire Net_11125_4[2049] = \Count_th_Reg_3:control_out_4\[2050]
Removing Rhs of wire Net_11125_4[2049] = \Count_th_Reg_3:control_4\[2063]
Removing Rhs of wire Net_11125_3[2051] = \Count_th_Reg_3:control_out_3\[2052]
Removing Rhs of wire Net_11125_3[2051] = \Count_th_Reg_3:control_3\[2064]
Removing Rhs of wire Net_11125_2[2053] = \Count_th_Reg_3:control_out_2\[2054]
Removing Rhs of wire Net_11125_2[2053] = \Count_th_Reg_3:control_2\[2065]
Removing Rhs of wire Net_11125_1[2055] = \Count_th_Reg_3:control_out_1\[2056]
Removing Rhs of wire Net_11125_1[2055] = \Count_th_Reg_3:control_1\[2066]
Removing Rhs of wire Net_11125_0[2057] = \Count_th_Reg_3:control_out_0\[2058]
Removing Rhs of wire Net_11125_0[2057] = \Count_th_Reg_3:control_0\[2067]
Removing Rhs of wire Net_13767[2068] = cmp_vv_vv_MODGEN_17[2069]
Removing Rhs of wire Net_13767[2068] = \MODULE_17:g1:a0:xeq\[2752]
Removing Rhs of wire Net_13767[2068] = \MODULE_17:g1:a0:gx:u0:aeqb_1\[2715]
Removing Rhs of wire Net_12309[2070] = cmp_vv_vv_MODGEN_18[2071]
Removing Rhs of wire Net_12309[2070] = \MODULE_18:g1:a0:xeq\[2882]
Removing Rhs of wire Net_12309[2070] = \MODULE_18:g1:a0:gx:u0:aeqb_1\[2845]
Removing Lhs of wire \Counter_Reg_1:status_7\[2072] = Net_13798_7[1584]
Removing Lhs of wire \Counter_Reg_1:status_6\[2073] = Net_13798_6[1587]
Removing Lhs of wire \Counter_Reg_1:status_5\[2074] = Net_13798_5[1589]
Removing Lhs of wire \Counter_Reg_1:status_4\[2075] = Net_13798_4[1591]
Removing Lhs of wire \Counter_Reg_1:status_3\[2076] = Net_13798_3[1593]
Removing Lhs of wire \Counter_Reg_1:status_2\[2077] = Net_13798_2[1595]
Removing Lhs of wire \Counter_Reg_1:status_1\[2078] = Net_13798_1[1597]
Removing Lhs of wire \Counter_Reg_1:status_0\[2079] = Net_13798_0[1599]
Removing Lhs of wire \Counter_Reg_2:status_7\[2081] = Net_13793_7[1367]
Removing Lhs of wire \Counter_Reg_2:status_6\[2082] = Net_13793_6[1370]
Removing Lhs of wire \Counter_Reg_2:status_5\[2083] = Net_13793_5[1372]
Removing Lhs of wire \Counter_Reg_2:status_4\[2084] = Net_13793_4[1374]
Removing Lhs of wire \Counter_Reg_2:status_3\[2085] = Net_13793_3[1376]
Removing Lhs of wire \Counter_Reg_2:status_2\[2086] = Net_13793_2[1378]
Removing Lhs of wire \Counter_Reg_2:status_1\[2087] = Net_13793_1[1380]
Removing Lhs of wire \Counter_Reg_2:status_0\[2088] = Net_13793_0[1382]
Removing Lhs of wire \Counter_Reg_3:status_7\[2090] = Net_13789_7[1801]
Removing Lhs of wire \Counter_Reg_3:status_6\[2091] = Net_13789_6[1804]
Removing Lhs of wire \Counter_Reg_3:status_5\[2092] = Net_13789_5[1806]
Removing Lhs of wire \Counter_Reg_3:status_4\[2093] = Net_13789_4[1808]
Removing Lhs of wire \Counter_Reg_3:status_3\[2094] = Net_13789_3[1810]
Removing Lhs of wire \Counter_Reg_3:status_2\[2095] = Net_13789_2[1812]
Removing Lhs of wire \Counter_Reg_3:status_1\[2096] = Net_13789_1[1814]
Removing Lhs of wire \Counter_Reg_3:status_0\[2097] = Net_13789_0[1816]
Removing Lhs of wire \preCounter_Reg_3:status_7\[2101] = Net_14226_7[734]
Removing Lhs of wire \preCounter_Reg_3:status_6\[2102] = Net_14226_6[736]
Removing Lhs of wire \preCounter_Reg_3:status_5\[2103] = Net_14226_5[738]
Removing Lhs of wire \preCounter_Reg_3:status_4\[2104] = Net_14226_4[740]
Removing Lhs of wire \preCounter_Reg_3:status_3\[2105] = Net_14226_3[742]
Removing Lhs of wire \preCounter_Reg_3:status_2\[2106] = Net_14226_2[744]
Removing Lhs of wire \preCounter_Reg_3:status_1\[2107] = Net_14226_1[746]
Removing Lhs of wire \preCounter_Reg_3:status_0\[2108] = Net_14226_0[748]
Removing Lhs of wire Net_14287_1[2110] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire Net_14287_0[2111] = zero[69]
Removing Lhs of wire \MODULE_13:g1:a0:newa_7\[2113] = MODIN12_7[2114]
Removing Lhs of wire MODIN12_7[2114] = Net_14225_7[36]
Removing Lhs of wire \MODULE_13:g1:a0:newa_6\[2115] = MODIN12_6[2116]
Removing Lhs of wire MODIN12_6[2116] = Net_14225_6[38]
Removing Lhs of wire \MODULE_13:g1:a0:newa_5\[2117] = MODIN12_5[2118]
Removing Lhs of wire MODIN12_5[2118] = Net_14225_5[40]
Removing Lhs of wire \MODULE_13:g1:a0:newa_4\[2119] = MODIN12_4[2120]
Removing Lhs of wire MODIN12_4[2120] = Net_14225_4[42]
Removing Lhs of wire \MODULE_13:g1:a0:newa_3\[2121] = MODIN12_3[2122]
Removing Lhs of wire MODIN12_3[2122] = Net_14225_3[44]
Removing Lhs of wire \MODULE_13:g1:a0:newa_2\[2123] = MODIN12_2[2124]
Removing Lhs of wire MODIN12_2[2124] = Net_14225_2[46]
Removing Lhs of wire \MODULE_13:g1:a0:newa_1\[2125] = MODIN12_1[2126]
Removing Lhs of wire MODIN12_1[2126] = Net_14225_1[48]
Removing Lhs of wire \MODULE_13:g1:a0:newa_0\[2127] = MODIN12_0[2128]
Removing Lhs of wire MODIN12_0[2128] = Net_14225_0[50]
Removing Lhs of wire \MODULE_13:g1:a0:newb_7\[2129] = Net_13798_7[1584]
Removing Lhs of wire MODIN13_7[2130] = Net_13798_7[1584]
Removing Lhs of wire \MODULE_13:g1:a0:newb_6\[2131] = Net_13798_6[1587]
Removing Lhs of wire MODIN13_6[2132] = Net_13798_6[1587]
Removing Lhs of wire \MODULE_13:g1:a0:newb_5\[2133] = Net_13798_5[1589]
Removing Lhs of wire MODIN13_5[2134] = Net_13798_5[1589]
Removing Lhs of wire \MODULE_13:g1:a0:newb_4\[2135] = Net_13798_4[1591]
Removing Lhs of wire MODIN13_4[2136] = Net_13798_4[1591]
Removing Lhs of wire \MODULE_13:g1:a0:newb_3\[2137] = Net_13798_3[1593]
Removing Lhs of wire MODIN13_3[2138] = Net_13798_3[1593]
Removing Lhs of wire \MODULE_13:g1:a0:newb_2\[2139] = Net_13798_2[1595]
Removing Lhs of wire MODIN13_2[2140] = Net_13798_2[1595]
Removing Lhs of wire \MODULE_13:g1:a0:newb_1\[2141] = Net_13798_1[1597]
Removing Lhs of wire MODIN13_1[2142] = Net_13798_1[1597]
Removing Lhs of wire \MODULE_13:g1:a0:newb_0\[2143] = Net_13798_0[1599]
Removing Lhs of wire MODIN13_0[2144] = Net_13798_0[1599]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_7\[2145] = Net_14225_7[36]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_6\[2146] = Net_14225_6[38]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_5\[2147] = Net_14225_5[40]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_4\[2148] = Net_14225_4[42]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_3\[2149] = Net_14225_3[44]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_2\[2150] = Net_14225_2[46]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_1\[2151] = Net_14225_1[48]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_0\[2152] = Net_14225_0[50]
Removing Lhs of wire \MODULE_13:g1:a0:datab_7\[2153] = Net_13798_7[1584]
Removing Lhs of wire \MODULE_13:g1:a0:datab_6\[2154] = Net_13798_6[1587]
Removing Lhs of wire \MODULE_13:g1:a0:datab_5\[2155] = Net_13798_5[1589]
Removing Lhs of wire \MODULE_13:g1:a0:datab_4\[2156] = Net_13798_4[1591]
Removing Lhs of wire \MODULE_13:g1:a0:datab_3\[2157] = Net_13798_3[1593]
Removing Lhs of wire \MODULE_13:g1:a0:datab_2\[2158] = Net_13798_2[1595]
Removing Lhs of wire \MODULE_13:g1:a0:datab_1\[2159] = Net_13798_1[1597]
Removing Lhs of wire \MODULE_13:g1:a0:datab_0\[2160] = Net_13798_0[1599]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_7\[2161] = Net_14225_7[36]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_6\[2162] = Net_14225_6[38]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_5\[2163] = Net_14225_5[40]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_4\[2164] = Net_14225_4[42]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_3\[2165] = Net_14225_3[44]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_2\[2166] = Net_14225_2[46]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_1\[2167] = Net_14225_1[48]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_0\[2168] = Net_14225_0[50]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_7\[2169] = Net_13798_7[1584]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_6\[2170] = Net_13798_6[1587]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_5\[2171] = Net_13798_5[1589]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_4\[2172] = Net_13798_4[1591]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_3\[2173] = Net_13798_3[1593]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_2\[2174] = Net_13798_2[1595]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_1\[2175] = Net_13798_1[1597]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_0\[2176] = Net_13798_0[1599]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:aeqb_0\[2185] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eq_0\[2186] = \MODULE_13:g1:a0:gx:u0:xnor_array_0\[2184]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eqi_0\[2194] = \MODULE_13:g1:a0:gx:u0:eq_7\[2193]
Removing Lhs of wire \MODULE_14:g1:a0:newa_7\[2243] = MODIN14_7[2244]
Removing Lhs of wire MODIN14_7[2244] = Net_14102_7[652]
Removing Lhs of wire \MODULE_14:g1:a0:newa_6\[2245] = MODIN14_6[2246]
Removing Lhs of wire MODIN14_6[2246] = Net_14102_6[654]
Removing Lhs of wire \MODULE_14:g1:a0:newa_5\[2247] = MODIN14_5[2248]
Removing Lhs of wire MODIN14_5[2248] = Net_14102_5[656]
Removing Lhs of wire \MODULE_14:g1:a0:newa_4\[2249] = MODIN14_4[2250]
Removing Lhs of wire MODIN14_4[2250] = Net_14102_4[658]
Removing Lhs of wire \MODULE_14:g1:a0:newa_3\[2251] = MODIN14_3[2252]
Removing Lhs of wire MODIN14_3[2252] = Net_14102_3[660]
Removing Lhs of wire \MODULE_14:g1:a0:newa_2\[2253] = MODIN14_2[2254]
Removing Lhs of wire MODIN14_2[2254] = Net_14102_2[662]
Removing Lhs of wire \MODULE_14:g1:a0:newa_1\[2255] = MODIN14_1[2256]
Removing Lhs of wire MODIN14_1[2256] = Net_14102_1[664]
Removing Lhs of wire \MODULE_14:g1:a0:newa_0\[2257] = MODIN14_0[2258]
Removing Lhs of wire MODIN14_0[2258] = Net_14102_0[666]
Removing Lhs of wire \MODULE_14:g1:a0:newb_7\[2259] = Net_14226_7[734]
Removing Lhs of wire MODIN15_7[2260] = Net_14226_7[734]
Removing Lhs of wire \MODULE_14:g1:a0:newb_6\[2261] = Net_14226_6[736]
Removing Lhs of wire MODIN15_6[2262] = Net_14226_6[736]
Removing Lhs of wire \MODULE_14:g1:a0:newb_5\[2263] = Net_14226_5[738]
Removing Lhs of wire MODIN15_5[2264] = Net_14226_5[738]
Removing Lhs of wire \MODULE_14:g1:a0:newb_4\[2265] = Net_14226_4[740]
Removing Lhs of wire MODIN15_4[2266] = Net_14226_4[740]
Removing Lhs of wire \MODULE_14:g1:a0:newb_3\[2267] = Net_14226_3[742]
Removing Lhs of wire MODIN15_3[2268] = Net_14226_3[742]
Removing Lhs of wire \MODULE_14:g1:a0:newb_2\[2269] = Net_14226_2[744]
Removing Lhs of wire MODIN15_2[2270] = Net_14226_2[744]
Removing Lhs of wire \MODULE_14:g1:a0:newb_1\[2271] = Net_14226_1[746]
Removing Lhs of wire MODIN15_1[2272] = Net_14226_1[746]
Removing Lhs of wire \MODULE_14:g1:a0:newb_0\[2273] = Net_14226_0[748]
Removing Lhs of wire MODIN15_0[2274] = Net_14226_0[748]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_7\[2275] = Net_14102_7[652]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_6\[2276] = Net_14102_6[654]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_5\[2277] = Net_14102_5[656]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_4\[2278] = Net_14102_4[658]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_3\[2279] = Net_14102_3[660]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_2\[2280] = Net_14102_2[662]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_1\[2281] = Net_14102_1[664]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_0\[2282] = Net_14102_0[666]
Removing Lhs of wire \MODULE_14:g1:a0:datab_7\[2283] = Net_14226_7[734]
Removing Lhs of wire \MODULE_14:g1:a0:datab_6\[2284] = Net_14226_6[736]
Removing Lhs of wire \MODULE_14:g1:a0:datab_5\[2285] = Net_14226_5[738]
Removing Lhs of wire \MODULE_14:g1:a0:datab_4\[2286] = Net_14226_4[740]
Removing Lhs of wire \MODULE_14:g1:a0:datab_3\[2287] = Net_14226_3[742]
Removing Lhs of wire \MODULE_14:g1:a0:datab_2\[2288] = Net_14226_2[744]
Removing Lhs of wire \MODULE_14:g1:a0:datab_1\[2289] = Net_14226_1[746]
Removing Lhs of wire \MODULE_14:g1:a0:datab_0\[2290] = Net_14226_0[748]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_7\[2291] = Net_14102_7[652]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_6\[2292] = Net_14102_6[654]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_5\[2293] = Net_14102_5[656]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_4\[2294] = Net_14102_4[658]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_3\[2295] = Net_14102_3[660]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_2\[2296] = Net_14102_2[662]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_1\[2297] = Net_14102_1[664]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_0\[2298] = Net_14102_0[666]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_7\[2299] = Net_14226_7[734]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_6\[2300] = Net_14226_6[736]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_5\[2301] = Net_14226_5[738]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_4\[2302] = Net_14226_4[740]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_3\[2303] = Net_14226_3[742]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_2\[2304] = Net_14226_2[744]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_1\[2305] = Net_14226_1[746]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_0\[2306] = Net_14226_0[748]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:aeqb_0\[2315] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eq_0\[2316] = \MODULE_14:g1:a0:gx:u0:xnor_array_0\[2314]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eqi_0\[2324] = \MODULE_14:g1:a0:gx:u0:eq_7\[2323]
Removing Lhs of wire \MODULE_15:g1:a0:newa_7\[2373] = MODIN16_7[2374]
Removing Lhs of wire MODIN16_7[2374] = Net_4100_7[679]
Removing Lhs of wire \MODULE_15:g1:a0:newa_6\[2375] = MODIN16_6[2376]
Removing Lhs of wire MODIN16_6[2376] = Net_4100_6[681]
Removing Lhs of wire \MODULE_15:g1:a0:newa_5\[2377] = MODIN16_5[2378]
Removing Lhs of wire MODIN16_5[2378] = Net_4100_5[683]
Removing Lhs of wire \MODULE_15:g1:a0:newa_4\[2379] = MODIN16_4[2380]
Removing Lhs of wire MODIN16_4[2380] = Net_4100_4[685]
Removing Lhs of wire \MODULE_15:g1:a0:newa_3\[2381] = MODIN16_3[2382]
Removing Lhs of wire MODIN16_3[2382] = Net_4100_3[687]
Removing Lhs of wire \MODULE_15:g1:a0:newa_2\[2383] = MODIN16_2[2384]
Removing Lhs of wire MODIN16_2[2384] = Net_4100_2[689]
Removing Lhs of wire \MODULE_15:g1:a0:newa_1\[2385] = MODIN16_1[2386]
Removing Lhs of wire MODIN16_1[2386] = Net_4100_1[691]
Removing Lhs of wire \MODULE_15:g1:a0:newa_0\[2387] = MODIN16_0[2388]
Removing Lhs of wire MODIN16_0[2388] = Net_4100_0[693]
Removing Lhs of wire \MODULE_15:g1:a0:newb_7\[2389] = Net_14053_7[427]
Removing Lhs of wire MODIN17_7[2390] = Net_14053_7[427]
Removing Lhs of wire \MODULE_15:g1:a0:newb_6\[2391] = Net_14053_6[429]
Removing Lhs of wire MODIN17_6[2392] = Net_14053_6[429]
Removing Lhs of wire \MODULE_15:g1:a0:newb_5\[2393] = Net_14053_5[431]
Removing Lhs of wire MODIN17_5[2394] = Net_14053_5[431]
Removing Lhs of wire \MODULE_15:g1:a0:newb_4\[2395] = Net_14053_4[433]
Removing Lhs of wire MODIN17_4[2396] = Net_14053_4[433]
Removing Lhs of wire \MODULE_15:g1:a0:newb_3\[2397] = Net_14053_3[435]
Removing Lhs of wire MODIN17_3[2398] = Net_14053_3[435]
Removing Lhs of wire \MODULE_15:g1:a0:newb_2\[2399] = Net_14053_2[437]
Removing Lhs of wire MODIN17_2[2400] = Net_14053_2[437]
Removing Lhs of wire \MODULE_15:g1:a0:newb_1\[2401] = Net_14053_1[439]
Removing Lhs of wire MODIN17_1[2402] = Net_14053_1[439]
Removing Lhs of wire \MODULE_15:g1:a0:newb_0\[2403] = Net_14053_0[441]
Removing Lhs of wire MODIN17_0[2404] = Net_14053_0[441]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_7\[2405] = Net_4100_7[679]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_6\[2406] = Net_4100_6[681]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_5\[2407] = Net_4100_5[683]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_4\[2408] = Net_4100_4[685]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_3\[2409] = Net_4100_3[687]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_2\[2410] = Net_4100_2[689]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_1\[2411] = Net_4100_1[691]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_0\[2412] = Net_4100_0[693]
Removing Lhs of wire \MODULE_15:g1:a0:datab_7\[2413] = Net_14053_7[427]
Removing Lhs of wire \MODULE_15:g1:a0:datab_6\[2414] = Net_14053_6[429]
Removing Lhs of wire \MODULE_15:g1:a0:datab_5\[2415] = Net_14053_5[431]
Removing Lhs of wire \MODULE_15:g1:a0:datab_4\[2416] = Net_14053_4[433]
Removing Lhs of wire \MODULE_15:g1:a0:datab_3\[2417] = Net_14053_3[435]
Removing Lhs of wire \MODULE_15:g1:a0:datab_2\[2418] = Net_14053_2[437]
Removing Lhs of wire \MODULE_15:g1:a0:datab_1\[2419] = Net_14053_1[439]
Removing Lhs of wire \MODULE_15:g1:a0:datab_0\[2420] = Net_14053_0[441]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_7\[2421] = Net_4100_7[679]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_6\[2422] = Net_4100_6[681]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_5\[2423] = Net_4100_5[683]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_4\[2424] = Net_4100_4[685]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_3\[2425] = Net_4100_3[687]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_2\[2426] = Net_4100_2[689]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_1\[2427] = Net_4100_1[691]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_0\[2428] = Net_4100_0[693]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_7\[2429] = Net_14053_7[427]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_6\[2430] = Net_14053_6[429]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_5\[2431] = Net_14053_5[431]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_4\[2432] = Net_14053_4[433]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_3\[2433] = Net_14053_3[435]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_2\[2434] = Net_14053_2[437]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_1\[2435] = Net_14053_1[439]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_0\[2436] = Net_14053_0[441]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:aeqb_0\[2445] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:eq_0\[2446] = \MODULE_15:g1:a0:gx:u0:xnor_array_0\[2444]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:eqi_0\[2454] = \MODULE_15:g1:a0:gx:u0:eq_7\[2453]
Removing Lhs of wire \MODULE_16:g1:a0:newa_7\[2503] = MODIN18_7[2504]
Removing Lhs of wire MODIN18_7[2504] = Net_14136_7[706]
Removing Lhs of wire \MODULE_16:g1:a0:newa_6\[2505] = MODIN18_6[2506]
Removing Lhs of wire MODIN18_6[2506] = Net_14136_6[708]
Removing Lhs of wire \MODULE_16:g1:a0:newa_5\[2507] = MODIN18_5[2508]
Removing Lhs of wire MODIN18_5[2508] = Net_14136_5[710]
Removing Lhs of wire \MODULE_16:g1:a0:newa_4\[2509] = MODIN18_4[2510]
Removing Lhs of wire MODIN18_4[2510] = Net_14136_4[712]
Removing Lhs of wire \MODULE_16:g1:a0:newa_3\[2511] = MODIN18_3[2512]
Removing Lhs of wire MODIN18_3[2512] = Net_14136_3[714]
Removing Lhs of wire \MODULE_16:g1:a0:newa_2\[2513] = MODIN18_2[2514]
Removing Lhs of wire MODIN18_2[2514] = Net_14136_2[716]
Removing Lhs of wire \MODULE_16:g1:a0:newa_1\[2515] = MODIN18_1[2516]
Removing Lhs of wire MODIN18_1[2516] = Net_14136_1[718]
Removing Lhs of wire \MODULE_16:g1:a0:newa_0\[2517] = MODIN18_0[2518]
Removing Lhs of wire MODIN18_0[2518] = Net_14136_0[720]
Removing Lhs of wire \MODULE_16:g1:a0:newb_7\[2519] = Net_14124_7[410]
Removing Lhs of wire MODIN19_7[2520] = Net_14124_7[410]
Removing Lhs of wire \MODULE_16:g1:a0:newb_6\[2521] = Net_14124_6[412]
Removing Lhs of wire MODIN19_6[2522] = Net_14124_6[412]
Removing Lhs of wire \MODULE_16:g1:a0:newb_5\[2523] = Net_14124_5[414]
Removing Lhs of wire MODIN19_5[2524] = Net_14124_5[414]
Removing Lhs of wire \MODULE_16:g1:a0:newb_4\[2525] = Net_14124_4[416]
Removing Lhs of wire MODIN19_4[2526] = Net_14124_4[416]
Removing Lhs of wire \MODULE_16:g1:a0:newb_3\[2527] = Net_14124_3[418]
Removing Lhs of wire MODIN19_3[2528] = Net_14124_3[418]
Removing Lhs of wire \MODULE_16:g1:a0:newb_2\[2529] = Net_14124_2[420]
Removing Lhs of wire MODIN19_2[2530] = Net_14124_2[420]
Removing Lhs of wire \MODULE_16:g1:a0:newb_1\[2531] = Net_14124_1[422]
Removing Lhs of wire MODIN19_1[2532] = Net_14124_1[422]
Removing Lhs of wire \MODULE_16:g1:a0:newb_0\[2533] = Net_14124_0[424]
Removing Lhs of wire MODIN19_0[2534] = Net_14124_0[424]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_7\[2535] = Net_14136_7[706]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_6\[2536] = Net_14136_6[708]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_5\[2537] = Net_14136_5[710]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_4\[2538] = Net_14136_4[712]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_3\[2539] = Net_14136_3[714]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_2\[2540] = Net_14136_2[716]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_1\[2541] = Net_14136_1[718]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_0\[2542] = Net_14136_0[720]
Removing Lhs of wire \MODULE_16:g1:a0:datab_7\[2543] = Net_14124_7[410]
Removing Lhs of wire \MODULE_16:g1:a0:datab_6\[2544] = Net_14124_6[412]
Removing Lhs of wire \MODULE_16:g1:a0:datab_5\[2545] = Net_14124_5[414]
Removing Lhs of wire \MODULE_16:g1:a0:datab_4\[2546] = Net_14124_4[416]
Removing Lhs of wire \MODULE_16:g1:a0:datab_3\[2547] = Net_14124_3[418]
Removing Lhs of wire \MODULE_16:g1:a0:datab_2\[2548] = Net_14124_2[420]
Removing Lhs of wire \MODULE_16:g1:a0:datab_1\[2549] = Net_14124_1[422]
Removing Lhs of wire \MODULE_16:g1:a0:datab_0\[2550] = Net_14124_0[424]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_7\[2551] = Net_14136_7[706]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_6\[2552] = Net_14136_6[708]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_5\[2553] = Net_14136_5[710]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_4\[2554] = Net_14136_4[712]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_3\[2555] = Net_14136_3[714]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_2\[2556] = Net_14136_2[716]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_1\[2557] = Net_14136_1[718]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_0\[2558] = Net_14136_0[720]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_7\[2559] = Net_14124_7[410]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_6\[2560] = Net_14124_6[412]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_5\[2561] = Net_14124_5[414]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_4\[2562] = Net_14124_4[416]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_3\[2563] = Net_14124_3[418]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_2\[2564] = Net_14124_2[420]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_1\[2565] = Net_14124_1[422]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_0\[2566] = Net_14124_0[424]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:aeqb_0\[2575] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:eq_0\[2576] = \MODULE_16:g1:a0:gx:u0:xnor_array_0\[2574]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:eqi_0\[2584] = \MODULE_16:g1:a0:gx:u0:eq_7\[2583]
Removing Lhs of wire \MODULE_17:g1:a0:newa_7\[2633] = MODIN20_7[2634]
Removing Lhs of wire MODIN20_7[2634] = Net_11122_7[9]
Removing Lhs of wire \MODULE_17:g1:a0:newa_6\[2635] = MODIN20_6[2636]
Removing Lhs of wire MODIN20_6[2636] = Net_11122_6[11]
Removing Lhs of wire \MODULE_17:g1:a0:newa_5\[2637] = MODIN20_5[2638]
Removing Lhs of wire MODIN20_5[2638] = Net_11122_5[13]
Removing Lhs of wire \MODULE_17:g1:a0:newa_4\[2639] = MODIN20_4[2640]
Removing Lhs of wire MODIN20_4[2640] = Net_11122_4[15]
Removing Lhs of wire \MODULE_17:g1:a0:newa_3\[2641] = MODIN20_3[2642]
Removing Lhs of wire MODIN20_3[2642] = Net_11122_3[17]
Removing Lhs of wire \MODULE_17:g1:a0:newa_2\[2643] = MODIN20_2[2644]
Removing Lhs of wire MODIN20_2[2644] = Net_11122_2[19]
Removing Lhs of wire \MODULE_17:g1:a0:newa_1\[2645] = MODIN20_1[2646]
Removing Lhs of wire MODIN20_1[2646] = Net_11122_1[21]
Removing Lhs of wire \MODULE_17:g1:a0:newa_0\[2647] = MODIN20_0[2648]
Removing Lhs of wire MODIN20_0[2648] = Net_11122_0[23]
Removing Lhs of wire \MODULE_17:g1:a0:newb_7\[2649] = Net_13793_7[1367]
Removing Lhs of wire MODIN21_7[2650] = Net_13793_7[1367]
Removing Lhs of wire \MODULE_17:g1:a0:newb_6\[2651] = Net_13793_6[1370]
Removing Lhs of wire MODIN21_6[2652] = Net_13793_6[1370]
Removing Lhs of wire \MODULE_17:g1:a0:newb_5\[2653] = Net_13793_5[1372]
Removing Lhs of wire MODIN21_5[2654] = Net_13793_5[1372]
Removing Lhs of wire \MODULE_17:g1:a0:newb_4\[2655] = Net_13793_4[1374]
Removing Lhs of wire MODIN21_4[2656] = Net_13793_4[1374]
Removing Lhs of wire \MODULE_17:g1:a0:newb_3\[2657] = Net_13793_3[1376]
Removing Lhs of wire MODIN21_3[2658] = Net_13793_3[1376]
Removing Lhs of wire \MODULE_17:g1:a0:newb_2\[2659] = Net_13793_2[1378]
Removing Lhs of wire MODIN21_2[2660] = Net_13793_2[1378]
Removing Lhs of wire \MODULE_17:g1:a0:newb_1\[2661] = Net_13793_1[1380]
Removing Lhs of wire MODIN21_1[2662] = Net_13793_1[1380]
Removing Lhs of wire \MODULE_17:g1:a0:newb_0\[2663] = Net_13793_0[1382]
Removing Lhs of wire MODIN21_0[2664] = Net_13793_0[1382]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_7\[2665] = Net_11122_7[9]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_6\[2666] = Net_11122_6[11]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_5\[2667] = Net_11122_5[13]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_4\[2668] = Net_11122_4[15]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_3\[2669] = Net_11122_3[17]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_2\[2670] = Net_11122_2[19]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_1\[2671] = Net_11122_1[21]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_0\[2672] = Net_11122_0[23]
Removing Lhs of wire \MODULE_17:g1:a0:datab_7\[2673] = Net_13793_7[1367]
Removing Lhs of wire \MODULE_17:g1:a0:datab_6\[2674] = Net_13793_6[1370]
Removing Lhs of wire \MODULE_17:g1:a0:datab_5\[2675] = Net_13793_5[1372]
Removing Lhs of wire \MODULE_17:g1:a0:datab_4\[2676] = Net_13793_4[1374]
Removing Lhs of wire \MODULE_17:g1:a0:datab_3\[2677] = Net_13793_3[1376]
Removing Lhs of wire \MODULE_17:g1:a0:datab_2\[2678] = Net_13793_2[1378]
Removing Lhs of wire \MODULE_17:g1:a0:datab_1\[2679] = Net_13793_1[1380]
Removing Lhs of wire \MODULE_17:g1:a0:datab_0\[2680] = Net_13793_0[1382]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_7\[2681] = Net_11122_7[9]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_6\[2682] = Net_11122_6[11]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_5\[2683] = Net_11122_5[13]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_4\[2684] = Net_11122_4[15]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_3\[2685] = Net_11122_3[17]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_2\[2686] = Net_11122_2[19]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_1\[2687] = Net_11122_1[21]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_0\[2688] = Net_11122_0[23]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_7\[2689] = Net_13793_7[1367]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_6\[2690] = Net_13793_6[1370]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_5\[2691] = Net_13793_5[1372]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_4\[2692] = Net_13793_4[1374]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_3\[2693] = Net_13793_3[1376]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_2\[2694] = Net_13793_2[1378]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_1\[2695] = Net_13793_1[1380]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_0\[2696] = Net_13793_0[1382]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:aeqb_0\[2705] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:eq_0\[2706] = \MODULE_17:g1:a0:gx:u0:xnor_array_0\[2704]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:eqi_0\[2714] = \MODULE_17:g1:a0:gx:u0:eq_7\[2713]
Removing Lhs of wire \MODULE_18:g1:a0:newa_7\[2763] = Net_13789_7[1801]
Removing Lhs of wire MODIN22_7[2764] = Net_13789_7[1801]
Removing Lhs of wire \MODULE_18:g1:a0:newa_6\[2765] = Net_13789_6[1804]
Removing Lhs of wire MODIN22_6[2766] = Net_13789_6[1804]
Removing Lhs of wire \MODULE_18:g1:a0:newa_5\[2767] = Net_13789_5[1806]
Removing Lhs of wire MODIN22_5[2768] = Net_13789_5[1806]
Removing Lhs of wire \MODULE_18:g1:a0:newa_4\[2769] = Net_13789_4[1808]
Removing Lhs of wire MODIN22_4[2770] = Net_13789_4[1808]
Removing Lhs of wire \MODULE_18:g1:a0:newa_3\[2771] = Net_13789_3[1810]
Removing Lhs of wire MODIN22_3[2772] = Net_13789_3[1810]
Removing Lhs of wire \MODULE_18:g1:a0:newa_2\[2773] = Net_13789_2[1812]
Removing Lhs of wire MODIN22_2[2774] = Net_13789_2[1812]
Removing Lhs of wire \MODULE_18:g1:a0:newa_1\[2775] = Net_13789_1[1814]
Removing Lhs of wire MODIN22_1[2776] = Net_13789_1[1814]
Removing Lhs of wire \MODULE_18:g1:a0:newa_0\[2777] = Net_13789_0[1816]
Removing Lhs of wire MODIN22_0[2778] = Net_13789_0[1816]
Removing Lhs of wire \MODULE_18:g1:a0:newb_7\[2779] = MODIN23_7[2780]
Removing Lhs of wire MODIN23_7[2780] = Net_11125_7[2043]
Removing Lhs of wire \MODULE_18:g1:a0:newb_6\[2781] = MODIN23_6[2782]
Removing Lhs of wire MODIN23_6[2782] = Net_11125_6[2045]
Removing Lhs of wire \MODULE_18:g1:a0:newb_5\[2783] = MODIN23_5[2784]
Removing Lhs of wire MODIN23_5[2784] = Net_11125_5[2047]
Removing Lhs of wire \MODULE_18:g1:a0:newb_4\[2785] = MODIN23_4[2786]
Removing Lhs of wire MODIN23_4[2786] = Net_11125_4[2049]
Removing Lhs of wire \MODULE_18:g1:a0:newb_3\[2787] = MODIN23_3[2788]
Removing Lhs of wire MODIN23_3[2788] = Net_11125_3[2051]
Removing Lhs of wire \MODULE_18:g1:a0:newb_2\[2789] = MODIN23_2[2790]
Removing Lhs of wire MODIN23_2[2790] = Net_11125_2[2053]
Removing Lhs of wire \MODULE_18:g1:a0:newb_1\[2791] = MODIN23_1[2792]
Removing Lhs of wire MODIN23_1[2792] = Net_11125_1[2055]
Removing Lhs of wire \MODULE_18:g1:a0:newb_0\[2793] = MODIN23_0[2794]
Removing Lhs of wire MODIN23_0[2794] = Net_11125_0[2057]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_7\[2795] = Net_13789_7[1801]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_6\[2796] = Net_13789_6[1804]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_5\[2797] = Net_13789_5[1806]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_4\[2798] = Net_13789_4[1808]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_3\[2799] = Net_13789_3[1810]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_2\[2800] = Net_13789_2[1812]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_1\[2801] = Net_13789_1[1814]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_0\[2802] = Net_13789_0[1816]
Removing Lhs of wire \MODULE_18:g1:a0:datab_7\[2803] = Net_11125_7[2043]
Removing Lhs of wire \MODULE_18:g1:a0:datab_6\[2804] = Net_11125_6[2045]
Removing Lhs of wire \MODULE_18:g1:a0:datab_5\[2805] = Net_11125_5[2047]
Removing Lhs of wire \MODULE_18:g1:a0:datab_4\[2806] = Net_11125_4[2049]
Removing Lhs of wire \MODULE_18:g1:a0:datab_3\[2807] = Net_11125_3[2051]
Removing Lhs of wire \MODULE_18:g1:a0:datab_2\[2808] = Net_11125_2[2053]
Removing Lhs of wire \MODULE_18:g1:a0:datab_1\[2809] = Net_11125_1[2055]
Removing Lhs of wire \MODULE_18:g1:a0:datab_0\[2810] = Net_11125_0[2057]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_7\[2811] = Net_13789_7[1801]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_6\[2812] = Net_13789_6[1804]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_5\[2813] = Net_13789_5[1806]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_4\[2814] = Net_13789_4[1808]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_3\[2815] = Net_13789_3[1810]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_2\[2816] = Net_13789_2[1812]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_1\[2817] = Net_13789_1[1814]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_0\[2818] = Net_13789_0[1816]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_7\[2819] = Net_11125_7[2043]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_6\[2820] = Net_11125_6[2045]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_5\[2821] = Net_11125_5[2047]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_4\[2822] = Net_11125_4[2049]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_3\[2823] = Net_11125_3[2051]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_2\[2824] = Net_11125_2[2053]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_1\[2825] = Net_11125_1[2055]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_0\[2826] = Net_11125_0[2057]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:aeqb_0\[2835] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:eq_0\[2836] = \MODULE_18:g1:a0:gx:u0:xnor_array_0\[2834]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:eqi_0\[2844] = \MODULE_18:g1:a0:gx:u0:eq_7\[2843]
Removing Lhs of wire \MODULE_19:g1:a0:newa_1\[2893] = Net_14288_1[444]
Removing Lhs of wire MODIN24_1[2894] = Net_14288_1[444]
Removing Lhs of wire \MODULE_19:g1:a0:newa_0\[2895] = Net_14288_0[448]
Removing Lhs of wire MODIN24_0[2896] = Net_14288_0[448]
Removing Lhs of wire \MODULE_19:g1:a0:newb_1\[2897] = MODIN25_1[2898]
Removing Lhs of wire MODIN25_1[2898] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_19:g1:a0:newb_0\[2899] = MODIN25_0[2900]
Removing Lhs of wire MODIN25_0[2900] = zero[69]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_1\[2901] = Net_14288_1[444]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_0\[2902] = Net_14288_0[448]
Removing Lhs of wire \MODULE_19:g1:a0:datab_1\[2903] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_19:g1:a0:datab_0\[2904] = zero[69]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_1\[2905] = Net_14288_1[444]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_0\[2906] = Net_14288_0[448]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_1\[2907] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_0\[2908] = zero[69]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:aeqb_0\[2911] = tmpOE__Pin_3_net_0[64]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eq_0\[2912] = \MODULE_19:g1:a0:gx:u0:xnor_array_0\[2910]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eqi_0\[2914] = \MODULE_19:g1:a0:gx:u0:eq_1\[2913]
Removing Lhs of wire \EdgeDetect_1:last\\D\[2937] = Net_11443[2]
Removing Lhs of wire \EdgeDetect_2:last\\D\[2938] = Net_13823[5]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2939] = zero[69]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2954] = \UART_1:BUART:rx_bitclk_pre\[244]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2963] = \UART_1:BUART:rx_parity_error_pre\[320]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2964] = zero[69]

------------------------------------------------------
Aliased 0 equations, 1000 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_11886' (cost = 4):
Net_11886 <= ((not \EdgeDetect_1:last\ and Net_11443));

Note:  Expanding virtual equation for 'Net_13817' (cost = 4):
Net_13817 <= ((not \EdgeDetect_2:last\ and Net_13823));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_14241' (cost = 5):
Net_14241 <= ((not \EdgeDetect_1:last\ and not \EdgeDetect_2:last\ and Net_11443 and Net_13823));

Note:  Expanding virtual equation for 'tmpOE__Pin_3_net_0' (cost = 0):
tmpOE__Pin_3_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_14288_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:s_0\ <= (not Net_14288_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_14288_1 and Net_14288_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_14226_0);

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_0\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:s_0\ <= (not Net_14226_0);

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_14124_0);

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_0\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:s_0\ <= (not Net_14124_0);

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_14053_0);

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_0\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:s_0\ <= (not Net_14053_0);

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_13793_0);

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_0\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:s_0\ <= (not Net_13793_0);

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_13798_0);

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_0\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:s_0\ <= (not Net_13798_0);

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_13789_0);

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_0\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:s_0\ <= (not Net_13789_0);

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_14225_7 and not Net_13798_7)
	OR (Net_14225_7 and Net_13798_7));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_14225_6 and not Net_13798_6)
	OR (Net_14225_6 and Net_13798_6));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_14225_5 and not Net_13798_5)
	OR (Net_14225_5 and Net_13798_5));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_14225_4 and not Net_13798_4)
	OR (Net_14225_4 and Net_13798_4));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_14225_3 and not Net_13798_3)
	OR (Net_14225_3 and Net_13798_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_14225_2 and not Net_13798_2)
	OR (Net_14225_2 and Net_13798_2));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_14225_1 and not Net_13798_1)
	OR (Net_14225_1 and Net_13798_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_14225_0 and not Net_13798_0)
	OR (Net_14225_0 and Net_13798_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not Net_14225_1 and not Net_14225_0 and not Net_13798_1 and not Net_13798_0)
	OR (not Net_14225_1 and not Net_13798_1 and Net_14225_0 and Net_13798_0)
	OR (not Net_14225_0 and not Net_13798_0 and Net_14225_1 and Net_13798_1)
	OR (Net_14225_1 and Net_14225_0 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_13:g1:a0:gx:u0:eq_2\ <= ((not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_13798_2 and not Net_13798_1 and Net_14225_0 and Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_0 and not Net_13798_2 and not Net_13798_0 and Net_14225_1 and Net_13798_1)
	OR (not Net_14225_2 and not Net_13798_2 and Net_14225_1 and Net_14225_0 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_1 and not Net_14225_0 and not Net_13798_1 and not Net_13798_0 and Net_14225_2 and Net_13798_2)
	OR (not Net_14225_1 and not Net_13798_1 and Net_14225_2 and Net_14225_0 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_0 and not Net_13798_0 and Net_14225_2 and Net_14225_1 and Net_13798_2 and Net_13798_1)
	OR (Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_13:g1:a0:gx:u0:eq_3\ <= ((not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_0 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_1 and Net_13798_1)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_13798_3 and not Net_13798_2 and Net_14225_1 and Net_14225_0 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_2 and Net_13798_2)
	OR (not Net_14225_3 and not Net_14225_1 and not Net_13798_3 and not Net_13798_1 and Net_14225_2 and Net_14225_0 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_0 and not Net_13798_3 and not Net_13798_0 and Net_14225_2 and Net_14225_1 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_3 and not Net_13798_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_3 and Net_13798_3)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_13798_2 and not Net_13798_1 and Net_14225_3 and Net_14225_0 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_0 and not Net_13798_2 and not Net_13798_0 and Net_14225_3 and Net_14225_1 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_2 and not Net_13798_2 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_1 and not Net_14225_0 and not Net_13798_1 and not Net_13798_0 and Net_14225_3 and Net_14225_2 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_1 and not Net_13798_1 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_0 and not Net_13798_0 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_13:g1:a0:gx:u0:eq_4\ <= ((not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_0 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_1 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and Net_14225_1 and Net_14225_0 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_2 and Net_13798_2)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_1 and not Net_13798_4 and not Net_13798_3 and not Net_13798_1 and Net_14225_2 and Net_14225_0 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_0 and Net_14225_2 and Net_14225_1 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_13798_4 and not Net_13798_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_3 and Net_13798_3)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_14225_1 and not Net_13798_4 and not Net_13798_2 and not Net_13798_1 and Net_14225_3 and Net_14225_0 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_14225_0 and not Net_13798_4 and not Net_13798_2 and not Net_13798_0 and Net_14225_3 and Net_14225_1 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_13798_4 and not Net_13798_2 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_1 and not Net_13798_0 and Net_14225_3 and Net_14225_2 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_4 and not Net_14225_1 and not Net_13798_4 and not Net_13798_1 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_0 and not Net_13798_4 and not Net_13798_0 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_4 and not Net_13798_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_13798_4)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_4 and Net_14225_0 and Net_13798_4 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_4 and Net_14225_1 and Net_13798_4 and Net_13798_1)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_13798_3 and not Net_13798_2 and Net_14225_4 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_14225_2 and Net_13798_4 and Net_13798_2)
	OR (not Net_14225_3 and not Net_14225_1 and not Net_13798_3 and not Net_13798_1 and Net_14225_4 and Net_14225_2 and Net_14225_0 and Net_13798_4 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_0 and not Net_13798_3 and not Net_13798_0 and Net_14225_4 and Net_14225_2 and Net_14225_1 and Net_13798_4 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_3 and not Net_13798_3 and Net_14225_4 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_13798_4 and Net_13798_3)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_13798_2 and not Net_13798_1 and Net_14225_4 and Net_14225_3 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_0 and not Net_13798_2 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_14225_1 and Net_13798_4 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_2 and not Net_13798_2 and Net_14225_4 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_1 and not Net_14225_0 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_13798_4 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_1 and not Net_13798_1 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_0 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Virtual signal \MODULE_13:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_13:g1:a0:gx:u0:eq_5\ <= ((not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_13798_5)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_13798_4)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_13798_5 and Net_13798_4)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_3 and Net_13798_3)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_3 and Net_13798_5 and Net_13798_3)
	OR (not Net_14225_5 and not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_13798_4 and Net_13798_3)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_14225_0 and not Net_13798_2 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_13798_5 and Net_13798_4 and Net_13798_3)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_2 and Net_13798_2)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_2 and Net_13798_5 and Net_13798_2)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_14225_2 and Net_13798_4 and Net_13798_2)
	OR (not Net_14225_3 and not Net_14225_1 and not Net_14225_0 and not Net_13798_3 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_2 and Net_13798_5 and Net_13798_4 and Net_13798_2)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_1 and not Net_13798_0 and Net_14225_3 and Net_14225_2 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_4 and not Net_14225_1 and not Net_14225_0 and not Net_13798_4 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_3 and Net_14225_2 and Net_13798_5 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_5 and not Net_14225_1 and not Net_14225_0 and not Net_13798_5 and not Net_13798_1 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_13798_4 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_1 and not Net_14225_0 and not Net_13798_1 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_1 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_5 and Net_14225_1 and Net_13798_5 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_5 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_4 and Net_14225_1 and Net_13798_4 and Net_13798_1)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_0 and not Net_13798_3 and not Net_13798_2 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_1 and Net_13798_5 and Net_13798_4 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_2 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_2 and not Net_13798_0 and Net_14225_3 and Net_14225_1 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_14225_0 and not Net_13798_4 and not Net_13798_2 and not Net_13798_0 and Net_14225_5 and Net_14225_3 and Net_14225_1 and Net_13798_5 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_2 and not Net_14225_0 and not Net_13798_5 and not Net_13798_2 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_14225_1 and Net_13798_4 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_2 and not Net_14225_0 and not Net_13798_2 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_1 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_0 and Net_14225_2 and Net_14225_1 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_0 and not Net_13798_4 and not Net_13798_3 and not Net_13798_0 and Net_14225_5 and Net_14225_2 and Net_14225_1 and Net_13798_5 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_0 and not Net_13798_5 and not Net_13798_3 and not Net_13798_0 and Net_14225_4 and Net_14225_2 and Net_14225_1 and Net_13798_4 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_3 and not Net_14225_0 and not Net_13798_3 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_2 and Net_14225_1 and Net_13798_5 and Net_13798_4 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_0 and not Net_13798_5 and not Net_13798_4 and not Net_13798_0 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_4 and not Net_14225_0 and not Net_13798_4 and not Net_13798_0 and Net_14225_5 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_5 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_0 and not Net_13798_5 and not Net_13798_0 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_0 and not Net_13798_0 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_0 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_5 and Net_14225_0 and Net_13798_5 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_5 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_4 and Net_14225_0 and Net_13798_4 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_14225_1 and not Net_13798_3 and not Net_13798_2 and not Net_13798_1 and Net_14225_5 and Net_14225_4 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_2 and not Net_14225_1 and not Net_13798_5 and not Net_13798_4 and not Net_13798_2 and not Net_13798_1 and Net_14225_3 and Net_14225_0 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_14225_1 and not Net_13798_4 and not Net_13798_2 and not Net_13798_1 and Net_14225_5 and Net_14225_3 and Net_14225_0 and Net_13798_5 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_2 and not Net_14225_1 and not Net_13798_5 and not Net_13798_2 and not Net_13798_1 and Net_14225_4 and Net_14225_3 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_2 and not Net_14225_1 and not Net_13798_2 and not Net_13798_1 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_1 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_1 and Net_14225_2 and Net_14225_0 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_1 and not Net_13798_4 and not Net_13798_3 and not Net_13798_1 and Net_14225_5 and Net_14225_2 and Net_14225_0 and Net_13798_5 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_1 and not Net_13798_5 and not Net_13798_3 and not Net_13798_1 and Net_14225_4 and Net_14225_2 and Net_14225_0 and Net_13798_4 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_1 and not Net_13798_3 and not Net_13798_1 and Net_14225_5 and Net_14225_4 and Net_14225_2 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_1 and not Net_13798_5 and not Net_13798_4 and not Net_13798_1 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_1 and not Net_13798_4 and not Net_13798_1 and Net_14225_5 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_5 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_1 and not Net_13798_5 and not Net_13798_1 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_1 and not Net_13798_1 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and Net_14225_1 and Net_14225_0 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_14225_2 and not Net_13798_4 and not Net_13798_3 and not Net_13798_2 and Net_14225_5 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_14225_2 and not Net_13798_5 and not Net_13798_3 and not Net_13798_2 and Net_14225_4 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_3 and not Net_14225_2 and not Net_13798_3 and not Net_13798_2 and Net_14225_5 and Net_14225_4 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_2 and not Net_13798_5 and not Net_13798_4 and not Net_13798_2 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_2 and not Net_13798_4 and not Net_13798_2 and Net_14225_5 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_2 and not Net_13798_5 and not Net_13798_2 and Net_14225_4 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_2 and not Net_13798_2 and Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_14225_3 and not Net_13798_5 and not Net_13798_4 and not Net_13798_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_14225_3 and not Net_13798_4 and not Net_13798_3 and Net_14225_5 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_3 and not Net_13798_5 and not Net_13798_3 and Net_14225_4 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_3 and not Net_13798_3 and Net_14225_5 and Net_14225_4 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_14225_4 and not Net_13798_5 and not Net_13798_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_4 and not Net_13798_4 and Net_14225_5 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_5 and not Net_13798_5 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0)
	OR (Net_14225_5 and Net_14225_4 and Net_14225_3 and Net_14225_2 and Net_14225_1 and Net_14225_0 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_13:g1:a0:gx:u0:eq_6\ <= ((not Net_14225_6 and not Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (Net_14225_6 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:lt_6\ <= ((not Net_14225_6 and Net_13798_6));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:gt_6\ <= ((not Net_13798_6 and Net_14225_6));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:lt_3\ <= ((not Net_14225_3 and Net_13798_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:gt_3\ <= ((not Net_13798_3 and Net_14225_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:lt_4\ <= ((not Net_14225_4 and not Net_14225_3 and Net_13798_3)
	OR (not Net_14225_3 and Net_13798_4 and Net_13798_3)
	OR (not Net_14225_4 and Net_13798_4));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:gt_4\ <= ((not Net_13798_4 and not Net_13798_3 and Net_14225_3)
	OR (not Net_13798_3 and Net_14225_4 and Net_14225_3)
	OR (not Net_13798_4 and Net_14225_4));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:lt_0\ <= ((not Net_14225_0 and Net_13798_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:gt_0\ <= ((not Net_13798_0 and Net_14225_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:lt_1\ <= ((not Net_14225_1 and not Net_14225_0 and Net_13798_0)
	OR (not Net_14225_0 and Net_13798_1 and Net_13798_0)
	OR (not Net_14225_1 and Net_13798_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_13:g1:a0:gx:u0:gt_1\ <= ((not Net_13798_1 and not Net_13798_0 and Net_14225_0)
	OR (not Net_13798_0 and Net_14225_1 and Net_14225_0)
	OR (not Net_13798_1 and Net_14225_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_14102_7 and not Net_14226_7)
	OR (Net_14102_7 and Net_14226_7));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_14102_6 and not Net_14226_6)
	OR (Net_14102_6 and Net_14226_6));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_14102_5 and not Net_14226_5)
	OR (Net_14102_5 and Net_14226_5));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_14102_4 and not Net_14226_4)
	OR (Net_14102_4 and Net_14226_4));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_14102_3 and not Net_14226_3)
	OR (Net_14102_3 and Net_14226_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_14102_2 and not Net_14226_2)
	OR (Net_14102_2 and Net_14226_2));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_14102_1 and not Net_14226_1)
	OR (Net_14102_1 and Net_14226_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_14102_0 and not Net_14226_0)
	OR (Net_14102_0 and Net_14226_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_14:g1:a0:gx:u0:eq_1\ <= ((not Net_14102_1 and not Net_14102_0 and not Net_14226_1 and not Net_14226_0)
	OR (not Net_14102_1 and not Net_14226_1 and Net_14102_0 and Net_14226_0)
	OR (not Net_14102_0 and not Net_14226_0 and Net_14102_1 and Net_14226_1)
	OR (Net_14102_1 and Net_14102_0 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_14:g1:a0:gx:u0:eq_2\ <= ((not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14226_2 and not Net_14226_1 and Net_14102_0 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_0 and not Net_14226_2 and not Net_14226_0 and Net_14102_1 and Net_14226_1)
	OR (not Net_14102_2 and not Net_14226_2 and Net_14102_1 and Net_14102_0 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_1 and not Net_14102_0 and not Net_14226_1 and not Net_14226_0 and Net_14102_2 and Net_14226_2)
	OR (not Net_14102_1 and not Net_14226_1 and Net_14102_2 and Net_14102_0 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_0 and not Net_14226_0 and Net_14102_2 and Net_14102_1 and Net_14226_2 and Net_14226_1)
	OR (Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_14:g1:a0:gx:u0:eq_3\ <= ((not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_0 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_1 and Net_14226_1)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14226_3 and not Net_14226_2 and Net_14102_1 and Net_14102_0 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_2 and Net_14226_2)
	OR (not Net_14102_3 and not Net_14102_1 and not Net_14226_3 and not Net_14226_1 and Net_14102_2 and Net_14102_0 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_0 and not Net_14226_3 and not Net_14226_0 and Net_14102_2 and Net_14102_1 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_3 and not Net_14226_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_3 and Net_14226_3)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14226_2 and not Net_14226_1 and Net_14102_3 and Net_14102_0 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_0 and not Net_14226_2 and not Net_14226_0 and Net_14102_3 and Net_14102_1 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_2 and not Net_14226_2 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_1 and not Net_14102_0 and not Net_14226_1 and not Net_14226_0 and Net_14102_3 and Net_14102_2 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_1 and not Net_14226_1 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_0 and not Net_14226_0 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_14:g1:a0:gx:u0:eq_4\ <= ((not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_0 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_1 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and Net_14102_1 and Net_14102_0 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_2 and Net_14226_2)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_1 and not Net_14226_4 and not Net_14226_3 and not Net_14226_1 and Net_14102_2 and Net_14102_0 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_0 and Net_14102_2 and Net_14102_1 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14226_4 and not Net_14226_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_3 and Net_14226_3)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14102_1 and not Net_14226_4 and not Net_14226_2 and not Net_14226_1 and Net_14102_3 and Net_14102_0 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14102_0 and not Net_14226_4 and not Net_14226_2 and not Net_14226_0 and Net_14102_3 and Net_14102_1 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14226_4 and not Net_14226_2 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_1 and not Net_14226_0 and Net_14102_3 and Net_14102_2 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_4 and not Net_14102_1 and not Net_14226_4 and not Net_14226_1 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_0 and not Net_14226_4 and not Net_14226_0 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14226_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14226_4)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_4 and Net_14102_0 and Net_14226_4 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_4 and Net_14102_1 and Net_14226_4 and Net_14226_1)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14226_3 and not Net_14226_2 and Net_14102_4 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14102_2 and Net_14226_4 and Net_14226_2)
	OR (not Net_14102_3 and not Net_14102_1 and not Net_14226_3 and not Net_14226_1 and Net_14102_4 and Net_14102_2 and Net_14102_0 and Net_14226_4 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_0 and not Net_14226_3 and not Net_14226_0 and Net_14102_4 and Net_14102_2 and Net_14102_1 and Net_14226_4 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_3 and not Net_14226_3 and Net_14102_4 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14226_4 and Net_14226_3)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14226_2 and not Net_14226_1 and Net_14102_4 and Net_14102_3 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_0 and not Net_14226_2 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14102_1 and Net_14226_4 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_2 and not Net_14226_2 and Net_14102_4 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_1 and not Net_14102_0 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14226_4 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_1 and not Net_14226_1 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_0 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Virtual signal \MODULE_14:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_14:g1:a0:gx:u0:eq_5\ <= ((not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14226_5)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14226_4)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14226_5 and Net_14226_4)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_3 and Net_14226_3)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_3 and Net_14226_5 and Net_14226_3)
	OR (not Net_14102_5 and not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14226_4 and Net_14226_3)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14102_0 and not Net_14226_2 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14226_5 and Net_14226_4 and Net_14226_3)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_2 and Net_14226_2)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_2 and Net_14226_5 and Net_14226_2)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14102_2 and Net_14226_4 and Net_14226_2)
	OR (not Net_14102_3 and not Net_14102_1 and not Net_14102_0 and not Net_14226_3 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_2 and Net_14226_5 and Net_14226_4 and Net_14226_2)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_1 and not Net_14226_0 and Net_14102_3 and Net_14102_2 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_4 and not Net_14102_1 and not Net_14102_0 and not Net_14226_4 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_3 and Net_14102_2 and Net_14226_5 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_5 and not Net_14102_1 and not Net_14102_0 and not Net_14226_5 and not Net_14226_1 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14226_4 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_1 and not Net_14102_0 and not Net_14226_1 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_1 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_5 and Net_14102_1 and Net_14226_5 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_5 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_4 and Net_14102_1 and Net_14226_4 and Net_14226_1)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_0 and not Net_14226_3 and not Net_14226_2 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_1 and Net_14226_5 and Net_14226_4 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_2 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_2 and not Net_14226_0 and Net_14102_3 and Net_14102_1 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14102_0 and not Net_14226_4 and not Net_14226_2 and not Net_14226_0 and Net_14102_5 and Net_14102_3 and Net_14102_1 and Net_14226_5 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_2 and not Net_14102_0 and not Net_14226_5 and not Net_14226_2 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14102_1 and Net_14226_4 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_2 and not Net_14102_0 and not Net_14226_2 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_1 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_0 and Net_14102_2 and Net_14102_1 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_0 and not Net_14226_4 and not Net_14226_3 and not Net_14226_0 and Net_14102_5 and Net_14102_2 and Net_14102_1 and Net_14226_5 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_0 and not Net_14226_5 and not Net_14226_3 and not Net_14226_0 and Net_14102_4 and Net_14102_2 and Net_14102_1 and Net_14226_4 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_3 and not Net_14102_0 and not Net_14226_3 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_2 and Net_14102_1 and Net_14226_5 and Net_14226_4 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_0 and not Net_14226_5 and not Net_14226_4 and not Net_14226_0 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_4 and not Net_14102_0 and not Net_14226_4 and not Net_14226_0 and Net_14102_5 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_5 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_0 and not Net_14226_5 and not Net_14226_0 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_0 and not Net_14226_0 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_0 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_5 and Net_14102_0 and Net_14226_5 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_5 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_4 and Net_14102_0 and Net_14226_4 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14102_1 and not Net_14226_3 and not Net_14226_2 and not Net_14226_1 and Net_14102_5 and Net_14102_4 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_2 and not Net_14102_1 and not Net_14226_5 and not Net_14226_4 and not Net_14226_2 and not Net_14226_1 and Net_14102_3 and Net_14102_0 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14102_1 and not Net_14226_4 and not Net_14226_2 and not Net_14226_1 and Net_14102_5 and Net_14102_3 and Net_14102_0 and Net_14226_5 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_2 and not Net_14102_1 and not Net_14226_5 and not Net_14226_2 and not Net_14226_1 and Net_14102_4 and Net_14102_3 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14102_1 and not Net_14226_2 and not Net_14226_1 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_1 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_1 and Net_14102_2 and Net_14102_0 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_1 and not Net_14226_4 and not Net_14226_3 and not Net_14226_1 and Net_14102_5 and Net_14102_2 and Net_14102_0 and Net_14226_5 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_1 and not Net_14226_5 and not Net_14226_3 and not Net_14226_1 and Net_14102_4 and Net_14102_2 and Net_14102_0 and Net_14226_4 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_1 and not Net_14226_3 and not Net_14226_1 and Net_14102_5 and Net_14102_4 and Net_14102_2 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_1 and not Net_14226_5 and not Net_14226_4 and not Net_14226_1 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_1 and not Net_14226_4 and not Net_14226_1 and Net_14102_5 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_5 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_1 and not Net_14226_5 and not Net_14226_1 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_1 and not Net_14226_1 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and Net_14102_1 and Net_14102_0 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14102_2 and not Net_14226_4 and not Net_14226_3 and not Net_14226_2 and Net_14102_5 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14102_2 and not Net_14226_5 and not Net_14226_3 and not Net_14226_2 and Net_14102_4 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14102_2 and not Net_14226_3 and not Net_14226_2 and Net_14102_5 and Net_14102_4 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_2 and not Net_14226_5 and not Net_14226_4 and not Net_14226_2 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_2 and not Net_14226_4 and not Net_14226_2 and Net_14102_5 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_2 and not Net_14226_5 and not Net_14226_2 and Net_14102_4 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_2 and not Net_14226_2 and Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14102_3 and not Net_14226_5 and not Net_14226_4 and not Net_14226_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14102_3 and not Net_14226_4 and not Net_14226_3 and Net_14102_5 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_3 and not Net_14226_5 and not Net_14226_3 and Net_14102_4 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_3 and not Net_14226_3 and Net_14102_5 and Net_14102_4 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14102_4 and not Net_14226_5 and not Net_14226_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_4 and not Net_14226_4 and Net_14102_5 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_5 and not Net_14226_5 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0)
	OR (Net_14102_5 and Net_14102_4 and Net_14102_3 and Net_14102_2 and Net_14102_1 and Net_14102_0 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_14:g1:a0:gx:u0:eq_6\ <= ((not Net_14102_6 and not Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (Net_14102_6 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:lt_6\ <= ((not Net_14102_6 and Net_14226_6));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:gt_6\ <= ((not Net_14226_6 and Net_14102_6));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:lt_3\ <= ((not Net_14102_3 and Net_14226_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:gt_3\ <= ((not Net_14226_3 and Net_14102_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:lt_4\ <= ((not Net_14102_4 and not Net_14102_3 and Net_14226_3)
	OR (not Net_14102_3 and Net_14226_4 and Net_14226_3)
	OR (not Net_14102_4 and Net_14226_4));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:gt_4\ <= ((not Net_14226_4 and not Net_14226_3 and Net_14102_3)
	OR (not Net_14226_3 and Net_14102_4 and Net_14102_3)
	OR (not Net_14226_4 and Net_14102_4));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:lt_0\ <= ((not Net_14102_0 and Net_14226_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:gt_0\ <= ((not Net_14226_0 and Net_14102_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:lt_1\ <= ((not Net_14102_1 and not Net_14102_0 and Net_14226_0)
	OR (not Net_14102_0 and Net_14226_1 and Net_14226_0)
	OR (not Net_14102_1 and Net_14226_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_14:g1:a0:gx:u0:gt_1\ <= ((not Net_14226_1 and not Net_14226_0 and Net_14102_0)
	OR (not Net_14226_0 and Net_14102_1 and Net_14102_0)
	OR (not Net_14226_1 and Net_14102_1));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_14053_7 and not Net_4100_7)
	OR (Net_14053_7 and Net_4100_7));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_14053_6 and not Net_4100_6)
	OR (Net_14053_6 and Net_4100_6));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_14053_5 and not Net_4100_5)
	OR (Net_14053_5 and Net_4100_5));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_14053_4 and not Net_4100_4)
	OR (Net_14053_4 and Net_4100_4));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_14053_3 and not Net_4100_3)
	OR (Net_14053_3 and Net_4100_3));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_14053_2 and not Net_4100_2)
	OR (Net_14053_2 and Net_4100_2));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_14053_1 and not Net_4100_1)
	OR (Net_14053_1 and Net_4100_1));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_14053_0 and not Net_4100_0)
	OR (Net_14053_0 and Net_4100_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_15:g1:a0:gx:u0:eq_1\ <= ((not Net_14053_1 and not Net_14053_0 and not Net_4100_1 and not Net_4100_0)
	OR (not Net_14053_1 and not Net_4100_1 and Net_14053_0 and Net_4100_0)
	OR (not Net_14053_0 and not Net_4100_0 and Net_14053_1 and Net_4100_1)
	OR (Net_14053_1 and Net_14053_0 and Net_4100_1 and Net_4100_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_15:g1:a0:gx:u0:eq_2\ <= ((not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_4100_2 and not Net_4100_1 and Net_14053_0 and Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_0 and not Net_4100_2 and not Net_4100_0 and Net_14053_1 and Net_4100_1)
	OR (not Net_14053_2 and not Net_4100_2 and Net_14053_1 and Net_14053_0 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_1 and not Net_14053_0 and not Net_4100_1 and not Net_4100_0 and Net_14053_2 and Net_4100_2)
	OR (not Net_14053_1 and not Net_4100_1 and Net_14053_2 and Net_14053_0 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_0 and not Net_4100_0 and Net_14053_2 and Net_14053_1 and Net_4100_2 and Net_4100_1)
	OR (Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_2 and Net_4100_1 and Net_4100_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_15:g1:a0:gx:u0:eq_3\ <= ((not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_0 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_1 and Net_4100_1)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_4100_3 and not Net_4100_2 and Net_14053_1 and Net_14053_0 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_2 and Net_4100_2)
	OR (not Net_14053_3 and not Net_14053_1 and not Net_4100_3 and not Net_4100_1 and Net_14053_2 and Net_14053_0 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_0 and not Net_4100_3 and not Net_4100_0 and Net_14053_2 and Net_14053_1 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_3 and not Net_4100_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_3 and Net_4100_3)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_4100_2 and not Net_4100_1 and Net_14053_3 and Net_14053_0 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_0 and not Net_4100_2 and not Net_4100_0 and Net_14053_3 and Net_14053_1 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_2 and not Net_4100_2 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_1 and not Net_14053_0 and not Net_4100_1 and not Net_4100_0 and Net_14053_3 and Net_14053_2 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_1 and not Net_4100_1 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_0 and not Net_4100_0 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_15:g1:a0:gx:u0:eq_4\ <= ((not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_0 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_1 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and Net_14053_1 and Net_14053_0 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_2 and Net_4100_2)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_1 and not Net_4100_4 and not Net_4100_3 and not Net_4100_1 and Net_14053_2 and Net_14053_0 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_0 and Net_14053_2 and Net_14053_1 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_4100_4 and not Net_4100_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_3 and Net_4100_3)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_14053_1 and not Net_4100_4 and not Net_4100_2 and not Net_4100_1 and Net_14053_3 and Net_14053_0 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_14053_0 and not Net_4100_4 and not Net_4100_2 and not Net_4100_0 and Net_14053_3 and Net_14053_1 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_4100_4 and not Net_4100_2 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_1 and not Net_4100_0 and Net_14053_3 and Net_14053_2 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_4 and not Net_14053_1 and not Net_4100_4 and not Net_4100_1 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_0 and not Net_4100_4 and not Net_4100_0 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_4 and not Net_4100_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_4100_4)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_4 and Net_14053_0 and Net_4100_4 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_4 and Net_14053_1 and Net_4100_4 and Net_4100_1)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_4100_3 and not Net_4100_2 and Net_14053_4 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_14053_2 and Net_4100_4 and Net_4100_2)
	OR (not Net_14053_3 and not Net_14053_1 and not Net_4100_3 and not Net_4100_1 and Net_14053_4 and Net_14053_2 and Net_14053_0 and Net_4100_4 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_0 and not Net_4100_3 and not Net_4100_0 and Net_14053_4 and Net_14053_2 and Net_14053_1 and Net_4100_4 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_3 and not Net_4100_3 and Net_14053_4 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_4100_4 and Net_4100_3)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_4100_2 and not Net_4100_1 and Net_14053_4 and Net_14053_3 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_0 and not Net_4100_2 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_14053_1 and Net_4100_4 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_2 and not Net_4100_2 and Net_14053_4 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_1 and not Net_14053_0 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_4100_4 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_1 and not Net_4100_1 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_0 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0));

Note:  Virtual signal \MODULE_15:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_15:g1:a0:gx:u0:eq_5\ <= ((not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_4100_5)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_4100_4)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_4100_5 and Net_4100_4)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_3 and Net_4100_3)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_3 and Net_4100_5 and Net_4100_3)
	OR (not Net_14053_5 and not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_4100_4 and Net_4100_3)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_14053_0 and not Net_4100_2 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_4100_5 and Net_4100_4 and Net_4100_3)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_2 and Net_4100_2)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_2 and Net_4100_5 and Net_4100_2)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_14053_2 and Net_4100_4 and Net_4100_2)
	OR (not Net_14053_3 and not Net_14053_1 and not Net_14053_0 and not Net_4100_3 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_2 and Net_4100_5 and Net_4100_4 and Net_4100_2)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_1 and not Net_4100_0 and Net_14053_3 and Net_14053_2 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_4 and not Net_14053_1 and not Net_14053_0 and not Net_4100_4 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_3 and Net_14053_2 and Net_4100_5 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_5 and not Net_14053_1 and not Net_14053_0 and not Net_4100_5 and not Net_4100_1 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_4100_4 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_1 and not Net_14053_0 and not Net_4100_1 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_2)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_1 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_5 and Net_14053_1 and Net_4100_5 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_5 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_4 and Net_14053_1 and Net_4100_4 and Net_4100_1)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_0 and not Net_4100_3 and not Net_4100_2 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_1 and Net_4100_5 and Net_4100_4 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_2 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_2 and not Net_4100_0 and Net_14053_3 and Net_14053_1 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_14053_0 and not Net_4100_4 and not Net_4100_2 and not Net_4100_0 and Net_14053_5 and Net_14053_3 and Net_14053_1 and Net_4100_5 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_2 and not Net_14053_0 and not Net_4100_5 and not Net_4100_2 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_14053_1 and Net_4100_4 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_2 and not Net_14053_0 and not Net_4100_2 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_1 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_0 and Net_14053_2 and Net_14053_1 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_0 and not Net_4100_4 and not Net_4100_3 and not Net_4100_0 and Net_14053_5 and Net_14053_2 and Net_14053_1 and Net_4100_5 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_0 and not Net_4100_5 and not Net_4100_3 and not Net_4100_0 and Net_14053_4 and Net_14053_2 and Net_14053_1 and Net_4100_4 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_3 and not Net_14053_0 and not Net_4100_3 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_2 and Net_14053_1 and Net_4100_5 and Net_4100_4 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_0 and not Net_4100_5 and not Net_4100_4 and not Net_4100_0 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_4 and not Net_14053_0 and not Net_4100_4 and not Net_4100_0 and Net_14053_5 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_5 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_0 and not Net_4100_5 and not Net_4100_0 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_0 and not Net_4100_0 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_1)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_0 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_5 and Net_14053_0 and Net_4100_5 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_5 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_4 and Net_14053_0 and Net_4100_4 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_14053_1 and not Net_4100_3 and not Net_4100_2 and not Net_4100_1 and Net_14053_5 and Net_14053_4 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_2 and not Net_14053_1 and not Net_4100_5 and not Net_4100_4 and not Net_4100_2 and not Net_4100_1 and Net_14053_3 and Net_14053_0 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_14053_1 and not Net_4100_4 and not Net_4100_2 and not Net_4100_1 and Net_14053_5 and Net_14053_3 and Net_14053_0 and Net_4100_5 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_2 and not Net_14053_1 and not Net_4100_5 and not Net_4100_2 and not Net_4100_1 and Net_14053_4 and Net_14053_3 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_2 and not Net_14053_1 and not Net_4100_2 and not Net_4100_1 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_1 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_1 and Net_14053_2 and Net_14053_0 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_1 and not Net_4100_4 and not Net_4100_3 and not Net_4100_1 and Net_14053_5 and Net_14053_2 and Net_14053_0 and Net_4100_5 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_1 and not Net_4100_5 and not Net_4100_3 and not Net_4100_1 and Net_14053_4 and Net_14053_2 and Net_14053_0 and Net_4100_4 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_1 and not Net_4100_3 and not Net_4100_1 and Net_14053_5 and Net_14053_4 and Net_14053_2 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_1 and not Net_4100_5 and not Net_4100_4 and not Net_4100_1 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_1 and not Net_4100_4 and not Net_4100_1 and Net_14053_5 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_5 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_1 and not Net_4100_5 and not Net_4100_1 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_1 and not Net_4100_1 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and Net_14053_1 and Net_14053_0 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_14053_2 and not Net_4100_4 and not Net_4100_3 and not Net_4100_2 and Net_14053_5 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_14053_2 and not Net_4100_5 and not Net_4100_3 and not Net_4100_2 and Net_14053_4 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_3 and not Net_14053_2 and not Net_4100_3 and not Net_4100_2 and Net_14053_5 and Net_14053_4 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_2 and not Net_4100_5 and not Net_4100_4 and not Net_4100_2 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_2 and not Net_4100_4 and not Net_4100_2 and Net_14053_5 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_2 and not Net_4100_5 and not Net_4100_2 and Net_14053_4 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_2 and not Net_4100_2 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_14053_3 and not Net_4100_5 and not Net_4100_4 and not Net_4100_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_14053_3 and not Net_4100_4 and not Net_4100_3 and Net_14053_5 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_3 and not Net_4100_5 and not Net_4100_3 and Net_14053_4 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_3 and not Net_4100_3 and Net_14053_5 and Net_14053_4 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_14053_4 and not Net_4100_5 and not Net_4100_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_4 and not Net_4100_4 and Net_14053_5 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_5 and not Net_4100_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0)
	OR (Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0 and Net_4100_5 and Net_4100_4 and Net_4100_3 and Net_4100_2 and Net_4100_1 and Net_4100_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_15:g1:a0:gx:u0:eq_6\ <= ((not Net_14053_6 and not Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (Net_14053_6 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:lt_6\ <= ((not Net_4100_6 and Net_14053_6));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_6\ <= ((not Net_14053_6 and Net_4100_6));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:lt_3\ <= ((not Net_4100_3 and Net_14053_3));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_3\ <= ((not Net_14053_3 and Net_4100_3));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:lt_4\ <= ((not Net_4100_4 and not Net_4100_3 and Net_14053_3)
	OR (not Net_4100_3 and Net_14053_4 and Net_14053_3)
	OR (not Net_4100_4 and Net_14053_4));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:gt_4\ <= ((not Net_14053_4 and not Net_14053_3 and Net_4100_3)
	OR (not Net_14053_3 and Net_4100_4 and Net_4100_3)
	OR (not Net_14053_4 and Net_4100_4));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:lt_0\ <= ((not Net_4100_0 and Net_14053_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_0\ <= ((not Net_14053_0 and Net_4100_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:lt_1\ <= ((not Net_4100_1 and not Net_4100_0 and Net_14053_0)
	OR (not Net_4100_0 and Net_14053_1 and Net_14053_0)
	OR (not Net_4100_1 and Net_14053_1));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_15:g1:a0:gx:u0:gt_1\ <= ((not Net_14053_1 and not Net_14053_0 and Net_4100_0)
	OR (not Net_14053_0 and Net_4100_1 and Net_4100_0)
	OR (not Net_14053_1 and Net_4100_1));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_14124_7 and not Net_14136_7)
	OR (Net_14124_7 and Net_14136_7));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_14124_6 and not Net_14136_6)
	OR (Net_14124_6 and Net_14136_6));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_14124_5 and not Net_14136_5)
	OR (Net_14124_5 and Net_14136_5));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_14124_4 and not Net_14136_4)
	OR (Net_14124_4 and Net_14136_4));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_14124_3 and not Net_14136_3)
	OR (Net_14124_3 and Net_14136_3));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_14124_2 and not Net_14136_2)
	OR (Net_14124_2 and Net_14136_2));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_14124_1 and not Net_14136_1)
	OR (Net_14124_1 and Net_14136_1));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_16:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_14124_0 and not Net_14136_0)
	OR (Net_14124_0 and Net_14136_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_16:g1:a0:gx:u0:eq_1\ <= ((not Net_14124_1 and not Net_14124_0 and not Net_14136_1 and not Net_14136_0)
	OR (not Net_14124_1 and not Net_14136_1 and Net_14124_0 and Net_14136_0)
	OR (not Net_14124_0 and not Net_14136_0 and Net_14124_1 and Net_14136_1)
	OR (Net_14124_1 and Net_14124_0 and Net_14136_1 and Net_14136_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_16:g1:a0:gx:u0:eq_2\ <= ((not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14136_2 and not Net_14136_1 and Net_14124_0 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_0 and not Net_14136_2 and not Net_14136_0 and Net_14124_1 and Net_14136_1)
	OR (not Net_14124_2 and not Net_14136_2 and Net_14124_1 and Net_14124_0 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_1 and not Net_14124_0 and not Net_14136_1 and not Net_14136_0 and Net_14124_2 and Net_14136_2)
	OR (not Net_14124_1 and not Net_14136_1 and Net_14124_2 and Net_14124_0 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_0 and not Net_14136_0 and Net_14124_2 and Net_14124_1 and Net_14136_2 and Net_14136_1)
	OR (Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_2 and Net_14136_1 and Net_14136_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_16:g1:a0:gx:u0:eq_3\ <= ((not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_0 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_1 and Net_14136_1)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14136_3 and not Net_14136_2 and Net_14124_1 and Net_14124_0 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_2 and Net_14136_2)
	OR (not Net_14124_3 and not Net_14124_1 and not Net_14136_3 and not Net_14136_1 and Net_14124_2 and Net_14124_0 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_0 and not Net_14136_3 and not Net_14136_0 and Net_14124_2 and Net_14124_1 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_3 and not Net_14136_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_3 and Net_14136_3)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14136_2 and not Net_14136_1 and Net_14124_3 and Net_14124_0 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_0 and not Net_14136_2 and not Net_14136_0 and Net_14124_3 and Net_14124_1 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_2 and not Net_14136_2 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_1 and not Net_14124_0 and not Net_14136_1 and not Net_14136_0 and Net_14124_3 and Net_14124_2 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_1 and not Net_14136_1 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_0 and not Net_14136_0 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_16:g1:a0:gx:u0:eq_4\ <= ((not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_0 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_1 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and Net_14124_1 and Net_14124_0 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_2 and Net_14136_2)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_1 and not Net_14136_4 and not Net_14136_3 and not Net_14136_1 and Net_14124_2 and Net_14124_0 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_0 and Net_14124_2 and Net_14124_1 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14136_4 and not Net_14136_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_3 and Net_14136_3)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14124_1 and not Net_14136_4 and not Net_14136_2 and not Net_14136_1 and Net_14124_3 and Net_14124_0 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14124_0 and not Net_14136_4 and not Net_14136_2 and not Net_14136_0 and Net_14124_3 and Net_14124_1 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14136_4 and not Net_14136_2 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_1 and not Net_14136_0 and Net_14124_3 and Net_14124_2 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_4 and not Net_14124_1 and not Net_14136_4 and not Net_14136_1 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_0 and not Net_14136_4 and not Net_14136_0 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14136_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14136_4)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_4 and Net_14124_0 and Net_14136_4 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_4 and Net_14124_1 and Net_14136_4 and Net_14136_1)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14136_3 and not Net_14136_2 and Net_14124_4 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14124_2 and Net_14136_4 and Net_14136_2)
	OR (not Net_14124_3 and not Net_14124_1 and not Net_14136_3 and not Net_14136_1 and Net_14124_4 and Net_14124_2 and Net_14124_0 and Net_14136_4 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_0 and not Net_14136_3 and not Net_14136_0 and Net_14124_4 and Net_14124_2 and Net_14124_1 and Net_14136_4 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_3 and not Net_14136_3 and Net_14124_4 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14136_4 and Net_14136_3)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14136_2 and not Net_14136_1 and Net_14124_4 and Net_14124_3 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_0 and not Net_14136_2 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14124_1 and Net_14136_4 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_2 and not Net_14136_2 and Net_14124_4 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_1 and not Net_14124_0 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14136_4 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_1 and not Net_14136_1 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_0 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0));

Note:  Virtual signal \MODULE_16:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_16:g1:a0:gx:u0:eq_5\ <= ((not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14136_5)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14136_4)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14136_5 and Net_14136_4)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_3 and Net_14136_3)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_3 and Net_14136_5 and Net_14136_3)
	OR (not Net_14124_5 and not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14136_4 and Net_14136_3)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14124_0 and not Net_14136_2 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14136_5 and Net_14136_4 and Net_14136_3)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_2 and Net_14136_2)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_2 and Net_14136_5 and Net_14136_2)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14124_2 and Net_14136_4 and Net_14136_2)
	OR (not Net_14124_3 and not Net_14124_1 and not Net_14124_0 and not Net_14136_3 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_2 and Net_14136_5 and Net_14136_4 and Net_14136_2)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_1 and not Net_14136_0 and Net_14124_3 and Net_14124_2 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_4 and not Net_14124_1 and not Net_14124_0 and not Net_14136_4 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_3 and Net_14124_2 and Net_14136_5 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_5 and not Net_14124_1 and not Net_14124_0 and not Net_14136_5 and not Net_14136_1 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14136_4 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_1 and not Net_14124_0 and not Net_14136_1 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_2)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_1 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_5 and Net_14124_1 and Net_14136_5 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_5 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_4 and Net_14124_1 and Net_14136_4 and Net_14136_1)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_0 and not Net_14136_3 and not Net_14136_2 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_1 and Net_14136_5 and Net_14136_4 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_2 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_2 and not Net_14136_0 and Net_14124_3 and Net_14124_1 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14124_0 and not Net_14136_4 and not Net_14136_2 and not Net_14136_0 and Net_14124_5 and Net_14124_3 and Net_14124_1 and Net_14136_5 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_2 and not Net_14124_0 and not Net_14136_5 and not Net_14136_2 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14124_1 and Net_14136_4 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_2 and not Net_14124_0 and not Net_14136_2 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_1 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_0 and Net_14124_2 and Net_14124_1 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_0 and not Net_14136_4 and not Net_14136_3 and not Net_14136_0 and Net_14124_5 and Net_14124_2 and Net_14124_1 and Net_14136_5 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_0 and not Net_14136_5 and not Net_14136_3 and not Net_14136_0 and Net_14124_4 and Net_14124_2 and Net_14124_1 and Net_14136_4 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_3 and not Net_14124_0 and not Net_14136_3 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_2 and Net_14124_1 and Net_14136_5 and Net_14136_4 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_0 and not Net_14136_5 and not Net_14136_4 and not Net_14136_0 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_4 and not Net_14124_0 and not Net_14136_4 and not Net_14136_0 and Net_14124_5 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_5 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_0 and not Net_14136_5 and not Net_14136_0 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_0 and not Net_14136_0 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_1)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_0 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_5 and Net_14124_0 and Net_14136_5 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_5 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_4 and Net_14124_0 and Net_14136_4 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14124_1 and not Net_14136_3 and not Net_14136_2 and not Net_14136_1 and Net_14124_5 and Net_14124_4 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_2 and not Net_14124_1 and not Net_14136_5 and not Net_14136_4 and not Net_14136_2 and not Net_14136_1 and Net_14124_3 and Net_14124_0 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14124_1 and not Net_14136_4 and not Net_14136_2 and not Net_14136_1 and Net_14124_5 and Net_14124_3 and Net_14124_0 and Net_14136_5 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_2 and not Net_14124_1 and not Net_14136_5 and not Net_14136_2 and not Net_14136_1 and Net_14124_4 and Net_14124_3 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14124_1 and not Net_14136_2 and not Net_14136_1 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_1 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_1 and Net_14124_2 and Net_14124_0 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_1 and not Net_14136_4 and not Net_14136_3 and not Net_14136_1 and Net_14124_5 and Net_14124_2 and Net_14124_0 and Net_14136_5 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_1 and not Net_14136_5 and not Net_14136_3 and not Net_14136_1 and Net_14124_4 and Net_14124_2 and Net_14124_0 and Net_14136_4 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_1 and not Net_14136_3 and not Net_14136_1 and Net_14124_5 and Net_14124_4 and Net_14124_2 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_1 and not Net_14136_5 and not Net_14136_4 and not Net_14136_1 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_1 and not Net_14136_4 and not Net_14136_1 and Net_14124_5 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_5 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_1 and not Net_14136_5 and not Net_14136_1 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_1 and not Net_14136_1 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and Net_14124_1 and Net_14124_0 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14124_2 and not Net_14136_4 and not Net_14136_3 and not Net_14136_2 and Net_14124_5 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14124_2 and not Net_14136_5 and not Net_14136_3 and not Net_14136_2 and Net_14124_4 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14124_2 and not Net_14136_3 and not Net_14136_2 and Net_14124_5 and Net_14124_4 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_2 and not Net_14136_5 and not Net_14136_4 and not Net_14136_2 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_2 and not Net_14136_4 and not Net_14136_2 and Net_14124_5 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_2 and not Net_14136_5 and not Net_14136_2 and Net_14124_4 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_2 and not Net_14136_2 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14124_3 and not Net_14136_5 and not Net_14136_4 and not Net_14136_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14124_3 and not Net_14136_4 and not Net_14136_3 and Net_14124_5 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_3 and not Net_14136_5 and not Net_14136_3 and Net_14124_4 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_3 and not Net_14136_3 and Net_14124_5 and Net_14124_4 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14124_4 and not Net_14136_5 and not Net_14136_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_4 and not Net_14136_4 and Net_14124_5 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_5 and not Net_14136_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0)
	OR (Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0 and Net_14136_5 and Net_14136_4 and Net_14136_3 and Net_14136_2 and Net_14136_1 and Net_14136_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_16:g1:a0:gx:u0:eq_6\ <= ((not Net_14124_6 and not Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (Net_14124_6 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:lt_6\ <= ((not Net_14136_6 and Net_14124_6));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_6\ <= ((not Net_14124_6 and Net_14136_6));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:lt_3\ <= ((not Net_14136_3 and Net_14124_3));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_3\ <= ((not Net_14124_3 and Net_14136_3));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:lt_4\ <= ((not Net_14136_4 and not Net_14136_3 and Net_14124_3)
	OR (not Net_14136_3 and Net_14124_4 and Net_14124_3)
	OR (not Net_14136_4 and Net_14124_4));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:gt_4\ <= ((not Net_14124_4 and not Net_14124_3 and Net_14136_3)
	OR (not Net_14124_3 and Net_14136_4 and Net_14136_3)
	OR (not Net_14124_4 and Net_14136_4));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:lt_0\ <= ((not Net_14136_0 and Net_14124_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_0\ <= ((not Net_14124_0 and Net_14136_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:lt_1\ <= ((not Net_14136_1 and not Net_14136_0 and Net_14124_0)
	OR (not Net_14136_0 and Net_14124_1 and Net_14124_0)
	OR (not Net_14136_1 and Net_14124_1));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_16:g1:a0:gx:u0:gt_1\ <= ((not Net_14124_1 and not Net_14124_0 and Net_14136_0)
	OR (not Net_14124_0 and Net_14136_1 and Net_14136_0)
	OR (not Net_14124_1 and Net_14136_1));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_11122_7 and not Net_13793_7)
	OR (Net_11122_7 and Net_13793_7));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_11122_6 and not Net_13793_6)
	OR (Net_11122_6 and Net_13793_6));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_11122_5 and not Net_13793_5)
	OR (Net_11122_5 and Net_13793_5));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_11122_4 and not Net_13793_4)
	OR (Net_11122_4 and Net_13793_4));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_11122_3 and not Net_13793_3)
	OR (Net_11122_3 and Net_13793_3));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_11122_2 and not Net_13793_2)
	OR (Net_11122_2 and Net_13793_2));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_11122_1 and not Net_13793_1)
	OR (Net_11122_1 and Net_13793_1));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_17:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_11122_0 and not Net_13793_0)
	OR (Net_11122_0 and Net_13793_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_17:g1:a0:gx:u0:eq_1\ <= ((not Net_11122_1 and not Net_11122_0 and not Net_13793_1 and not Net_13793_0)
	OR (not Net_11122_1 and not Net_13793_1 and Net_11122_0 and Net_13793_0)
	OR (not Net_11122_0 and not Net_13793_0 and Net_11122_1 and Net_13793_1)
	OR (Net_11122_1 and Net_11122_0 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_17:g1:a0:gx:u0:eq_2\ <= ((not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_13793_2 and not Net_13793_1 and Net_11122_0 and Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_0 and not Net_13793_2 and not Net_13793_0 and Net_11122_1 and Net_13793_1)
	OR (not Net_11122_2 and not Net_13793_2 and Net_11122_1 and Net_11122_0 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_1 and not Net_11122_0 and not Net_13793_1 and not Net_13793_0 and Net_11122_2 and Net_13793_2)
	OR (not Net_11122_1 and not Net_13793_1 and Net_11122_2 and Net_11122_0 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_0 and not Net_13793_0 and Net_11122_2 and Net_11122_1 and Net_13793_2 and Net_13793_1)
	OR (Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_17:g1:a0:gx:u0:eq_3\ <= ((not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_0 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_1 and Net_13793_1)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_13793_3 and not Net_13793_2 and Net_11122_1 and Net_11122_0 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_2 and Net_13793_2)
	OR (not Net_11122_3 and not Net_11122_1 and not Net_13793_3 and not Net_13793_1 and Net_11122_2 and Net_11122_0 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_0 and not Net_13793_3 and not Net_13793_0 and Net_11122_2 and Net_11122_1 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_3 and not Net_13793_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_3 and Net_13793_3)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_13793_2 and not Net_13793_1 and Net_11122_3 and Net_11122_0 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_0 and not Net_13793_2 and not Net_13793_0 and Net_11122_3 and Net_11122_1 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_2 and not Net_13793_2 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_1 and not Net_11122_0 and not Net_13793_1 and not Net_13793_0 and Net_11122_3 and Net_11122_2 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_1 and not Net_13793_1 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_0 and not Net_13793_0 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_17:g1:a0:gx:u0:eq_4\ <= ((not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_0 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_1 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and Net_11122_1 and Net_11122_0 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_2 and Net_13793_2)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_1 and not Net_13793_4 and not Net_13793_3 and not Net_13793_1 and Net_11122_2 and Net_11122_0 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_0 and Net_11122_2 and Net_11122_1 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_13793_4 and not Net_13793_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_3 and Net_13793_3)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_11122_1 and not Net_13793_4 and not Net_13793_2 and not Net_13793_1 and Net_11122_3 and Net_11122_0 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_11122_0 and not Net_13793_4 and not Net_13793_2 and not Net_13793_0 and Net_11122_3 and Net_11122_1 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_13793_4 and not Net_13793_2 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_1 and not Net_13793_0 and Net_11122_3 and Net_11122_2 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_4 and not Net_11122_1 and not Net_13793_4 and not Net_13793_1 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_0 and not Net_13793_4 and not Net_13793_0 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_4 and not Net_13793_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_13793_4)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_4 and Net_11122_0 and Net_13793_4 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_4 and Net_11122_1 and Net_13793_4 and Net_13793_1)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_13793_3 and not Net_13793_2 and Net_11122_4 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_11122_2 and Net_13793_4 and Net_13793_2)
	OR (not Net_11122_3 and not Net_11122_1 and not Net_13793_3 and not Net_13793_1 and Net_11122_4 and Net_11122_2 and Net_11122_0 and Net_13793_4 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_0 and not Net_13793_3 and not Net_13793_0 and Net_11122_4 and Net_11122_2 and Net_11122_1 and Net_13793_4 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_3 and not Net_13793_3 and Net_11122_4 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_13793_4 and Net_13793_3)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_13793_2 and not Net_13793_1 and Net_11122_4 and Net_11122_3 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_0 and not Net_13793_2 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_11122_1 and Net_13793_4 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_2 and not Net_13793_2 and Net_11122_4 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_1 and not Net_11122_0 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_13793_4 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_1 and not Net_13793_1 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_0 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Virtual signal \MODULE_17:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_17:g1:a0:gx:u0:eq_5\ <= ((not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_13793_5)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_13793_4)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_13793_5 and Net_13793_4)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_3 and Net_13793_3)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_3 and Net_13793_5 and Net_13793_3)
	OR (not Net_11122_5 and not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_13793_4 and Net_13793_3)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_11122_0 and not Net_13793_2 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_13793_5 and Net_13793_4 and Net_13793_3)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_2 and Net_13793_2)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_2 and Net_13793_5 and Net_13793_2)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_11122_2 and Net_13793_4 and Net_13793_2)
	OR (not Net_11122_3 and not Net_11122_1 and not Net_11122_0 and not Net_13793_3 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_2 and Net_13793_5 and Net_13793_4 and Net_13793_2)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_1 and not Net_13793_0 and Net_11122_3 and Net_11122_2 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_4 and not Net_11122_1 and not Net_11122_0 and not Net_13793_4 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_3 and Net_11122_2 and Net_13793_5 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_5 and not Net_11122_1 and not Net_11122_0 and not Net_13793_5 and not Net_13793_1 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_13793_4 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_1 and not Net_11122_0 and not Net_13793_1 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_1 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_5 and Net_11122_1 and Net_13793_5 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_5 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_4 and Net_11122_1 and Net_13793_4 and Net_13793_1)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_0 and not Net_13793_3 and not Net_13793_2 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_1 and Net_13793_5 and Net_13793_4 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_2 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_2 and not Net_13793_0 and Net_11122_3 and Net_11122_1 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_11122_0 and not Net_13793_4 and not Net_13793_2 and not Net_13793_0 and Net_11122_5 and Net_11122_3 and Net_11122_1 and Net_13793_5 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_2 and not Net_11122_0 and not Net_13793_5 and not Net_13793_2 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_11122_1 and Net_13793_4 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_2 and not Net_11122_0 and not Net_13793_2 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_1 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_0 and Net_11122_2 and Net_11122_1 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_0 and not Net_13793_4 and not Net_13793_3 and not Net_13793_0 and Net_11122_5 and Net_11122_2 and Net_11122_1 and Net_13793_5 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_0 and not Net_13793_5 and not Net_13793_3 and not Net_13793_0 and Net_11122_4 and Net_11122_2 and Net_11122_1 and Net_13793_4 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_3 and not Net_11122_0 and not Net_13793_3 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_2 and Net_11122_1 and Net_13793_5 and Net_13793_4 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_0 and not Net_13793_5 and not Net_13793_4 and not Net_13793_0 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_4 and not Net_11122_0 and not Net_13793_4 and not Net_13793_0 and Net_11122_5 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_5 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_0 and not Net_13793_5 and not Net_13793_0 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_0 and not Net_13793_0 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_0 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_5 and Net_11122_0 and Net_13793_5 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_5 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_4 and Net_11122_0 and Net_13793_4 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_11122_1 and not Net_13793_3 and not Net_13793_2 and not Net_13793_1 and Net_11122_5 and Net_11122_4 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_2 and not Net_11122_1 and not Net_13793_5 and not Net_13793_4 and not Net_13793_2 and not Net_13793_1 and Net_11122_3 and Net_11122_0 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_11122_1 and not Net_13793_4 and not Net_13793_2 and not Net_13793_1 and Net_11122_5 and Net_11122_3 and Net_11122_0 and Net_13793_5 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_2 and not Net_11122_1 and not Net_13793_5 and not Net_13793_2 and not Net_13793_1 and Net_11122_4 and Net_11122_3 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_2 and not Net_11122_1 and not Net_13793_2 and not Net_13793_1 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_1 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_1 and Net_11122_2 and Net_11122_0 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_1 and not Net_13793_4 and not Net_13793_3 and not Net_13793_1 and Net_11122_5 and Net_11122_2 and Net_11122_0 and Net_13793_5 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_1 and not Net_13793_5 and not Net_13793_3 and not Net_13793_1 and Net_11122_4 and Net_11122_2 and Net_11122_0 and Net_13793_4 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_1 and not Net_13793_3 and not Net_13793_1 and Net_11122_5 and Net_11122_4 and Net_11122_2 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_1 and not Net_13793_5 and not Net_13793_4 and not Net_13793_1 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_1 and not Net_13793_4 and not Net_13793_1 and Net_11122_5 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_5 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_1 and not Net_13793_5 and not Net_13793_1 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_1 and not Net_13793_1 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and Net_11122_1 and Net_11122_0 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_11122_2 and not Net_13793_4 and not Net_13793_3 and not Net_13793_2 and Net_11122_5 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_11122_2 and not Net_13793_5 and not Net_13793_3 and not Net_13793_2 and Net_11122_4 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_3 and not Net_11122_2 and not Net_13793_3 and not Net_13793_2 and Net_11122_5 and Net_11122_4 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_2 and not Net_13793_5 and not Net_13793_4 and not Net_13793_2 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_2 and not Net_13793_4 and not Net_13793_2 and Net_11122_5 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_2 and not Net_13793_5 and not Net_13793_2 and Net_11122_4 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_2 and not Net_13793_2 and Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_11122_3 and not Net_13793_5 and not Net_13793_4 and not Net_13793_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_11122_3 and not Net_13793_4 and not Net_13793_3 and Net_11122_5 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_3 and not Net_13793_5 and not Net_13793_3 and Net_11122_4 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_3 and not Net_13793_3 and Net_11122_5 and Net_11122_4 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_11122_4 and not Net_13793_5 and not Net_13793_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_4 and not Net_13793_4 and Net_11122_5 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_5 and not Net_13793_5 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0)
	OR (Net_11122_5 and Net_11122_4 and Net_11122_3 and Net_11122_2 and Net_11122_1 and Net_11122_0 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_17:g1:a0:gx:u0:eq_6\ <= ((not Net_11122_6 and not Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (Net_11122_6 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:lt_6\ <= ((not Net_11122_6 and Net_13793_6));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:gt_6\ <= ((not Net_13793_6 and Net_11122_6));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:lt_3\ <= ((not Net_11122_3 and Net_13793_3));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:gt_3\ <= ((not Net_13793_3 and Net_11122_3));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:lt_4\ <= ((not Net_11122_4 and not Net_11122_3 and Net_13793_3)
	OR (not Net_11122_3 and Net_13793_4 and Net_13793_3)
	OR (not Net_11122_4 and Net_13793_4));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:gt_4\ <= ((not Net_13793_4 and not Net_13793_3 and Net_11122_3)
	OR (not Net_13793_3 and Net_11122_4 and Net_11122_3)
	OR (not Net_13793_4 and Net_11122_4));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:lt_0\ <= ((not Net_11122_0 and Net_13793_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:gt_0\ <= ((not Net_13793_0 and Net_11122_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:lt_1\ <= ((not Net_11122_1 and not Net_11122_0 and Net_13793_0)
	OR (not Net_11122_0 and Net_13793_1 and Net_13793_0)
	OR (not Net_11122_1 and Net_13793_1));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_17:g1:a0:gx:u0:gt_1\ <= ((not Net_13793_1 and not Net_13793_0 and Net_11122_0)
	OR (not Net_13793_0 and Net_11122_1 and Net_11122_0)
	OR (not Net_13793_1 and Net_11122_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_13789_7 and not Net_11125_7)
	OR (Net_13789_7 and Net_11125_7));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_13789_6 and not Net_11125_6)
	OR (Net_13789_6 and Net_11125_6));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_13789_5 and not Net_11125_5)
	OR (Net_13789_5 and Net_11125_5));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_13789_4 and not Net_11125_4)
	OR (Net_13789_4 and Net_11125_4));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_13789_3 and not Net_11125_3)
	OR (Net_13789_3 and Net_11125_3));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_13789_2 and not Net_11125_2)
	OR (Net_13789_2 and Net_11125_2));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_13789_1 and not Net_11125_1)
	OR (Net_13789_1 and Net_11125_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_18:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_13789_0 and not Net_11125_0)
	OR (Net_13789_0 and Net_11125_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_18:g1:a0:gx:u0:eq_1\ <= ((not Net_13789_1 and not Net_13789_0 and not Net_11125_1 and not Net_11125_0)
	OR (not Net_13789_1 and not Net_11125_1 and Net_13789_0 and Net_11125_0)
	OR (not Net_13789_0 and not Net_11125_0 and Net_13789_1 and Net_11125_1)
	OR (Net_13789_1 and Net_13789_0 and Net_11125_1 and Net_11125_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_18:g1:a0:gx:u0:eq_2\ <= ((not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_11125_2 and not Net_11125_1 and Net_13789_0 and Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_0 and not Net_11125_2 and not Net_11125_0 and Net_13789_1 and Net_11125_1)
	OR (not Net_13789_2 and not Net_11125_2 and Net_13789_1 and Net_13789_0 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_1 and not Net_13789_0 and not Net_11125_1 and not Net_11125_0 and Net_13789_2 and Net_11125_2)
	OR (not Net_13789_1 and not Net_11125_1 and Net_13789_2 and Net_13789_0 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_0 and not Net_11125_0 and Net_13789_2 and Net_13789_1 and Net_11125_2 and Net_11125_1)
	OR (Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_2 and Net_11125_1 and Net_11125_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_18:g1:a0:gx:u0:eq_3\ <= ((not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_0 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_1 and Net_11125_1)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_11125_3 and not Net_11125_2 and Net_13789_1 and Net_13789_0 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_2 and Net_11125_2)
	OR (not Net_13789_3 and not Net_13789_1 and not Net_11125_3 and not Net_11125_1 and Net_13789_2 and Net_13789_0 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_0 and not Net_11125_3 and not Net_11125_0 and Net_13789_2 and Net_13789_1 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_3 and not Net_11125_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_3 and Net_11125_3)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_11125_2 and not Net_11125_1 and Net_13789_3 and Net_13789_0 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_0 and not Net_11125_2 and not Net_11125_0 and Net_13789_3 and Net_13789_1 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_2 and not Net_11125_2 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_1 and not Net_13789_0 and not Net_11125_1 and not Net_11125_0 and Net_13789_3 and Net_13789_2 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_1 and not Net_11125_1 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_0 and not Net_11125_0 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_18:g1:a0:gx:u0:eq_4\ <= ((not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_0 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_1 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and Net_13789_1 and Net_13789_0 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_2 and Net_11125_2)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_1 and not Net_11125_4 and not Net_11125_3 and not Net_11125_1 and Net_13789_2 and Net_13789_0 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_0 and Net_13789_2 and Net_13789_1 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_11125_4 and not Net_11125_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_3 and Net_11125_3)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_13789_1 and not Net_11125_4 and not Net_11125_2 and not Net_11125_1 and Net_13789_3 and Net_13789_0 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_13789_0 and not Net_11125_4 and not Net_11125_2 and not Net_11125_0 and Net_13789_3 and Net_13789_1 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_11125_4 and not Net_11125_2 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_1 and not Net_11125_0 and Net_13789_3 and Net_13789_2 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_4 and not Net_13789_1 and not Net_11125_4 and not Net_11125_1 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_0 and not Net_11125_4 and not Net_11125_0 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_4 and not Net_11125_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_11125_4)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_4 and Net_13789_0 and Net_11125_4 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_4 and Net_13789_1 and Net_11125_4 and Net_11125_1)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_11125_3 and not Net_11125_2 and Net_13789_4 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_13789_2 and Net_11125_4 and Net_11125_2)
	OR (not Net_13789_3 and not Net_13789_1 and not Net_11125_3 and not Net_11125_1 and Net_13789_4 and Net_13789_2 and Net_13789_0 and Net_11125_4 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_0 and not Net_11125_3 and not Net_11125_0 and Net_13789_4 and Net_13789_2 and Net_13789_1 and Net_11125_4 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_3 and not Net_11125_3 and Net_13789_4 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_11125_4 and Net_11125_3)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_11125_2 and not Net_11125_1 and Net_13789_4 and Net_13789_3 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_0 and not Net_11125_2 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_13789_1 and Net_11125_4 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_2 and not Net_11125_2 and Net_13789_4 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_1 and not Net_13789_0 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_11125_4 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_1 and not Net_11125_1 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_0 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0));

Note:  Virtual signal \MODULE_18:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_18:g1:a0:gx:u0:eq_5\ <= ((not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_11125_5)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_11125_4)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_11125_5 and Net_11125_4)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_3 and Net_11125_3)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_3 and Net_11125_5 and Net_11125_3)
	OR (not Net_13789_5 and not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_11125_4 and Net_11125_3)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_13789_0 and not Net_11125_2 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_11125_5 and Net_11125_4 and Net_11125_3)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_2 and Net_11125_2)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_2 and Net_11125_5 and Net_11125_2)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_13789_2 and Net_11125_4 and Net_11125_2)
	OR (not Net_13789_3 and not Net_13789_1 and not Net_13789_0 and not Net_11125_3 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_2 and Net_11125_5 and Net_11125_4 and Net_11125_2)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_1 and not Net_11125_0 and Net_13789_3 and Net_13789_2 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_4 and not Net_13789_1 and not Net_13789_0 and not Net_11125_4 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_3 and Net_13789_2 and Net_11125_5 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_5 and not Net_13789_1 and not Net_13789_0 and not Net_11125_5 and not Net_11125_1 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_11125_4 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_1 and not Net_13789_0 and not Net_11125_1 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_2)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_1 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_5 and Net_13789_1 and Net_11125_5 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_5 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_4 and Net_13789_1 and Net_11125_4 and Net_11125_1)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_0 and not Net_11125_3 and not Net_11125_2 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_1 and Net_11125_5 and Net_11125_4 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_2 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_2 and not Net_11125_0 and Net_13789_3 and Net_13789_1 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_13789_0 and not Net_11125_4 and not Net_11125_2 and not Net_11125_0 and Net_13789_5 and Net_13789_3 and Net_13789_1 and Net_11125_5 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_2 and not Net_13789_0 and not Net_11125_5 and not Net_11125_2 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_13789_1 and Net_11125_4 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_2 and not Net_13789_0 and not Net_11125_2 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_1 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_0 and Net_13789_2 and Net_13789_1 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_0 and not Net_11125_4 and not Net_11125_3 and not Net_11125_0 and Net_13789_5 and Net_13789_2 and Net_13789_1 and Net_11125_5 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_0 and not Net_11125_5 and not Net_11125_3 and not Net_11125_0 and Net_13789_4 and Net_13789_2 and Net_13789_1 and Net_11125_4 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_3 and not Net_13789_0 and not Net_11125_3 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_2 and Net_13789_1 and Net_11125_5 and Net_11125_4 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_0 and not Net_11125_5 and not Net_11125_4 and not Net_11125_0 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_4 and not Net_13789_0 and not Net_11125_4 and not Net_11125_0 and Net_13789_5 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_5 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_0 and not Net_11125_5 and not Net_11125_0 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_0 and not Net_11125_0 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_1)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_0 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_5 and Net_13789_0 and Net_11125_5 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_5 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_4 and Net_13789_0 and Net_11125_4 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_13789_1 and not Net_11125_3 and not Net_11125_2 and not Net_11125_1 and Net_13789_5 and Net_13789_4 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_2 and not Net_13789_1 and not Net_11125_5 and not Net_11125_4 and not Net_11125_2 and not Net_11125_1 and Net_13789_3 and Net_13789_0 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_13789_1 and not Net_11125_4 and not Net_11125_2 and not Net_11125_1 and Net_13789_5 and Net_13789_3 and Net_13789_0 and Net_11125_5 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_2 and not Net_13789_1 and not Net_11125_5 and not Net_11125_2 and not Net_11125_1 and Net_13789_4 and Net_13789_3 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_2 and not Net_13789_1 and not Net_11125_2 and not Net_11125_1 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_1 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_1 and Net_13789_2 and Net_13789_0 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_1 and not Net_11125_4 and not Net_11125_3 and not Net_11125_1 and Net_13789_5 and Net_13789_2 and Net_13789_0 and Net_11125_5 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_1 and not Net_11125_5 and not Net_11125_3 and not Net_11125_1 and Net_13789_4 and Net_13789_2 and Net_13789_0 and Net_11125_4 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_1 and not Net_11125_3 and not Net_11125_1 and Net_13789_5 and Net_13789_4 and Net_13789_2 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_1 and not Net_11125_5 and not Net_11125_4 and not Net_11125_1 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_1 and not Net_11125_4 and not Net_11125_1 and Net_13789_5 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_5 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_1 and not Net_11125_5 and not Net_11125_1 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_1 and not Net_11125_1 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and Net_13789_1 and Net_13789_0 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_13789_2 and not Net_11125_4 and not Net_11125_3 and not Net_11125_2 and Net_13789_5 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_13789_2 and not Net_11125_5 and not Net_11125_3 and not Net_11125_2 and Net_13789_4 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_3 and not Net_13789_2 and not Net_11125_3 and not Net_11125_2 and Net_13789_5 and Net_13789_4 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_2 and not Net_11125_5 and not Net_11125_4 and not Net_11125_2 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_2 and not Net_11125_4 and not Net_11125_2 and Net_13789_5 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_2 and not Net_11125_5 and not Net_11125_2 and Net_13789_4 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_2 and not Net_11125_2 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_13789_3 and not Net_11125_5 and not Net_11125_4 and not Net_11125_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_13789_3 and not Net_11125_4 and not Net_11125_3 and Net_13789_5 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_3 and not Net_11125_5 and not Net_11125_3 and Net_13789_4 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_3 and not Net_11125_3 and Net_13789_5 and Net_13789_4 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_13789_4 and not Net_11125_5 and not Net_11125_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_4 and not Net_11125_4 and Net_13789_5 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_5 and not Net_11125_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0)
	OR (Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0 and Net_11125_5 and Net_11125_4 and Net_11125_3 and Net_11125_2 and Net_11125_1 and Net_11125_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_18:g1:a0:gx:u0:eq_6\ <= ((not Net_13789_6 and not Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (Net_13789_6 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:lt_6\ <= ((not Net_13789_6 and Net_11125_6));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:gt_6\ <= ((not Net_11125_6 and Net_13789_6));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:lt_3\ <= ((not Net_13789_3 and Net_11125_3));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:gt_3\ <= ((not Net_11125_3 and Net_13789_3));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:lt_4\ <= ((not Net_13789_4 and not Net_13789_3 and Net_11125_3)
	OR (not Net_13789_3 and Net_11125_4 and Net_11125_3)
	OR (not Net_13789_4 and Net_11125_4));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:gt_4\ <= ((not Net_11125_4 and not Net_11125_3 and Net_13789_3)
	OR (not Net_11125_3 and Net_13789_4 and Net_13789_3)
	OR (not Net_11125_4 and Net_13789_4));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:lt_0\ <= ((not Net_13789_0 and Net_11125_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:gt_0\ <= ((not Net_11125_0 and Net_13789_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:lt_1\ <= ((not Net_13789_1 and not Net_13789_0 and Net_11125_0)
	OR (not Net_13789_0 and Net_11125_1 and Net_11125_0)
	OR (not Net_13789_1 and Net_11125_1));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_18:g1:a0:gx:u0:gt_1\ <= ((not Net_11125_1 and not Net_11125_0 and Net_13789_0)
	OR (not Net_11125_0 and Net_13789_1 and Net_13789_0)
	OR (not Net_11125_1 and Net_13789_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_1\ <= (Net_14288_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= (not Net_14288_0);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_13:g1:a0:gx:u0:eq_7\ <= ((not Net_14225_7 and not Net_14225_6 and not Net_13798_7 and not Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_7 and not Net_13798_7 and Net_14225_6 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_6 and not Net_13798_6 and Net_14225_7 and Net_13798_7 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (Net_14225_7 and Net_14225_6 and Net_13798_7 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_14:g1:a0:gx:u0:eq_7\ <= ((not Net_14102_7 and not Net_14102_6 and not Net_14226_7 and not Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (not Net_14102_7 and not Net_14226_7 and Net_14102_6 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (not Net_14102_6 and not Net_14226_6 and Net_14102_7 and Net_14226_7 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (Net_14102_7 and Net_14102_6 and Net_14226_7 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_15:g1:a0:gx:u0:eq_7\ <= ((not Net_14053_7 and not Net_14053_6 and not Net_4100_7 and not Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (not Net_14053_7 and not Net_4100_7 and Net_14053_6 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (not Net_14053_6 and not Net_4100_6 and Net_14053_7 and Net_4100_7 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (Net_14053_7 and Net_14053_6 and Net_4100_7 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_16:g1:a0:gx:u0:eq_7\ <= ((not Net_14124_7 and not Net_14124_6 and not Net_14136_7 and not Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (not Net_14124_7 and not Net_14136_7 and Net_14124_6 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (not Net_14124_6 and not Net_14136_6 and Net_14124_7 and Net_14136_7 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (Net_14124_7 and Net_14124_6 and Net_14136_7 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_1\ <= ((not Net_14288_0 and Net_14288_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_6:g2:a0:s_1\ <= ((not Net_14288_0 and Net_14288_1)
	OR (not Net_14288_1 and Net_14288_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_1\' (cost = 2):
\preCounter_3:MODULE_7:g2:a0:s_1\ <= ((not Net_14226_0 and Net_14226_1)
	OR (not Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_1\' (cost = 2):
\preCounter_1:MODULE_8:g2:a0:s_1\ <= ((not Net_14124_0 and Net_14124_1)
	OR (not Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_1\' (cost = 2):
\preCounter_2:MODULE_9:g2:a0:s_1\ <= ((not Net_14053_0 and Net_14053_1)
	OR (not Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_1\' (cost = 2):
\Counter_2:MODULE_10:g2:a0:s_1\ <= ((not Net_13793_0 and Net_13793_1)
	OR (not Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_1\' (cost = 2):
\Counter_1:MODULE_11:g2:a0:s_1\ <= ((not Net_13798_0 and Net_13798_1)
	OR (not Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_1\' (cost = 2):
\Counter_3:MODULE_12:g2:a0:s_1\ <= ((not Net_13789_0 and Net_13789_1)
	OR (not Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_17:g1:a0:gx:u0:eq_7\ <= ((not Net_11122_7 and not Net_11122_6 and not Net_13793_7 and not Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_7 and not Net_13793_7 and Net_11122_6 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_6 and not Net_13793_6 and Net_11122_7 and Net_13793_7 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (Net_11122_7 and Net_11122_6 and Net_13793_7 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_18:g1:a0:gx:u0:eq_7\ <= ((not Net_13789_7 and not Net_13789_6 and not Net_11125_7 and not Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_13789_7 and not Net_11125_7 and Net_13789_6 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_13789_6 and not Net_11125_6 and Net_13789_7 and Net_11125_7 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (Net_13789_7 and Net_13789_6 and Net_11125_7 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Count_1_overflow_sig' (cost = 4):
Count_1_overflow_sig <= ((not Net_14225_7 and not Net_14225_6 and not Net_13798_7 and not Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_7 and not Net_13798_7 and Net_14225_6 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_6 and not Net_13798_6 and Net_14225_7 and Net_13798_7 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (Net_14225_7 and Net_14225_6 and Net_13798_7 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_13767' (cost = 4):
Net_13767 <= ((not Net_11122_7 and not Net_11122_6 and not Net_13793_7 and not Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_7 and not Net_13793_7 and Net_11122_6 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_6 and not Net_13793_6 and Net_11122_7 and Net_13793_7 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (Net_11122_7 and Net_11122_6 and Net_13793_7 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_12309' (cost = 4):
Net_12309 <= ((not Net_13789_7 and not Net_13789_6 and not Net_11125_7 and not Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_13789_7 and not Net_11125_7 and Net_13789_6 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_13789_6 and not Net_11125_6 and Net_13789_7 and Net_11125_7 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (Net_13789_7 and Net_13789_6 and Net_11125_7 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_11433 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_11433 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_11433 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_11433 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_11433 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'preCount_3_overflow_sig' (cost = 40):
preCount_3_overflow_sig <= ((not Net_14102_7 and not Net_14102_6 and not Net_14226_7 and not Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (not Net_14102_7 and not Net_14226_7 and Net_14102_6 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (not Net_14102_6 and not Net_14226_6 and Net_14102_7 and Net_14226_7 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (Net_14102_7 and Net_14102_6 and Net_14226_7 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'preCount_2_overflow_sig' (cost = 40):
preCount_2_overflow_sig <= ((not Net_14053_7 and not Net_14053_6 and not Net_4100_7 and not Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (not Net_14053_7 and not Net_4100_7 and Net_14053_6 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (not Net_14053_6 and not Net_4100_6 and Net_14053_7 and Net_4100_7 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (Net_14053_7 and Net_14053_6 and Net_4100_7 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'preCount_1_overflow_sig' (cost = 40):
preCount_1_overflow_sig <= ((not Net_14124_7 and not Net_14124_6 and not Net_14136_7 and not Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (not Net_14124_7 and not Net_14136_7 and Net_14124_6 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (not Net_14124_6 and not Net_14136_6 and Net_14124_7 and Net_14136_7 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (Net_14124_7 and Net_14124_6 and Net_14136_7 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\));

Note:  Virtual signal isr_match_sig with ( cost: 621 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
isr_match_sig <= ((not Net_14288_0 and Net_14288_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_2\' (cost = 3):
\preCounter_3:MODULE_7:g2:a0:s_2\ <= ((not Net_14226_1 and Net_14226_2)
	OR (not Net_14226_0 and Net_14226_2)
	OR (not Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_2\' (cost = 3):
\preCounter_1:MODULE_8:g2:a0:s_2\ <= ((not Net_14124_1 and Net_14124_2)
	OR (not Net_14124_0 and Net_14124_2)
	OR (not Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_2\' (cost = 3):
\preCounter_2:MODULE_9:g2:a0:s_2\ <= ((not Net_14053_1 and Net_14053_2)
	OR (not Net_14053_0 and Net_14053_2)
	OR (not Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_2\' (cost = 3):
\Counter_2:MODULE_10:g2:a0:s_2\ <= ((not Net_13793_1 and Net_13793_2)
	OR (not Net_13793_0 and Net_13793_2)
	OR (not Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_2\' (cost = 3):
\Counter_1:MODULE_11:g2:a0:s_2\ <= ((not Net_13798_1 and Net_13798_2)
	OR (not Net_13798_0 and Net_13798_2)
	OR (not Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_2\' (cost = 3):
\Counter_3:MODULE_12:g2:a0:s_2\ <= ((not Net_13789_1 and Net_13789_2)
	OR (not Net_13789_0 and Net_13789_2)
	OR (not Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Virtual signal match_sig with ( cost: 1073741824 or cost_inv: 1073741824)  > 90 or with size: 12 > 102 has been made a (soft) node.
match_sig <= ((not Net_13789_7 and not Net_13789_6 and not Net_11125_7 and not Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_13789_7 and not Net_11125_7 and Net_13789_6 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_13789_6 and not Net_11125_6 and Net_13789_7 and Net_11125_7 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (Net_13789_7 and Net_13789_6 and Net_11125_7 and Net_11125_6 and \MODULE_18:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_7 and not Net_11122_6 and not Net_13793_7 and not Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_7 and not Net_13793_7 and Net_11122_6 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_11122_6 and not Net_13793_6 and Net_11122_7 and Net_13793_7 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (Net_11122_7 and Net_11122_6 and Net_13793_7 and Net_13793_6 and \MODULE_17:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_7 and not Net_14225_6 and not Net_13798_7 and not Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_7 and not Net_13798_7 and Net_14225_6 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (not Net_14225_6 and not Net_13798_6 and Net_14225_7 and Net_13798_7 and \MODULE_13:g1:a0:gx:u0:eq_5\)
	OR (Net_14225_7 and Net_14225_6 and Net_13798_7 and Net_13798_6 and \MODULE_13:g1:a0:gx:u0:eq_5\));

Note:  Virtual signal Net_9073 with ( cost: 95 or cost_inv: 5)  > 90 or with size: 6 > 102 has been made a (soft) node.
Net_9073 <= ((not Net_14102_7 and not Net_14102_6 and not Net_14226_7 and not Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (not Net_14102_7 and not Net_14226_7 and Net_14102_6 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (not Net_14102_6 and not Net_14226_6 and Net_14102_7 and Net_14226_7 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR (Net_14102_7 and Net_14102_6 and Net_14226_7 and Net_14226_6 and \MODULE_14:g1:a0:gx:u0:eq_5\)
	OR reset_sig
	OR match_sig);

Note:  Virtual signal Net_14244 with ( cost: 95 or cost_inv: 5)  > 90 or with size: 6 > 102 has been made a (soft) node.
Net_14244 <= ((not Net_14053_7 and not Net_14053_6 and not Net_4100_7 and not Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (not Net_14053_7 and not Net_4100_7 and Net_14053_6 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (not Net_14053_6 and not Net_4100_6 and Net_14053_7 and Net_4100_7 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR (Net_14053_7 and Net_14053_6 and Net_4100_7 and Net_4100_6 and \MODULE_15:g1:a0:gx:u0:eq_5\)
	OR reset_sig
	OR match_sig);

Note:  Virtual signal Net_13779 with ( cost: 95 or cost_inv: 5)  > 90 or with size: 6 > 102 has been made a (soft) node.
Net_13779 <= ((not Net_14124_7 and not Net_14124_6 and not Net_14136_7 and not Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (not Net_14124_7 and not Net_14136_7 and Net_14124_6 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (not Net_14124_6 and not Net_14136_6 and Net_14124_7 and Net_14136_7 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR (Net_14124_7 and Net_14124_6 and Net_14136_7 and Net_14136_6 and \MODULE_16:g1:a0:gx:u0:eq_5\)
	OR reset_sig
	OR match_sig);

Note:  Expanding virtual equation for 'Net_14281' (cost = 8):
Net_14281 <= ((not isr_match_sig and match_sig)
	OR (not match_sig and isr_match_sig));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_3\' (cost = 4):
\preCounter_3:MODULE_7:g2:a0:s_3\ <= ((not Net_14226_2 and Net_14226_3)
	OR (not Net_14226_1 and Net_14226_3)
	OR (not Net_14226_0 and Net_14226_3)
	OR (not Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_3\' (cost = 4):
\preCounter_1:MODULE_8:g2:a0:s_3\ <= ((not Net_14124_2 and Net_14124_3)
	OR (not Net_14124_1 and Net_14124_3)
	OR (not Net_14124_0 and Net_14124_3)
	OR (not Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_3\' (cost = 4):
\preCounter_2:MODULE_9:g2:a0:s_3\ <= ((not Net_14053_2 and Net_14053_3)
	OR (not Net_14053_1 and Net_14053_3)
	OR (not Net_14053_0 and Net_14053_3)
	OR (not Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Virtual signal resetCounter_2_sig with ( cost: 1368 or cost_inv: 1)  > 90 or with size: 2 > 102 has been made a (soft) node.
resetCounter_2_sig <= (reset_sig
	OR match_sig);

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_3\' (cost = 4):
\Counter_2:MODULE_10:g2:a0:s_3\ <= ((not Net_13793_2 and Net_13793_3)
	OR (not Net_13793_1 and Net_13793_3)
	OR (not Net_13793_0 and Net_13793_3)
	OR (not Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_3\' (cost = 4):
\Counter_1:MODULE_11:g2:a0:s_3\ <= ((not Net_13798_2 and Net_13798_3)
	OR (not Net_13798_1 and Net_13798_3)
	OR (not Net_13798_0 and Net_13798_3)
	OR (not Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_3\' (cost = 4):
\Counter_3:MODULE_12:g2:a0:s_3\ <= ((not Net_13789_2 and Net_13789_3)
	OR (not Net_13789_1 and Net_13789_3)
	OR (not Net_13789_0 and Net_13789_3)
	OR (not Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_4\' (cost = 5):
\preCounter_3:MODULE_7:g2:a0:s_4\ <= ((not Net_14226_3 and Net_14226_4)
	OR (not Net_14226_2 and Net_14226_4)
	OR (not Net_14226_1 and Net_14226_4)
	OR (not Net_14226_0 and Net_14226_4)
	OR (not Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_4\' (cost = 5):
\preCounter_1:MODULE_8:g2:a0:s_4\ <= ((not Net_14124_3 and Net_14124_4)
	OR (not Net_14124_2 and Net_14124_4)
	OR (not Net_14124_1 and Net_14124_4)
	OR (not Net_14124_0 and Net_14124_4)
	OR (not Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_4\' (cost = 5):
\preCounter_2:MODULE_9:g2:a0:s_4\ <= ((not Net_14053_3 and Net_14053_4)
	OR (not Net_14053_2 and Net_14053_4)
	OR (not Net_14053_1 and Net_14053_4)
	OR (not Net_14053_0 and Net_14053_4)
	OR (not Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_4\' (cost = 5):
\Counter_2:MODULE_10:g2:a0:s_4\ <= ((not Net_13793_3 and Net_13793_4)
	OR (not Net_13793_2 and Net_13793_4)
	OR (not Net_13793_1 and Net_13793_4)
	OR (not Net_13793_0 and Net_13793_4)
	OR (not Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_4\' (cost = 5):
\Counter_1:MODULE_11:g2:a0:s_4\ <= ((not Net_13798_3 and Net_13798_4)
	OR (not Net_13798_2 and Net_13798_4)
	OR (not Net_13798_1 and Net_13798_4)
	OR (not Net_13798_0 and Net_13798_4)
	OR (not Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_4\' (cost = 5):
\Counter_3:MODULE_12:g2:a0:s_4\ <= ((not Net_13789_3 and Net_13789_4)
	OR (not Net_13789_2 and Net_13789_4)
	OR (not Net_13789_1 and Net_13789_4)
	OR (not Net_13789_0 and Net_13789_4)
	OR (not Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_5\' (cost = 6):
\preCounter_3:MODULE_7:g2:a0:s_5\ <= ((not Net_14226_4 and Net_14226_5)
	OR (not Net_14226_3 and Net_14226_5)
	OR (not Net_14226_2 and Net_14226_5)
	OR (not Net_14226_1 and Net_14226_5)
	OR (not Net_14226_0 and Net_14226_5)
	OR (not Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_5\' (cost = 6):
\preCounter_1:MODULE_8:g2:a0:s_5\ <= ((not Net_14124_4 and Net_14124_5)
	OR (not Net_14124_3 and Net_14124_5)
	OR (not Net_14124_2 and Net_14124_5)
	OR (not Net_14124_1 and Net_14124_5)
	OR (not Net_14124_0 and Net_14124_5)
	OR (not Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_5\' (cost = 6):
\preCounter_2:MODULE_9:g2:a0:s_5\ <= ((not Net_14053_4 and Net_14053_5)
	OR (not Net_14053_3 and Net_14053_5)
	OR (not Net_14053_2 and Net_14053_5)
	OR (not Net_14053_1 and Net_14053_5)
	OR (not Net_14053_0 and Net_14053_5)
	OR (not Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_5\' (cost = 6):
\Counter_2:MODULE_10:g2:a0:s_5\ <= ((not Net_13793_4 and Net_13793_5)
	OR (not Net_13793_3 and Net_13793_5)
	OR (not Net_13793_2 and Net_13793_5)
	OR (not Net_13793_1 and Net_13793_5)
	OR (not Net_13793_0 and Net_13793_5)
	OR (not Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_5\' (cost = 6):
\Counter_1:MODULE_11:g2:a0:s_5\ <= ((not Net_13798_4 and Net_13798_5)
	OR (not Net_13798_3 and Net_13798_5)
	OR (not Net_13798_2 and Net_13798_5)
	OR (not Net_13798_1 and Net_13798_5)
	OR (not Net_13798_0 and Net_13798_5)
	OR (not Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_5\' (cost = 6):
\Counter_3:MODULE_12:g2:a0:s_5\ <= ((not Net_13789_4 and Net_13789_5)
	OR (not Net_13789_3 and Net_13789_5)
	OR (not Net_13789_2 and Net_13789_5)
	OR (not Net_13789_1 and Net_13789_5)
	OR (not Net_13789_0 and Net_13789_5)
	OR (not Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_14226_6 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_6\' (cost = 7):
\preCounter_3:MODULE_7:g2:a0:s_6\ <= ((not Net_14226_5 and Net_14226_6)
	OR (not Net_14226_4 and Net_14226_6)
	OR (not Net_14226_3 and Net_14226_6)
	OR (not Net_14226_2 and Net_14226_6)
	OR (not Net_14226_1 and Net_14226_6)
	OR (not Net_14226_0 and Net_14226_6)
	OR (not Net_14226_6 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_14124_6 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_6\' (cost = 7):
\preCounter_1:MODULE_8:g2:a0:s_6\ <= ((not Net_14124_5 and Net_14124_6)
	OR (not Net_14124_4 and Net_14124_6)
	OR (not Net_14124_3 and Net_14124_6)
	OR (not Net_14124_2 and Net_14124_6)
	OR (not Net_14124_1 and Net_14124_6)
	OR (not Net_14124_0 and Net_14124_6)
	OR (not Net_14124_6 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_14053_6 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_6\' (cost = 7):
\preCounter_2:MODULE_9:g2:a0:s_6\ <= ((not Net_14053_5 and Net_14053_6)
	OR (not Net_14053_4 and Net_14053_6)
	OR (not Net_14053_3 and Net_14053_6)
	OR (not Net_14053_2 and Net_14053_6)
	OR (not Net_14053_1 and Net_14053_6)
	OR (not Net_14053_0 and Net_14053_6)
	OR (not Net_14053_6 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_13793_6 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_6\' (cost = 7):
\Counter_2:MODULE_10:g2:a0:s_6\ <= ((not Net_13793_5 and Net_13793_6)
	OR (not Net_13793_4 and Net_13793_6)
	OR (not Net_13793_3 and Net_13793_6)
	OR (not Net_13793_2 and Net_13793_6)
	OR (not Net_13793_1 and Net_13793_6)
	OR (not Net_13793_0 and Net_13793_6)
	OR (not Net_13793_6 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_13798_6 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_6\' (cost = 7):
\Counter_1:MODULE_11:g2:a0:s_6\ <= ((not Net_13798_5 and Net_13798_6)
	OR (not Net_13798_4 and Net_13798_6)
	OR (not Net_13798_3 and Net_13798_6)
	OR (not Net_13798_2 and Net_13798_6)
	OR (not Net_13798_1 and Net_13798_6)
	OR (not Net_13798_0 and Net_13798_6)
	OR (not Net_13798_6 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_13789_6 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_6\' (cost = 7):
\Counter_3:MODULE_12:g2:a0:s_6\ <= ((not Net_13789_5 and Net_13789_6)
	OR (not Net_13789_4 and Net_13789_6)
	OR (not Net_13789_3 and Net_13789_6)
	OR (not Net_13789_2 and Net_13789_6)
	OR (not Net_13789_1 and Net_13789_6)
	OR (not Net_13789_0 and Net_13789_6)
	OR (not Net_13789_6 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\preCounter_3:MODULE_7:g2:a0:s_7\' (cost = 8):
\preCounter_3:MODULE_7:g2:a0:s_7\ <= ((not Net_14226_6 and Net_14226_7)
	OR (not Net_14226_5 and Net_14226_7)
	OR (not Net_14226_4 and Net_14226_7)
	OR (not Net_14226_3 and Net_14226_7)
	OR (not Net_14226_2 and Net_14226_7)
	OR (not Net_14226_1 and Net_14226_7)
	OR (not Net_14226_0 and Net_14226_7)
	OR (not Net_14226_7 and Net_14226_6 and Net_14226_5 and Net_14226_4 and Net_14226_3 and Net_14226_2 and Net_14226_1 and Net_14226_0));

Note:  Expanding virtual equation for '\preCounter_1:MODULE_8:g2:a0:s_7\' (cost = 8):
\preCounter_1:MODULE_8:g2:a0:s_7\ <= ((not Net_14124_6 and Net_14124_7)
	OR (not Net_14124_5 and Net_14124_7)
	OR (not Net_14124_4 and Net_14124_7)
	OR (not Net_14124_3 and Net_14124_7)
	OR (not Net_14124_2 and Net_14124_7)
	OR (not Net_14124_1 and Net_14124_7)
	OR (not Net_14124_0 and Net_14124_7)
	OR (not Net_14124_7 and Net_14124_6 and Net_14124_5 and Net_14124_4 and Net_14124_3 and Net_14124_2 and Net_14124_1 and Net_14124_0));

Note:  Expanding virtual equation for '\preCounter_2:MODULE_9:g2:a0:s_7\' (cost = 8):
\preCounter_2:MODULE_9:g2:a0:s_7\ <= ((not Net_14053_6 and Net_14053_7)
	OR (not Net_14053_5 and Net_14053_7)
	OR (not Net_14053_4 and Net_14053_7)
	OR (not Net_14053_3 and Net_14053_7)
	OR (not Net_14053_2 and Net_14053_7)
	OR (not Net_14053_1 and Net_14053_7)
	OR (not Net_14053_0 and Net_14053_7)
	OR (not Net_14053_7 and Net_14053_6 and Net_14053_5 and Net_14053_4 and Net_14053_3 and Net_14053_2 and Net_14053_1 and Net_14053_0));

Note:  Expanding virtual equation for '\Counter_2:MODULE_10:g2:a0:s_7\' (cost = 8):
\Counter_2:MODULE_10:g2:a0:s_7\ <= ((not Net_13793_6 and Net_13793_7)
	OR (not Net_13793_5 and Net_13793_7)
	OR (not Net_13793_4 and Net_13793_7)
	OR (not Net_13793_3 and Net_13793_7)
	OR (not Net_13793_2 and Net_13793_7)
	OR (not Net_13793_1 and Net_13793_7)
	OR (not Net_13793_0 and Net_13793_7)
	OR (not Net_13793_7 and Net_13793_6 and Net_13793_5 and Net_13793_4 and Net_13793_3 and Net_13793_2 and Net_13793_1 and Net_13793_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_11:g2:a0:s_7\' (cost = 8):
\Counter_1:MODULE_11:g2:a0:s_7\ <= ((not Net_13798_6 and Net_13798_7)
	OR (not Net_13798_5 and Net_13798_7)
	OR (not Net_13798_4 and Net_13798_7)
	OR (not Net_13798_3 and Net_13798_7)
	OR (not Net_13798_2 and Net_13798_7)
	OR (not Net_13798_1 and Net_13798_7)
	OR (not Net_13798_0 and Net_13798_7)
	OR (not Net_13798_7 and Net_13798_6 and Net_13798_5 and Net_13798_4 and Net_13798_3 and Net_13798_2 and Net_13798_1 and Net_13798_0));

Note:  Expanding virtual equation for '\Counter_3:MODULE_12:g2:a0:s_7\' (cost = 8):
\Counter_3:MODULE_12:g2:a0:s_7\ <= ((not Net_13789_6 and Net_13789_7)
	OR (not Net_13789_5 and Net_13789_7)
	OR (not Net_13789_4 and Net_13789_7)
	OR (not Net_13789_3 and Net_13789_7)
	OR (not Net_13789_2 and Net_13789_7)
	OR (not Net_13789_1 and Net_13789_7)
	OR (not Net_13789_0 and Net_13789_7)
	OR (not Net_13789_7 and Net_13789_6 and Net_13789_5 and Net_13789_4 and Net_13789_3 and Net_13789_2 and Net_13789_1 and Net_13789_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 387 signals.
	Turned 12 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[208] = \UART_1:BUART:rx_bitclk\[256]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[306] = zero[69]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[315] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[618] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[628] = zero[69]
Removing Lhs of wire \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[638] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[918] = zero[69]
Removing Lhs of wire \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[928] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1126] = zero[69]
Removing Lhs of wire \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1136] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1334] = zero[69]
Removing Lhs of wire \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1344] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1552] = zero[69]
Removing Lhs of wire \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[1562] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[1769] = zero[69]
Removing Lhs of wire \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[1779] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[1986] = zero[69]
Removing Lhs of wire \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[1996] = zero[69]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2946] = \UART_1:BUART:tx_ctrl_mark_last\[199]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2958] = zero[69]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2959] = zero[69]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2961] = zero[69]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2962] = \UART_1:BUART:rx_markspace_pre\[319]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2967] = \UART_1:BUART:rx_parity_bit\[325]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_11433 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_11433 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj" -dcpsoc3 pulseDet_2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.329ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 02 August 2018 14:54:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2.cyprj -d CY8C5888LTI-LP097 pulseDet_2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \preCounter_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \preCounter_1:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \preCounter_2:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Counter_2:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Counter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Counter_3:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_2\ kept \MODULE_13:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_2\ kept \MODULE_13:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_1\ kept \MODULE_13:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_1\ kept \MODULE_13:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_0\ kept \MODULE_13:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_0\ kept \MODULE_13:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_2\ kept \MODULE_14:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_2\ kept \MODULE_14:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_1\ kept \MODULE_14:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_1\ kept \MODULE_14:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_0\ kept \MODULE_14:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_0\ kept \MODULE_14:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_2\ kept \MODULE_15:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_2\ kept \MODULE_15:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_1\ kept \MODULE_15:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_1\ kept \MODULE_15:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_0\ kept \MODULE_15:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_0\ kept \MODULE_15:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_2\ kept \MODULE_16:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_2\ kept \MODULE_16:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_1\ kept \MODULE_16:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_1\ kept \MODULE_16:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_0\ kept \MODULE_16:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_0\ kept \MODULE_16:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_2\ kept \MODULE_17:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_2\ kept \MODULE_17:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_1\ kept \MODULE_17:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_1\ kept \MODULE_17:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_0\ kept \MODULE_17:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_0\ kept \MODULE_17:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_2\ kept \MODULE_18:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_2\ kept \MODULE_18:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_1\ kept \MODULE_18:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_1\ kept \MODULE_18:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_0\ kept \MODULE_18:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_0\ kept \MODULE_18:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=clk_alpha
    Digital Clock 1: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_14284
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_11443
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=3, Signal=Net_13823
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_292
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: match_sig:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: match_sig:macrocell.q
    Routed Clock: Net_14234:macrocell.q
        Effective Clock: Net_14234:macrocell.q
        Enable Signal: True
    Routed Clock: Net_10608:macrocell.q
        Effective Clock: Net_10608:macrocell.q
        Enable Signal: True
    Routed Clock: Net_14237:macrocell.q
        Effective Clock: Net_14237:macrocell.q
        Enable Signal: True
    Routed Clock: Net_6445:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_6445:macrocell.q
    Routed Clock: Net_13840:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_13840:macrocell.q
    Routed Clock: Net_13826:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_13826:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_261 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_82 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_11433 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = inputPin_B_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => inputPin_B_1(0)__PA ,
            pad => inputPin_B_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = inputPin_A_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => inputPin_A_1(0)__PA ,
            pad => inputPin_A_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_13826_split, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !isr_match_sig * !Net_14102_7 * !Net_14102_6 * !Net_14226_7 * 
              !Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + !isr_match_sig * !Net_14102_7 * Net_14102_6 * !Net_14226_7 * 
              Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + !isr_match_sig * Net_14102_7 * !Net_14102_6 * Net_14226_7 * 
              !Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + !isr_match_sig * Net_14102_7 * Net_14102_6 * Net_14226_7 * 
              Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + isr_match_sig * !Net_14102_7 * Net_14226_7
            + isr_match_sig * Net_14102_7 * !Net_14226_7
            + isr_match_sig * !Net_14102_6 * Net_14226_6
            + isr_match_sig * Net_14102_6 * !Net_14226_6
        );
        Output = Net_13826_split (fanout=1)

    MacroCell: Name=Net_82, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_82 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_11433 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_9073, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !match_sig * !reset_sig * !Net_14102_7 * Net_14226_7
            + !match_sig * !reset_sig * Net_14102_7 * !Net_14226_7
            + !match_sig * !reset_sig * !Net_14102_6 * Net_14226_6
            + !match_sig * !reset_sig * Net_14102_6 * !Net_14226_6
            + !match_sig * !reset_sig * !\MODULE_14:g1:a0:gx:u0:eq_5\
        );
        Output = Net_9073 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_14244, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !match_sig * !reset_sig * !Net_14053_7 * Net_4100_7
            + !match_sig * !reset_sig * Net_14053_7 * !Net_4100_7
            + !match_sig * !reset_sig * !Net_14053_6 * Net_4100_6
            + !match_sig * !reset_sig * Net_14053_6 * !Net_4100_6
            + !match_sig * !reset_sig * !\MODULE_15:g1:a0:gx:u0:eq_5\
        );
        Output = Net_14244 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_13779, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !match_sig * !reset_sig * !Net_14124_7 * Net_14136_7
            + !match_sig * !reset_sig * Net_14124_7 * !Net_14136_7
            + !match_sig * !reset_sig * !Net_14124_6 * Net_14136_6
            + !match_sig * !reset_sig * Net_14124_6 * !Net_14136_6
            + !match_sig * !reset_sig * !\MODULE_16:g1:a0:gx:u0:eq_5\
        );
        Output = Net_13779 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_18:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_13789_5 * !Net_11125_5
            + Net_13789_4 * !Net_11125_4
            + Net_13789_3 * !Net_11125_3
            + Net_13789_2 * !Net_11125_2
            + !Net_13789_1 * Net_11125_1
            + Net_13789_1 * !Net_11125_1
            + !Net_13789_0 * Net_11125_0
            + Net_13789_0 * !Net_11125_0
        );
        Output = \MODULE_18:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_17:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_11122_5 * !Net_13793_5
            + Net_11122_4 * !Net_13793_4
            + Net_11122_3 * !Net_13793_3
            + Net_11122_2 * !Net_13793_2
            + !Net_11122_1 * Net_13793_1
            + Net_11122_1 * !Net_13793_1
            + !Net_11122_0 * Net_13793_0
            + Net_11122_0 * !Net_13793_0
        );
        Output = \MODULE_17:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14124_5 * !Net_14136_5
            + Net_14124_4 * !Net_14136_4
            + Net_14124_3 * !Net_14136_3
            + Net_14124_2 * !Net_14136_2
            + !Net_14124_1 * Net_14136_1
            + Net_14124_1 * !Net_14136_1
            + !Net_14124_0 * Net_14136_0
            + Net_14124_0 * !Net_14136_0
        );
        Output = \MODULE_16:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_15:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14053_5 * !Net_4100_5
            + Net_14053_4 * !Net_4100_4
            + Net_14053_3 * !Net_4100_3
            + Net_14053_2 * !Net_4100_2
            + !Net_14053_1 * Net_4100_1
            + Net_14053_1 * !Net_4100_1
            + !Net_14053_0 * Net_4100_0
            + Net_14053_0 * !Net_4100_0
        );
        Output = \MODULE_15:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_14:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14102_5 * !Net_14226_5
            + Net_14102_4 * !Net_14226_4
            + Net_14102_3 * !Net_14226_3
            + Net_14102_2 * !Net_14226_2
            + !Net_14102_1 * Net_14226_1
            + Net_14102_1 * !Net_14226_1
            + !Net_14102_0 * Net_14226_0
            + Net_14102_0 * !Net_14226_0
        );
        Output = \MODULE_14:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_13:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14225_5 * !Net_13798_5
            + Net_14225_4 * !Net_13798_4
            + Net_14225_3 * !Net_13798_3
            + Net_14225_2 * !Net_13798_2
            + !Net_14225_1 * Net_13798_1
            + Net_14225_1 * !Net_13798_1
            + !Net_14225_0 * Net_13798_0
            + Net_14225_0 * !Net_13798_0
        );
        Output = \MODULE_13:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=resetCounter_2_sig, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !match_sig * !reset_sig
        );
        Output = resetCounter_2_sig (fanout=24)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_13826, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              isr_match_sig * !\MODULE_14:g1:a0:gx:u0:eq_5\
            + Net_13826_split
        );
        Output = Net_13826 (fanout=8)

    MacroCell: Name=Net_13840, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              isr_match_sig * !\MODULE_16:g1:a0:gx:u0:eq_5\
            + Net_13840_split
        );
        Output = Net_13840 (fanout=8)

    MacroCell: Name=Net_6445, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              isr_match_sig * !\MODULE_15:g1:a0:gx:u0:eq_5\
            + Net_6445_split
        );
        Output = Net_6445 (fanout=8)

    MacroCell: Name=match_sig, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_11122_7 * !Net_11122_6 * !Net_13793_7 * !Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + !Net_11122_7 * Net_11122_6 * !Net_13793_7 * Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + Net_11122_7 * !Net_11122_6 * Net_13793_7 * !Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + Net_11122_7 * Net_11122_6 * Net_13793_7 * Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + match_sig_split
        );
        Output = match_sig (fanout=13)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=isr_match_sig, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14288_1 * !Net_14288_0
        );
        Output = isr_match_sig (fanout=11)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_14234, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\EdgeDetect_1:last\ * !isr_match_sig * Net_11443_local
            + \EdgeDetect_1:last\ * isr_match_sig
            + isr_match_sig * !Net_11443_local
        );
        Output = Net_14234 (fanout=8)

    MacroCell: Name=Net_14237, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\EdgeDetect_2:last\ * !isr_match_sig * Net_13823_local
            + \EdgeDetect_2:last\ * isr_match_sig
            + isr_match_sig * !Net_13823_local
        );
        Output = Net_14237 (fanout=8)

    MacroCell: Name=Net_10608, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\EdgeDetect_1:last\ * !\EdgeDetect_2:last\ * !isr_match_sig * 
              Net_11443_local * Net_13823_local
            + \EdgeDetect_1:last\ * isr_match_sig
            + \EdgeDetect_2:last\ * isr_match_sig
            + isr_match_sig * !Net_11443_local
            + isr_match_sig * !Net_13823_local
        );
        Output = Net_10608 (fanout=8)

    MacroCell: Name=\MODULE_13:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14225_5 * Net_13798_5
            + !Net_14225_4 * Net_13798_4
            + !Net_14225_3 * Net_13798_3
            + !Net_14225_2 * Net_13798_2
            + \MODULE_13:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_13:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_14:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14102_5 * Net_14226_5
            + !Net_14102_4 * Net_14226_4
            + !Net_14102_3 * Net_14226_3
            + !Net_14102_2 * Net_14226_2
            + \MODULE_14:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_14:g1:a0:gx:u0:eq_5\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_15:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14053_5 * Net_4100_5
            + !Net_14053_4 * Net_4100_4
            + !Net_14053_3 * Net_4100_3
            + !Net_14053_2 * Net_4100_2
            + \MODULE_15:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_15:g1:a0:gx:u0:eq_5\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14124_5 * Net_14136_5
            + !Net_14124_4 * Net_14136_4
            + !Net_14124_3 * Net_14136_3
            + !Net_14124_2 * Net_14136_2
            + \MODULE_16:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_16:g1:a0:gx:u0:eq_5\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_17:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_11122_5 * Net_13793_5
            + !Net_11122_4 * Net_13793_4
            + !Net_11122_3 * Net_13793_3
            + !Net_11122_2 * Net_13793_2
            + \MODULE_17:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_17:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_18:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_13789_5 * Net_11125_5
            + !Net_13789_4 * Net_11125_4
            + !Net_13789_3 * Net_11125_3
            + !Net_13789_2 * Net_11125_2
            + \MODULE_18:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_18:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=match_sig_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_14225_7 * !Net_14225_6 * !Net_13798_7 * !Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + !Net_14225_7 * Net_14225_6 * !Net_13798_7 * Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + Net_14225_7 * !Net_14225_6 * Net_13798_7 * !Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + Net_14225_7 * Net_14225_6 * Net_13798_7 * Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + !Net_13789_7 * !Net_13789_6 * !Net_11125_7 * !Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
            + !Net_13789_7 * Net_13789_6 * !Net_11125_7 * Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
            + Net_13789_7 * !Net_13789_6 * Net_11125_7 * !Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
            + Net_13789_7 * Net_13789_6 * Net_11125_7 * Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
        );
        Output = match_sig_split (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_alpha) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11443_local
        );
        Output = \EdgeDetect_1:last\ (fanout=2)

    MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_alpha) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13823_local
        );
        Output = \EdgeDetect_2:last\ (fanout=2)

    MacroCell: Name=Net_6445_split, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_14053_7 * !Net_14053_6 * !isr_match_sig * !Net_4100_7 * 
              !Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + !Net_14053_7 * Net_14053_6 * !isr_match_sig * !Net_4100_7 * 
              Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + !Net_14053_7 * isr_match_sig * Net_4100_7
            + Net_14053_7 * !Net_14053_6 * !isr_match_sig * Net_4100_7 * 
              !Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + Net_14053_7 * Net_14053_6 * !isr_match_sig * Net_4100_7 * 
              Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + Net_14053_7 * isr_match_sig * !Net_4100_7
            + !Net_14053_6 * isr_match_sig * Net_4100_6
            + Net_14053_6 * isr_match_sig * !Net_4100_6
        );
        Output = Net_6445_split (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_11433 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_11433 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=Net_13840_split, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_14124_7 * !Net_14124_6 * !isr_match_sig * !Net_14136_7 * 
              !Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + !Net_14124_7 * Net_14124_6 * !isr_match_sig * !Net_14136_7 * 
              Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + !Net_14124_7 * isr_match_sig * Net_14136_7
            + Net_14124_7 * !Net_14124_6 * !isr_match_sig * Net_14136_7 * 
              !Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + Net_14124_7 * Net_14124_6 * !isr_match_sig * Net_14136_7 * 
              Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + Net_14124_7 * isr_match_sig * !Net_14136_7
            + !Net_14124_6 * isr_match_sig * Net_14136_6
            + Net_14124_6 * isr_match_sig * !Net_14136_6
        );
        Output = Net_13840_split (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11433 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11433
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_14124_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_6 * Net_14124_5 * 
              Net_14124_4 * Net_14124_3 * Net_14124_2 * Net_14124_1 * 
              Net_14124_0
            + Net_13779 * Net_14124_7
        );
        Output = Net_14124_7 (fanout=4)

    MacroCell: Name=Net_14124_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_5 * Net_14124_4 * 
              Net_14124_3 * Net_14124_2 * Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_6
        );
        Output = Net_14124_6 (fanout=5)

    MacroCell: Name=Net_14124_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_4 * Net_14124_3 * 
              Net_14124_2 * Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_5
        );
        Output = Net_14124_5 (fanout=6)

    MacroCell: Name=Net_14124_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_3 * Net_14124_2 * 
              Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_4
        );
        Output = Net_14124_4 (fanout=7)

    MacroCell: Name=Net_14124_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_2 * Net_14124_1 * 
              Net_14124_0
            + Net_13779 * Net_14124_3
        );
        Output = Net_14124_3 (fanout=8)

    MacroCell: Name=Net_14124_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_2
        );
        Output = Net_14124_2 (fanout=9)

    MacroCell: Name=Net_14124_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_0
            + Net_13779 * Net_14124_1
        );
        Output = Net_14124_1 (fanout=9)

    MacroCell: Name=Net_14124_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !enable_sig * !Net_13779 * Net_14124_0
            + enable_sig * !Net_13779 * !Net_14124_0
        );
        Output = Net_14124_0 (fanout=10)

    MacroCell: Name=Net_14053_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_6 * Net_14053_5 * 
              Net_14053_4 * Net_14053_3 * Net_14053_2 * Net_14053_1 * 
              Net_14053_0
            + Net_14244 * Net_14053_7
        );
        Output = Net_14053_7 (fanout=4)

    MacroCell: Name=Net_14053_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_5 * Net_14053_4 * 
              Net_14053_3 * Net_14053_2 * Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_6
        );
        Output = Net_14053_6 (fanout=5)

    MacroCell: Name=Net_14053_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_4 * Net_14053_3 * 
              Net_14053_2 * Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_5
        );
        Output = Net_14053_5 (fanout=6)

    MacroCell: Name=Net_14053_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_3 * Net_14053_2 * 
              Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_4
        );
        Output = Net_14053_4 (fanout=7)

    MacroCell: Name=Net_14053_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_2 * Net_14053_1 * 
              Net_14053_0
            + Net_14244 * Net_14053_3
        );
        Output = Net_14053_3 (fanout=8)

    MacroCell: Name=Net_14053_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_2
        );
        Output = Net_14053_2 (fanout=9)

    MacroCell: Name=Net_14053_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_0
            + Net_14244 * Net_14053_1
        );
        Output = Net_14053_1 (fanout=9)

    MacroCell: Name=Net_14053_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !enable_sig * !Net_14244 * Net_14053_0
            + enable_sig * !Net_14244 * !Net_14053_0
        );
        Output = Net_14053_0 (fanout=10)

    MacroCell: Name=Net_14288_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14284) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              match_sig * !isr_match_sig * Net_14288_0
            + Net_14288_1 * isr_match_sig
        );
        Output = Net_14288_1 (fanout=2)

    MacroCell: Name=Net_14288_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14284) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !match_sig * !isr_match_sig * Net_14288_0
            + match_sig * !isr_match_sig * !Net_14288_0
        );
        Output = Net_14288_0 (fanout=3)

    MacroCell: Name=Net_14226_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_6 * Net_14226_5 * 
              Net_14226_4 * Net_14226_3 * Net_14226_2 * Net_14226_1 * 
              Net_14226_0
            + Net_9073 * Net_14226_7
        );
        Output = Net_14226_7 (fanout=4)

    MacroCell: Name=Net_14226_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_5 * Net_14226_4 * 
              Net_14226_3 * Net_14226_2 * Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_6
        );
        Output = Net_14226_6 (fanout=5)

    MacroCell: Name=Net_14226_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_4 * Net_14226_3 * 
              Net_14226_2 * Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_5
        );
        Output = Net_14226_5 (fanout=6)

    MacroCell: Name=Net_14226_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_3 * Net_14226_2 * 
              Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_4
        );
        Output = Net_14226_4 (fanout=7)

    MacroCell: Name=Net_14226_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_2 * Net_14226_1 * 
              Net_14226_0
            + Net_9073 * Net_14226_3
        );
        Output = Net_14226_3 (fanout=8)

    MacroCell: Name=Net_14226_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_2
        );
        Output = Net_14226_2 (fanout=9)

    MacroCell: Name=Net_14226_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_0
            + Net_9073 * Net_14226_1
        );
        Output = Net_14226_1 (fanout=9)

    MacroCell: Name=Net_14226_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !enable_sig * !Net_9073 * Net_14226_0
            + enable_sig * !Net_9073 * !Net_14226_0
        );
        Output = Net_14226_0 (fanout=10)

    MacroCell: Name=Net_13793_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_6 * Net_13793_5 * 
              Net_13793_4 * Net_13793_3 * Net_13793_2 * Net_13793_1 * 
              Net_13793_0
            + Net_13793_7 * resetCounter_2_sig
        );
        Output = Net_13793_7 (fanout=3)

    MacroCell: Name=Net_13793_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_5 * Net_13793_4 * 
              Net_13793_3 * Net_13793_2 * Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_6
        );
        Output = Net_13793_6 (fanout=4)

    MacroCell: Name=Net_13793_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_4 * Net_13793_3 * 
              Net_13793_2 * Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_5
        );
        Output = Net_13793_5 (fanout=6)

    MacroCell: Name=Net_13793_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_3 * Net_13793_2 * 
              Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_4
        );
        Output = Net_13793_4 (fanout=7)

    MacroCell: Name=Net_13793_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_2 * Net_13793_1 * 
              Net_13793_0
            + resetCounter_2_sig * Net_13793_3
        );
        Output = Net_13793_3 (fanout=8)

    MacroCell: Name=Net_13793_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_2
        );
        Output = Net_13793_2 (fanout=9)

    MacroCell: Name=Net_13793_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_0
            + resetCounter_2_sig * Net_13793_1
        );
        Output = Net_13793_1 (fanout=9)

    MacroCell: Name=Net_13793_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              !enable_sig * !resetCounter_2_sig * Net_13793_0
            + enable_sig * !resetCounter_2_sig * !Net_13793_0
        );
        Output = Net_13793_0 (fanout=10)

    MacroCell: Name=Net_13798_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_6 * Net_13798_5 * 
              Net_13798_4 * Net_13798_3 * Net_13798_2 * Net_13798_1 * 
              Net_13798_0
            + resetCounter_2_sig * Net_13798_7
        );
        Output = Net_13798_7 (fanout=3)

    MacroCell: Name=Net_13798_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_5 * Net_13798_4 * 
              Net_13798_3 * Net_13798_2 * Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_6
        );
        Output = Net_13798_6 (fanout=4)

    MacroCell: Name=Net_13798_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_4 * Net_13798_3 * 
              Net_13798_2 * Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_5
        );
        Output = Net_13798_5 (fanout=6)

    MacroCell: Name=Net_13798_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_3 * Net_13798_2 * 
              Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_4
        );
        Output = Net_13798_4 (fanout=7)

    MacroCell: Name=Net_13798_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_2 * Net_13798_1 * 
              Net_13798_0
            + resetCounter_2_sig * Net_13798_3
        );
        Output = Net_13798_3 (fanout=8)

    MacroCell: Name=Net_13798_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_2
        );
        Output = Net_13798_2 (fanout=9)

    MacroCell: Name=Net_13798_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_0
            + resetCounter_2_sig * Net_13798_1
        );
        Output = Net_13798_1 (fanout=9)

    MacroCell: Name=Net_13798_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              !enable_sig * !resetCounter_2_sig * Net_13798_0
            + enable_sig * !resetCounter_2_sig * !Net_13798_0
        );
        Output = Net_13798_0 (fanout=10)

    MacroCell: Name=Net_13789_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_6 * Net_13789_5 * 
              Net_13789_4 * Net_13789_3 * Net_13789_2 * Net_13789_1 * 
              Net_13789_0
            + resetCounter_2_sig * Net_13789_7
        );
        Output = Net_13789_7 (fanout=3)

    MacroCell: Name=Net_13789_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_5 * Net_13789_4 * 
              Net_13789_3 * Net_13789_2 * Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_6
        );
        Output = Net_13789_6 (fanout=4)

    MacroCell: Name=Net_13789_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_4 * Net_13789_3 * 
              Net_13789_2 * Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_5
        );
        Output = Net_13789_5 (fanout=6)

    MacroCell: Name=Net_13789_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_3 * Net_13789_2 * 
              Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_4
        );
        Output = Net_13789_4 (fanout=7)

    MacroCell: Name=Net_13789_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_2 * Net_13789_1 * 
              Net_13789_0
            + resetCounter_2_sig * Net_13789_3
        );
        Output = Net_13789_3 (fanout=8)

    MacroCell: Name=Net_13789_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_2
        );
        Output = Net_13789_2 (fanout=9)

    MacroCell: Name=Net_13789_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_0
            + resetCounter_2_sig * Net_13789_1
        );
        Output = Net_13789_1 (fanout=9)

    MacroCell: Name=Net_13789_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              !enable_sig * !resetCounter_2_sig * Net_13789_0
            + enable_sig * !resetCounter_2_sig * !Net_13789_0
        );
        Output = Net_13789_0 (fanout=10)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\preCounter_Reg_1:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_14124_7 ,
            status_6 => Net_14124_6 ,
            status_5 => Net_14124_5 ,
            status_4 => Net_14124_4 ,
            status_3 => Net_14124_3 ,
            status_2 => Net_14124_2 ,
            status_1 => Net_14124_1 ,
            status_0 => Net_14124_0 ,
            clk_en => match_sig );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(match_sig)

    statuscell: Name =\preCounter_Reg_2:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_14053_7 ,
            status_6 => Net_14053_6 ,
            status_5 => Net_14053_5 ,
            status_4 => Net_14053_4 ,
            status_3 => Net_14053_3 ,
            status_2 => Net_14053_2 ,
            status_1 => Net_14053_1 ,
            status_0 => Net_14053_0 ,
            clk_en => match_sig );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(match_sig)

    statuscell: Name =\Counter_Reg_1:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_13798_7 ,
            status_6 => Net_13798_6 ,
            status_5 => Net_13798_5 ,
            status_4 => Net_13798_4 ,
            status_3 => Net_13798_3 ,
            status_2 => Net_13798_2 ,
            status_1 => Net_13798_1 ,
            status_0 => Net_13798_0 ,
            clk_en => match_sig );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(match_sig)

    statuscell: Name =\Counter_Reg_2:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_13793_7 ,
            status_6 => Net_13793_6 ,
            status_5 => Net_13793_5 ,
            status_4 => Net_13793_4 ,
            status_3 => Net_13793_3 ,
            status_2 => Net_13793_2 ,
            status_1 => Net_13793_1 ,
            status_0 => Net_13793_0 ,
            clk_en => match_sig );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(match_sig)

    statuscell: Name =\Counter_Reg_3:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_13789_7 ,
            status_6 => Net_13789_6 ,
            status_5 => Net_13789_5 ,
            status_4 => Net_13789_4 ,
            status_3 => Net_13789_3 ,
            status_2 => Net_13789_2 ,
            status_1 => Net_13789_1 ,
            status_0 => Net_13789_0 ,
            clk_en => match_sig );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(match_sig)

    statuscell: Name =\preCounter_Reg_3:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_14226_7 ,
            status_6 => Net_14226_6 ,
            status_5 => Net_14226_5 ,
            status_4 => Net_14226_4 ,
            status_3 => Net_14226_3 ,
            status_2 => Net_14226_2 ,
            status_1 => Net_14226_1 ,
            status_0 => Net_14226_0 ,
            clk_en => match_sig );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(match_sig)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_294 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Count_th_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_11122_7 ,
            control_6 => Net_11122_6 ,
            control_5 => Net_11122_5 ,
            control_4 => Net_11122_4 ,
            control_3 => Net_11122_3 ,
            control_2 => Net_11122_2 ,
            control_1 => Net_11122_1 ,
            control_0 => Net_11122_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Count_th_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_14225_7 ,
            control_6 => Net_14225_6 ,
            control_5 => Net_14225_5 ,
            control_4 => Net_14225_4 ,
            control_3 => Net_14225_3 ,
            control_2 => Net_14225_2 ,
            control_1 => Net_14225_1 ,
            control_0 => Net_14225_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => enable_sig ,
            control_0 => reset_sig );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\preCount_th_Reg_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_14102_7 ,
            control_6 => Net_14102_6 ,
            control_5 => Net_14102_5 ,
            control_4 => Net_14102_4 ,
            control_3 => Net_14102_3 ,
            control_2 => Net_14102_2 ,
            control_1 => Net_14102_1 ,
            control_0 => Net_14102_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\preCount_th_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4100_7 ,
            control_6 => Net_4100_6 ,
            control_5 => Net_4100_5 ,
            control_4 => Net_4100_4 ,
            control_3 => Net_4100_3 ,
            control_2 => Net_4100_2 ,
            control_1 => Net_4100_1 ,
            control_0 => Net_4100_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\preCount_th_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_14136_7 ,
            control_6 => Net_14136_6 ,
            control_5 => Net_14136_5 ,
            control_4 => Net_14136_4 ,
            control_3 => Net_14136_3 ,
            control_2 => Net_14136_2 ,
            control_1 => Net_14136_1 ,
            control_0 => Net_14136_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Count_th_Reg_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_11125_7 ,
            control_6 => Net_11125_6 ,
            control_5 => Net_11125_5 ,
            control_4 => Net_11125_4 ,
            control_3 => Net_11125_3 ,
            control_2 => Net_11125_2 ,
            control_1 => Net_11125_1 ,
            control_0 => Net_11125_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_match
        PORT MAP (
            interrupt => match_sig );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Rx_1
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  105 :   87 :  192 : 54.69 %
  Unique P-terms              :  291 :   93 :  384 : 75.78 %
  Total P-terms               :  304 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    6 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.358ms
Tech Mapping phase: Elapsed time ==> 0s.493ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : Pin_3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : inputPin_A_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : inputPin_B_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 6.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   46 :    2 :   48 :  95.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.87
                   Pterms :            6.37
               Macrocells :            2.28
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.75 :       4.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_14:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14102_5 * Net_14226_5
            + !Net_14102_4 * Net_14226_4
            + !Net_14102_3 * Net_14226_3
            + !Net_14102_2 * Net_14226_2
            + \MODULE_14:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_14:g1:a0:gx:u0:eq_5\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_14:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14102_5 * !Net_14226_5
            + Net_14102_4 * !Net_14226_4
            + Net_14102_3 * !Net_14226_3
            + Net_14102_2 * !Net_14226_2
            + !Net_14102_1 * Net_14226_1
            + Net_14102_1 * !Net_14226_1
            + !Net_14102_0 * Net_14226_0
            + Net_14102_0 * !Net_14226_0
        );
        Output = \MODULE_14:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\preCount_th_Reg_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_14102_7 ,
        control_6 => Net_14102_6 ,
        control_5 => Net_14102_5 ,
        control_4 => Net_14102_4 ,
        control_3 => Net_14102_3 ,
        control_2 => Net_14102_2 ,
        control_1 => Net_14102_1 ,
        control_0 => Net_14102_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14124_2, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_2
        );
        Output = Net_14124_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14124_1, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_0
            + Net_13779 * Net_14124_1
        );
        Output = Net_14124_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14124_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !enable_sig * !Net_13779 * Net_14124_0
            + enable_sig * !Net_13779 * !Net_14124_0
        );
        Output = Net_14124_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14124_3, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_2 * Net_14124_1 * 
              Net_14124_0
            + Net_13779 * Net_14124_3
        );
        Output = Net_14124_3 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13826_split, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !isr_match_sig * !Net_14102_7 * !Net_14102_6 * !Net_14226_7 * 
              !Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + !isr_match_sig * !Net_14102_7 * Net_14102_6 * !Net_14226_7 * 
              Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + !isr_match_sig * Net_14102_7 * !Net_14102_6 * Net_14226_7 * 
              !Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + !isr_match_sig * Net_14102_7 * Net_14102_6 * Net_14226_7 * 
              Net_14226_6 * \MODULE_14:g1:a0:gx:u0:eq_5\
            + isr_match_sig * !Net_14102_7 * Net_14226_7
            + isr_match_sig * Net_14102_7 * !Net_14226_7
            + isr_match_sig * !Net_14102_6 * Net_14226_6
            + isr_match_sig * Net_14102_6 * !Net_14226_6
        );
        Output = Net_13826_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\preCounter_Reg_3:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_14226_7 ,
        status_6 => Net_14226_6 ,
        status_5 => Net_14226_5 ,
        status_4 => Net_14226_4 ,
        status_3 => Net_14226_3 ,
        status_2 => Net_14226_2 ,
        status_1 => Net_14226_1 ,
        status_0 => Net_14226_0 ,
        clk_en => match_sig );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(match_sig)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14124_5, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_4 * Net_14124_3 * 
              Net_14124_2 * Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_5
        );
        Output = Net_14124_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14124_7, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_6 * Net_14124_5 * 
              Net_14124_4 * Net_14124_3 * Net_14124_2 * Net_14124_1 * 
              Net_14124_0
            + Net_13779 * Net_14124_7
        );
        Output = Net_14124_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14124_4, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_3 * Net_14124_2 * 
              Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_4
        );
        Output = Net_14124_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14124_6, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14234)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_13779 * Net_14124_5 * Net_14124_4 * 
              Net_14124_3 * Net_14124_2 * Net_14124_1 * Net_14124_0
            + Net_13779 * Net_14124_6
        );
        Output = Net_14124_6 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_13779, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !match_sig * !reset_sig * !Net_14124_7 * Net_14136_7
            + !match_sig * !reset_sig * Net_14124_7 * !Net_14136_7
            + !match_sig * !reset_sig * !Net_14124_6 * Net_14136_6
            + !match_sig * !reset_sig * Net_14124_6 * !Net_14136_6
            + !match_sig * !reset_sig * !\MODULE_16:g1:a0:gx:u0:eq_5\
        );
        Output = Net_13779 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_13826, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              isr_match_sig * !\MODULE_14:g1:a0:gx:u0:eq_5\
            + Net_13826_split
        );
        Output = Net_13826 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14124_5 * !Net_14136_5
            + Net_14124_4 * !Net_14136_4
            + Net_14124_3 * !Net_14136_3
            + Net_14124_2 * !Net_14136_2
            + !Net_14124_1 * Net_14136_1
            + Net_14124_1 * !Net_14136_1
            + !Net_14124_0 * Net_14136_0
            + Net_14124_0 * !Net_14136_0
        );
        Output = \MODULE_16:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14124_5 * Net_14136_5
            + !Net_14124_4 * Net_14136_4
            + !Net_14124_3 * Net_14136_3
            + !Net_14124_2 * Net_14136_2
            + \MODULE_16:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_16:g1:a0:gx:u0:eq_5\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\preCount_th_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_14136_7 ,
        control_6 => Net_14136_6 ,
        control_5 => Net_14136_5 ,
        control_4 => Net_14136_4 ,
        control_3 => Net_14136_3 ,
        control_2 => Net_14136_2 ,
        control_1 => Net_14136_1 ,
        control_0 => Net_14136_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13840_split, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_14124_7 * !Net_14124_6 * !isr_match_sig * !Net_14136_7 * 
              !Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + !Net_14124_7 * Net_14124_6 * !isr_match_sig * !Net_14136_7 * 
              Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + !Net_14124_7 * isr_match_sig * Net_14136_7
            + Net_14124_7 * !Net_14124_6 * !isr_match_sig * Net_14136_7 * 
              !Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + Net_14124_7 * Net_14124_6 * !isr_match_sig * Net_14136_7 * 
              Net_14136_6 * \MODULE_16:g1:a0:gx:u0:eq_5\
            + Net_14124_7 * isr_match_sig * !Net_14136_7
            + !Net_14124_6 * isr_match_sig * Net_14136_6
            + Net_14124_6 * isr_match_sig * !Net_14136_6
        );
        Output = Net_13840_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_13840, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              isr_match_sig * !\MODULE_16:g1:a0:gx:u0:eq_5\
            + Net_13840_split
        );
        Output = Net_13840 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13789_0, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              !enable_sig * !resetCounter_2_sig * Net_13789_0
            + enable_sig * !resetCounter_2_sig * !Net_13789_0
        );
        Output = Net_13789_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13789_2, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_2
        );
        Output = Net_13789_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_13789_1, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_0
            + resetCounter_2_sig * Net_13789_1
        );
        Output = Net_13789_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13789_3, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_2 * Net_13789_1 * 
              Net_13789_0
            + resetCounter_2_sig * Net_13789_3
        );
        Output = Net_13789_3 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_14288_1, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14284) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              match_sig * !isr_match_sig * Net_14288_0
            + Net_14288_1 * isr_match_sig
        );
        Output = Net_14288_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14288_0, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14284) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !match_sig * !isr_match_sig * Net_14288_0
            + match_sig * !isr_match_sig * !Net_14288_0
        );
        Output = Net_14288_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=isr_match_sig, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14288_1 * !Net_14288_0
        );
        Output = isr_match_sig (fanout=11)
        Properties               : 
        {
            soft = 1
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14226_3, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_2 * Net_14226_1 * 
              Net_14226_0
            + Net_9073 * Net_14226_3
        );
        Output = Net_14226_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14226_2, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_2
        );
        Output = Net_14226_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14226_1, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_0
            + Net_9073 * Net_14226_1
        );
        Output = Net_14226_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14226_0, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !enable_sig * !Net_9073 * Net_14226_0
            + enable_sig * !Net_9073 * !Net_14226_0
        );
        Output = Net_14226_0 (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_10608, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\EdgeDetect_1:last\ * !\EdgeDetect_2:last\ * !isr_match_sig * 
              Net_11443_local * Net_13823_local
            + \EdgeDetect_1:last\ * isr_match_sig
            + \EdgeDetect_2:last\ * isr_match_sig
            + isr_match_sig * !Net_11443_local
            + isr_match_sig * !Net_13823_local
        );
        Output = Net_10608 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_alpha) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11443_local
        );
        Output = \EdgeDetect_1:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14237, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\EdgeDetect_2:last\ * !isr_match_sig * Net_13823_local
            + \EdgeDetect_2:last\ * isr_match_sig
            + isr_match_sig * !Net_13823_local
        );
        Output = Net_14237 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14234, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\EdgeDetect_1:last\ * !isr_match_sig * Net_11443_local
            + \EdgeDetect_1:last\ * isr_match_sig
            + isr_match_sig * !Net_11443_local
        );
        Output = Net_14234 (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14226_4, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_3 * Net_14226_2 * 
              Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_4
        );
        Output = Net_14226_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14226_6, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_5 * Net_14226_4 * 
              Net_14226_3 * Net_14226_2 * Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_6
        );
        Output = Net_14226_6 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14226_5, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_4 * Net_14226_3 * 
              Net_14226_2 * Net_14226_1 * Net_14226_0
            + Net_9073 * Net_14226_5
        );
        Output = Net_14226_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14226_7, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14237)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_9073 * Net_14226_6 * Net_14226_5 * 
              Net_14226_4 * Net_14226_3 * Net_14226_2 * Net_14226_1 * 
              Net_14226_0
            + Net_9073 * Net_14226_7
        );
        Output = Net_14226_7 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_9073, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !match_sig * !reset_sig * !Net_14102_7 * Net_14226_7
            + !match_sig * !reset_sig * Net_14102_7 * !Net_14226_7
            + !match_sig * !reset_sig * !Net_14102_6 * Net_14226_6
            + !match_sig * !reset_sig * Net_14102_6 * !Net_14226_6
            + !match_sig * !reset_sig * !\MODULE_14:g1:a0:gx:u0:eq_5\
        );
        Output = Net_9073 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_alpha) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13823_local
        );
        Output = \EdgeDetect_2:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_14053_0, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !enable_sig * !Net_14244 * Net_14053_0
            + enable_sig * !Net_14244 * !Net_14053_0
        );
        Output = Net_14053_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_82, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_82 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14053_4, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_3 * Net_14053_2 * 
              Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_4
        );
        Output = Net_14053_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14053_5, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_4 * Net_14053_3 * 
              Net_14053_2 * Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_5
        );
        Output = Net_14053_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14053_7, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_6 * Net_14053_5 * 
              Net_14053_4 * Net_14053_3 * Net_14053_2 * Net_14053_1 * 
              Net_14053_0
            + Net_14244 * Net_14053_7
        );
        Output = Net_14053_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14053_6, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_5 * Net_14053_4 * 
              Net_14053_3 * Net_14053_2 * Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_6
        );
        Output = Net_14053_6 (fanout=5)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\preCounter_Reg_1:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_14124_7 ,
        status_6 => Net_14124_6 ,
        status_5 => Net_14124_5 ,
        status_4 => Net_14124_4 ,
        status_3 => Net_14124_3 ,
        status_2 => Net_14124_2 ,
        status_1 => Net_14124_1 ,
        status_0 => Net_14124_0 ,
        clk_en => match_sig );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(match_sig)

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_13798_7, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_6 * Net_13798_5 * 
              Net_13798_4 * Net_13798_3 * Net_13798_2 * Net_13798_1 * 
              Net_13798_0
            + resetCounter_2_sig * Net_13798_7
        );
        Output = Net_13798_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13798_6, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_5 * Net_13798_4 * 
              Net_13798_3 * Net_13798_2 * Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_6
        );
        Output = Net_13798_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13789_7, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_6 * Net_13789_5 * 
              Net_13789_4 * Net_13789_3 * Net_13789_2 * Net_13789_1 * 
              Net_13789_0
            + resetCounter_2_sig * Net_13789_7
        );
        Output = Net_13789_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13789_6, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_5 * Net_13789_4 * 
              Net_13789_3 * Net_13789_2 * Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_6
        );
        Output = Net_13789_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_13789_5, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_4 * Net_13789_3 * 
              Net_13789_2 * Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_5
        );
        Output = Net_13789_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13789_4, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13826)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13789_3 * Net_13789_2 * 
              Net_13789_1 * Net_13789_0
            + resetCounter_2_sig * Net_13789_4
        );
        Output = Net_13789_4 (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Counter_Reg_3:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_13789_7 ,
        status_6 => Net_13789_6 ,
        status_5 => Net_13789_5 ,
        status_4 => Net_13789_4 ,
        status_3 => Net_13789_3 ,
        status_2 => Net_13789_2 ,
        status_1 => Net_13789_1 ,
        status_0 => Net_13789_0 ,
        clk_en => match_sig );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(match_sig)

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_18:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_13789_5 * !Net_11125_5
            + Net_13789_4 * !Net_11125_4
            + Net_13789_3 * !Net_11125_3
            + Net_13789_2 * !Net_11125_2
            + !Net_13789_1 * Net_11125_1
            + Net_13789_1 * !Net_11125_1
            + !Net_13789_0 * Net_11125_0
            + Net_13789_0 * !Net_11125_0
        );
        Output = \MODULE_18:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_18:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_13789_5 * Net_11125_5
            + !Net_13789_4 * Net_11125_4
            + !Net_13789_3 * Net_11125_3
            + !Net_13789_2 * Net_11125_2
            + \MODULE_18:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_18:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Count_th_Reg_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_11125_7 ,
        control_6 => Net_11125_6 ,
        control_5 => Net_11125_5 ,
        control_4 => Net_11125_4 ,
        control_3 => Net_11125_3 ,
        control_2 => Net_11125_2 ,
        control_1 => Net_11125_1 ,
        control_0 => Net_11125_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_11433 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_11433 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11433
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MODULE_15:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14053_5 * !Net_4100_5
            + Net_14053_4 * !Net_4100_4
            + Net_14053_3 * !Net_4100_3
            + Net_14053_2 * !Net_4100_2
            + !Net_14053_1 * Net_4100_1
            + Net_14053_1 * !Net_4100_1
            + !Net_14053_0 * Net_4100_0
            + Net_14053_0 * !Net_4100_0
        );
        Output = \MODULE_15:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_15:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14053_5 * Net_4100_5
            + !Net_14053_4 * Net_4100_4
            + !Net_14053_3 * Net_4100_3
            + !Net_14053_2 * Net_4100_2
            + \MODULE_15:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_15:g1:a0:gx:u0:eq_5\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\preCount_th_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4100_7 ,
        control_6 => Net_4100_6 ,
        control_5 => Net_4100_5 ,
        control_4 => Net_4100_4 ,
        control_3 => Net_4100_3 ,
        control_2 => Net_4100_2 ,
        control_1 => Net_4100_1 ,
        control_0 => Net_4100_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_6445, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              isr_match_sig * !\MODULE_15:g1:a0:gx:u0:eq_5\
            + Net_6445_split
        );
        Output = Net_6445 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14244, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !match_sig * !reset_sig * !Net_14053_7 * Net_4100_7
            + !match_sig * !reset_sig * Net_14053_7 * !Net_4100_7
            + !match_sig * !reset_sig * !Net_14053_6 * Net_4100_6
            + !match_sig * !reset_sig * Net_14053_6 * !Net_4100_6
            + !match_sig * !reset_sig * !\MODULE_15:g1:a0:gx:u0:eq_5\
        );
        Output = Net_14244 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6445_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_14053_7 * !Net_14053_6 * !isr_match_sig * !Net_4100_7 * 
              !Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + !Net_14053_7 * Net_14053_6 * !isr_match_sig * !Net_4100_7 * 
              Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + !Net_14053_7 * isr_match_sig * Net_4100_7
            + Net_14053_7 * !Net_14053_6 * !isr_match_sig * Net_4100_7 * 
              !Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + Net_14053_7 * Net_14053_6 * !isr_match_sig * Net_4100_7 * 
              Net_4100_6 * \MODULE_15:g1:a0:gx:u0:eq_5\
            + Net_14053_7 * isr_match_sig * !Net_4100_7
            + !Net_14053_6 * isr_match_sig * Net_4100_6
            + Net_14053_6 * isr_match_sig * !Net_4100_6
        );
        Output = Net_6445_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\preCounter_Reg_2:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_14053_7 ,
        status_6 => Net_14053_6 ,
        status_5 => Net_14053_5 ,
        status_4 => Net_14053_4 ,
        status_3 => Net_14053_3 ,
        status_2 => Net_14053_2 ,
        status_1 => Net_14053_1 ,
        status_0 => Net_14053_0 ,
        clk_en => match_sig );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(match_sig)

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => enable_sig ,
        control_0 => reset_sig );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_13798_0, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              !enable_sig * !resetCounter_2_sig * Net_13798_0
            + enable_sig * !resetCounter_2_sig * !Net_13798_0
        );
        Output = Net_13798_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13798_1, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_0
            + resetCounter_2_sig * Net_13798_1
        );
        Output = Net_13798_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Counter_Reg_1:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_13798_7 ,
        status_6 => Net_13798_6 ,
        status_5 => Net_13798_5 ,
        status_4 => Net_13798_4 ,
        status_3 => Net_13798_3 ,
        status_2 => Net_13798_2 ,
        status_1 => Net_13798_1 ,
        status_0 => Net_13798_0 ,
        clk_en => match_sig );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(match_sig)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=match_sig_split, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_14225_7 * !Net_14225_6 * !Net_13798_7 * !Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + !Net_14225_7 * Net_14225_6 * !Net_13798_7 * Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + Net_14225_7 * !Net_14225_6 * Net_13798_7 * !Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + Net_14225_7 * Net_14225_6 * Net_13798_7 * Net_13798_6 * 
              \MODULE_13:g1:a0:gx:u0:eq_5\
            + !Net_13789_7 * !Net_13789_6 * !Net_11125_7 * !Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
            + !Net_13789_7 * Net_13789_6 * !Net_11125_7 * Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
            + Net_13789_7 * !Net_13789_6 * Net_11125_7 * !Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
            + Net_13789_7 * Net_13789_6 * Net_11125_7 * Net_11125_6 * 
              \MODULE_18:g1:a0:gx:u0:eq_5\
        );
        Output = match_sig_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=resetCounter_2_sig, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !match_sig * !reset_sig
        );
        Output = resetCounter_2_sig (fanout=24)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=match_sig, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_11122_7 * !Net_11122_6 * !Net_13793_7 * !Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + !Net_11122_7 * Net_11122_6 * !Net_13793_7 * Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + Net_11122_7 * !Net_11122_6 * Net_13793_7 * !Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + Net_11122_7 * Net_11122_6 * Net_13793_7 * Net_13793_6 * 
              \MODULE_17:g1:a0:gx:u0:eq_5\
            + match_sig_split
        );
        Output = match_sig (fanout=13)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_13:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_14225_5 * Net_13798_5
            + !Net_14225_4 * Net_13798_4
            + !Net_14225_3 * Net_13798_3
            + !Net_14225_2 * Net_13798_2
            + \MODULE_13:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_13:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_13:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_14225_5 * !Net_13798_5
            + Net_14225_4 * !Net_13798_4
            + Net_14225_3 * !Net_13798_3
            + Net_14225_2 * !Net_13798_2
            + !Net_14225_1 * Net_13798_1
            + Net_14225_1 * !Net_13798_1
            + !Net_14225_0 * Net_13798_0
            + Net_14225_0 * !Net_13798_0
        );
        Output = \MODULE_13:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Count_th_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_14225_7 ,
        control_6 => Net_14225_6 ,
        control_5 => Net_14225_5 ,
        control_4 => Net_14225_4 ,
        control_3 => Net_14225_3 ,
        control_2 => Net_14225_2 ,
        control_1 => Net_14225_1 ,
        control_0 => Net_14225_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_11433 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11433 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_11433 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_294 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13793_1, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_0
            + resetCounter_2_sig * Net_13793_1
        );
        Output = Net_13793_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13793_3, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_2 * Net_13793_1 * 
              Net_13793_0
            + resetCounter_2_sig * Net_13793_3
        );
        Output = Net_13793_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_13793_2, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_2
        );
        Output = Net_13793_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13793_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              !enable_sig * !resetCounter_2_sig * Net_13793_0
            + enable_sig * !resetCounter_2_sig * !Net_13793_0
        );
        Output = Net_13793_0 (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_14053_1, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_0
            + Net_14244 * Net_14053_1
        );
        Output = Net_14053_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14053_3, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_2 * Net_14053_1 * 
              Net_14053_0
            + Net_14244 * Net_14053_3
        );
        Output = Net_14053_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14053_2, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10608)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              enable_sig * !Net_14244 * Net_14053_1 * Net_14053_0
            + Net_14244 * Net_14053_2
        );
        Output = Net_14053_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13793_4, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_3 * Net_13793_2 * 
              Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_4
        );
        Output = Net_13793_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13793_6, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_5 * Net_13793_4 * 
              Net_13793_3 * Net_13793_2 * Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_6
        );
        Output = Net_13793_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_13793_5, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_4 * Net_13793_3 * 
              Net_13793_2 * Net_13793_1 * Net_13793_0
            + resetCounter_2_sig * Net_13793_5
        );
        Output = Net_13793_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13793_7, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6445)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13793_6 * Net_13793_5 * 
              Net_13793_4 * Net_13793_3 * Net_13793_2 * Net_13793_1 * 
              Net_13793_0
            + Net_13793_7 * resetCounter_2_sig
        );
        Output = Net_13793_7 (fanout=3)
        Properties               : 
        {
        }
}

statuscell: Name =\Counter_Reg_2:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_13793_7 ,
        status_6 => Net_13793_6 ,
        status_5 => Net_13793_5 ,
        status_4 => Net_13793_4 ,
        status_3 => Net_13793_3 ,
        status_2 => Net_13793_2 ,
        status_1 => Net_13793_1 ,
        status_0 => Net_13793_0 ,
        clk_en => match_sig );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(match_sig)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_17:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_11122_5 * Net_13793_5
            + !Net_11122_4 * Net_13793_4
            + !Net_11122_3 * Net_13793_3
            + !Net_11122_2 * Net_13793_2
            + \MODULE_17:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_17:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_17:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_11122_5 * !Net_13793_5
            + Net_11122_4 * !Net_13793_4
            + Net_11122_3 * !Net_13793_3
            + Net_11122_2 * !Net_13793_2
            + !Net_11122_1 * Net_13793_1
            + Net_11122_1 * !Net_13793_1
            + !Net_11122_0 * Net_13793_0
            + Net_11122_0 * !Net_13793_0
        );
        Output = \MODULE_17:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Count_th_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_11122_7 ,
        control_6 => Net_11122_6 ,
        control_5 => Net_11122_5 ,
        control_4 => Net_11122_4 ,
        control_3 => Net_11122_3 ,
        control_2 => Net_11122_2 ,
        control_1 => Net_11122_1 ,
        control_0 => Net_11122_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13798_5, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_4 * Net_13798_3 * 
              Net_13798_2 * Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_5
        );
        Output = Net_13798_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13798_2, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_2
        );
        Output = Net_13798_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_13798_4, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_3 * Net_13798_2 * 
              Net_13798_1 * Net_13798_0
            + resetCounter_2_sig * Net_13798_4
        );
        Output = Net_13798_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13798_3, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_13840)
        Main Equation            : 2 pterms
        (
              enable_sig * !resetCounter_2_sig * Net_13798_2 * Net_13798_1 * 
              Net_13798_0
            + resetCounter_2_sig * Net_13798_3
        );
        Output = Net_13798_3 (fanout=8)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Rx_1
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_match
        PORT MAP (
            interrupt => match_sig );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_261 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = inputPin_A_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => inputPin_A_1(0)__PA ,
        pad => inputPin_A_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = inputPin_B_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => inputPin_B_1(0)__PA ,
        pad => inputPin_B_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_11433 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_82 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => clk_alpha ,
            dclk_0 => clk_alpha_local ,
            dclk_glb_1 => Net_14284 ,
            dclk_1 => Net_14284_local ,
            dclk_glb_2 => Net_11443 ,
            dclk_2 => Net_11443_local ,
            dclk_glb_3 => Net_13823 ,
            dclk_3 => Net_13823_local ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ ,
            dclk_glb_5 => Net_292 ,
            dclk_5 => Net_292_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_292 ,
            kill => enable_sig ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_261 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+--------------
   2 |   1 |     * |      NONE |         CMOS_OUT |        Pin_3(0) | In(Net_261)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | inputPin_A_1(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL | inputPin_B_1(0) | 
-----+-----+-------+-----------+------------------+-----------------+--------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_11433)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_82)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.134ms
Digital Placement phase: Elapsed time ==> 7s.214ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "pulseDet_2_r.vh2" --pcf-path "pulseDet_2.pco" --des-name "pulseDet_2" --dsf-path "pulseDet_2.dsf" --sdc-path "pulseDet_2.sdc" --lib-path "pulseDet_2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Clock_3(routed)". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Clock_2(routed)". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "Clock_1". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "Clock_1". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "Clock_3(routed)". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "Clock_2(routed)". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0021: pulseDet_2_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0019: pulseDet_2_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Warning: sta.M0019: pulseDet_2_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_4 ). (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_2.cydsn\pulseDet_2_timing.html)
Timing report is in pulseDet_2_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.467ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.471ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.096ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.097ms
API generation phase: Elapsed time ==> 3s.452ms
Dependency generation phase: Elapsed time ==> 0s.207ms
Cleanup phase: Elapsed time ==> 0s.000ms
