ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.bss
  20              		.align	2
  21              	cyPmBackup:
  22 0000 00000000 		.space	48
  22      00000000 
  22      00000000 
  22      00000000 
  22      00000000 
  23              		.align	2
  24              	cyPmClockBackup:
  25 0030 00000000 		.space	18
  25      00000000 
  25      00000000 
  25      00000000 
  25      0000
  26              		.section	.rodata
  27              		.align	2
  28              		.type	cyPmImoFreqReg2Mhz, %object
  29              		.size	cyPmImoFreqReg2Mhz, 7
  30              	cyPmImoFreqReg2Mhz:
  31 0000 0C       		.byte	12
  32 0001 06       		.byte	6
  33 0002 18       		.byte	24
  34 0003 03       		.byte	3
  35 0004 30       		.byte	48
  36 0005 3E       		.byte	62
  37 0006 4A       		.byte	74
  38              		.section	.text.CyPmSaveClocks,"ax",%progbits
  39              		.align	2
  40              		.global	CyPmSaveClocks
  41              		.thumb
  42              		.thumb_func
  43              		.type	CyPmSaveClocks, %function
  44              	CyPmSaveClocks:
  45              	.LFB0:
  46              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.70
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 2


   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2018, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 3


  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  47              		.loc 1 74 0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 0
  50              		@ frame_needed = 1, uses_anonymous_args = 0
  51 0000 80B5     		push	{r7, lr}
  52              		.cfi_def_cfa_offset 8
  53              		.cfi_offset 7, -8
  54              		.cfi_offset 14, -4
  55 0002 00AF     		add	r7, sp, #0
  56              		.cfi_def_cfa_register 7
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  57              		.loc 1 76 0
  58 0004 904B     		ldr	r3, .L27
  59 0006 1B78     		ldrb	r3, [r3]
  60 0008 DBB2     		uxtb	r3, r3
  61 000a 03F00F03 		and	r3, r3, #15
  62 000e DAB2     		uxtb	r2, r3
  63 0010 8E4B     		ldr	r3, .L27+4
  64 0012 1A70     		strb	r2, [r3]
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  65              		.loc 1 77 0
  66 0014 8E4B     		ldr	r3, .L27+8
  67 0016 1B78     		ldrb	r3, [r3]
  68 0018 DAB2     		uxtb	r2, r3
  69 001a 8C4B     		ldr	r3, .L27+4
  70 001c 5A70     		strb	r2, [r3, #1]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  71              		.loc 1 78 0
  72 001e 8A4A     		ldr	r2, .L27
  73 0020 894B     		ldr	r3, .L27
  74 0022 1B78     		ldrb	r3, [r3]
  75 0024 DBB2     		uxtb	r3, r3
  76 0026 23F00F03 		bic	r3, r3, #15
  77 002a DBB2     		uxtb	r3, r3
  78 002c 1370     		strb	r3, [r2]
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  79              		.loc 1 79 0
  80 002e 884B     		ldr	r3, .L27+8
  81 0030 1B78     		ldrb	r3, [r3]
  82 0032 874B     		ldr	r3, .L27+8
  83 0034 0022     		movs	r2, #0
  84 0036 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 4


  80:Generated_Source\PSoC5/cyPm.c **** 
  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  85              		.loc 1 82 0
  86 0038 864B     		ldr	r3, .L27+12
  87 003a 1B78     		ldrb	r3, [r3]
  88 003c DBB2     		uxtb	r3, r3
  89 003e 23F03F03 		bic	r3, r3, #63
  90 0042 DAB2     		uxtb	r2, r3
  91 0044 814B     		ldr	r3, .L27+4
  92 0046 5A71     		strb	r2, [r3, #5]
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  93              		.loc 1 83 0
  94 0048 3720     		movs	r0, #55
  95 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  96              		.loc 1 86 0
  97 004e 824B     		ldr	r3, .L27+16
  98 0050 1B78     		ldrb	r3, [r3]
  99 0052 DBB2     		uxtb	r3, r3
 100 0054 03F00703 		and	r3, r3, #7
 101 0058 DAB2     		uxtb	r2, r3
 102 005a 7C4B     		ldr	r3, .L27+4
 103 005c DA70     		strb	r2, [r3, #3]
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 104              		.loc 1 87 0
 105 005e 7E4B     		ldr	r3, .L27+16
 106 0060 1B78     		ldrb	r3, [r3]
 107 0062 DBB2     		uxtb	r3, r3
 108 0064 03F04003 		and	r3, r3, #64
 109 0068 DAB2     		uxtb	r2, r3
 110 006a 784B     		ldr	r3, .L27+4
 111 006c 1A71     		strb	r2, [r3, #4]
  88:Generated_Source\PSoC5/cyPm.c **** 
  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 112              		.loc 1 90 0
 113 006e 7A4B     		ldr	r3, .L27+16
 114 0070 1B78     		ldrb	r3, [r3]
 115 0072 DBB2     		uxtb	r3, r3
 116 0074 03F01003 		and	r3, r3, #16
 117 0078 002B     		cmp	r3, #0
 118 007a 03D0     		beq	.L2
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 119              		.loc 1 93 0
 120 007c 734B     		ldr	r3, .L27+4
 121 007e 0122     		movs	r2, #1
 122 0080 5A72     		strb	r2, [r3, #9]
 123 0082 02E0     		b	.L3
 124              	.L2:
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 5


  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 125              		.loc 1 98 0
 126 0084 714B     		ldr	r3, .L27+4
 127 0086 0022     		movs	r2, #0
 128 0088 5A72     		strb	r2, [r3, #9]
 129              	.L3:
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 130              		.loc 1 102 0
 131 008a 744B     		ldr	r3, .L27+20
 132 008c 1B78     		ldrb	r3, [r3]
 133 008e DBB2     		uxtb	r3, r3
 134 0090 03F00303 		and	r3, r3, #3
 135 0094 DAB2     		uxtb	r2, r3
 136 0096 6D4B     		ldr	r3, .L27+4
 137 0098 9A70     		strb	r2, [r3, #2]
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 138              		.loc 1 105 0
 139 009a 6C4B     		ldr	r3, .L27+4
 140 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 141 009e 012B     		cmp	r3, #1
 142 00a0 18D1     		bne	.L4
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 143              		.loc 1 107 0
 144 00a2 4FF04023 		mov	r3, #1073758208
 145 00a6 1B78     		ldrb	r3, [r3]
 146 00a8 DBB2     		uxtb	r3, r3
 147 00aa 03F00303 		and	r3, r3, #3
 148 00ae 012B     		cmp	r3, #1
 149 00b0 08D0     		beq	.L6
 150 00b2 012B     		cmp	r3, #1
 151 00b4 02D3     		bcc	.L7
 152 00b6 022B     		cmp	r3, #2
 153 00b8 08D0     		beq	.L8
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 154              		.loc 1 123 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 6


 155 00ba 0BE0     		b	.L4
 156              	.L7:
 110:Generated_Source\PSoC5/cyPm.c ****             break;
 157              		.loc 1 110 0
 158 00bc 0020     		movs	r0, #0
 159 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 111:Generated_Source\PSoC5/cyPm.c **** 
 160              		.loc 1 111 0
 161 00c2 07E0     		b	.L4
 162              	.L6:
 114:Generated_Source\PSoC5/cyPm.c ****             break;
 163              		.loc 1 114 0
 164 00c4 0220     		movs	r0, #2
 165 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 115:Generated_Source\PSoC5/cyPm.c **** 
 166              		.loc 1 115 0
 167 00ca 03E0     		b	.L4
 168              	.L8:
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 169              		.loc 1 118 0
 170 00cc 0320     		movs	r0, #3
 171 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 119:Generated_Source\PSoC5/cyPm.c **** 
 172              		.loc 1 119 0
 173 00d2 00BF     		nop
 174              	.L4:
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 175              		.loc 1 128 0
 176 00d4 624B     		ldr	r3, .L27+24
 177 00d6 1B78     		ldrb	r3, [r3]
 178 00d8 DBB2     		uxtb	r3, r3
 179 00da 03F00103 		and	r3, r3, #1
 180 00de 002B     		cmp	r3, #0
 181 00e0 05D0     		beq	.L9
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 182              		.loc 1 131 0
 183 00e2 5A4B     		ldr	r3, .L27+4
 184 00e4 0122     		movs	r2, #1
 185 00e6 9A73     		strb	r2, [r3, #14]
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 186              		.loc 1 132 0
 187 00e8 FFF7FEFF 		bl	CyPLL_OUT_Stop
 188 00ec 02E0     		b	.L10
 189              	.L9:
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 190              		.loc 1 137 0
 191 00ee 574B     		ldr	r3, .L27+4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 7


 192 00f0 0022     		movs	r2, #0
 193 00f2 9A73     		strb	r2, [r3, #14]
 194              	.L10:
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 195              		.loc 1 141 0
 196 00f4 0420     		movs	r0, #4
 197 00f6 FFF7FEFF 		bl	CyIMO_SetFreq
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 198              		.loc 1 144 0
 199 00fa 5A4B     		ldr	r3, .L27+28
 200 00fc 1B78     		ldrb	r3, [r3]
 201 00fe DBB2     		uxtb	r3, r3
 202 0100 03F01003 		and	r3, r3, #16
 203 0104 DBB2     		uxtb	r3, r3
 204 0106 002B     		cmp	r3, #0
 205 0108 03D0     		beq	.L11
 145:Generated_Source\PSoC5/cyPm.c ****     {
 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 206              		.loc 1 147 0
 207 010a 504B     		ldr	r3, .L27+4
 208 010c 0122     		movs	r2, #1
 209 010e 9A71     		strb	r2, [r3, #6]
 210 0110 08E0     		b	.L12
 211              	.L11:
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 212              		.loc 1 152 0
 213 0112 4E4B     		ldr	r3, .L27+4
 214 0114 0022     		movs	r2, #0
 215 0116 9A71     		strb	r2, [r3, #6]
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 216              		.loc 1 155 0
 217 0118 0020     		movs	r0, #0
 218 011a FFF7FEFF 		bl	CyIMO_Start
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 219              		.loc 1 158 0
 220 011e 0620     		movs	r0, #6
 221 0120 FFF7FEFF 		bl	CyDelayUs
 222              	.L12:
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 223              		.loc 1 162 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 8


 224 0124 4C4B     		ldr	r3, .L27+16
 225 0126 1B78     		ldrb	r3, [r3]
 226 0128 DBB2     		uxtb	r3, r3
 227 012a 03F02003 		and	r3, r3, #32
 228 012e 002B     		cmp	r3, #0
 229 0130 10D0     		beq	.L13
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 230              		.loc 1 166 0
 231 0132 4FF04023 		mov	r3, #1073758208
 232 0136 1B78     		ldrb	r3, [r3]
 233 0138 DBB2     		uxtb	r3, r3
 234 013a 03F04003 		and	r3, r3, #64
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 235              		.loc 1 165 0
 236 013e 002B     		cmp	r3, #0
 237 0140 01D1     		bne	.L14
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 238              		.loc 1 165 0 is_stmt 0 discriminator 1
 239 0142 0222     		movs	r2, #2
 240 0144 00E0     		b	.L15
 241              	.L14:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 242              		.loc 1 165 0 discriminator 2
 243 0146 0122     		movs	r2, #1
 244              	.L15:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 245              		.loc 1 165 0 discriminator 4
 246 0148 404B     		ldr	r3, .L27+4
 247 014a DA71     		strb	r2, [r3, #7]
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 248              		.loc 1 169 0 is_stmt 1 discriminator 4
 249 014c 0020     		movs	r0, #0
 250 014e FFF7FEFF 		bl	CyIMO_SetSource
 251 0152 02E0     		b	.L16
 252              	.L13:
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 253              		.loc 1 174 0
 254 0154 3D4B     		ldr	r3, .L27+4
 255 0156 0022     		movs	r2, #0
 256 0158 DA71     		strb	r2, [r3, #7]
 257              	.L16:
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 258              		.loc 1 178 0
 259 015a 4FF04023 		mov	r3, #1073758208
 260 015e 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 9


 261 0160 DBB2     		uxtb	r3, r3
 262 0162 03F03003 		and	r3, r3, #48
 263 0166 DAB2     		uxtb	r2, r3
 264 0168 384B     		ldr	r3, .L27+4
 265 016a 1A72     		strb	r2, [r3, #8]
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 266              		.loc 1 181 0
 267 016c 374B     		ldr	r3, .L27+4
 268 016e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 269 0170 002B     		cmp	r3, #0
 270 0172 09D0     		beq	.L17
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 271              		.loc 1 184 0
 272 0174 4FF04022 		mov	r2, #1073758208
 273 0178 4FF04023 		mov	r3, #1073758208
 274 017c 1B78     		ldrb	r3, [r3]
 275 017e DBB2     		uxtb	r3, r3
 276 0180 23F03003 		bic	r3, r3, #48
 277 0184 DBB2     		uxtb	r3, r3
 278 0186 1370     		strb	r3, [r2]
 279              	.L17:
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 280              		.loc 1 189 0
 281 0188 334B     		ldr	r3, .L27+16
 282 018a 1B78     		ldrb	r3, [r3]
 283 018c DBB2     		uxtb	r3, r3
 284 018e 03F01003 		and	r3, r3, #16
 285 0192 002B     		cmp	r3, #0
 286 0194 01D0     		beq	.L18
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 287              		.loc 1 191 0
 288 0196 FFF7FEFF 		bl	CyIMO_DisableDoubler
 289              	.L18:
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 290              		.loc 1 195 0
 291 019a 334B     		ldr	r3, .L27+32
 292 019c 1B78     		ldrb	r3, [r3]
 293 019e DAB2     		uxtb	r2, r3
 294 01a0 2A4B     		ldr	r3, .L27+4
 295 01a2 9A72     		strb	r2, [r3, #10]
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 296              		.loc 1 196 0
 297 01a4 294B     		ldr	r3, .L27+4
 298 01a6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 299 01a8 002B     		cmp	r3, #0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 10


 300 01aa 02D0     		beq	.L19
 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 301              		.loc 1 198 0
 302 01ac 0020     		movs	r0, #0
 303 01ae FFF7FEFF 		bl	CyMasterClk_SetDivider
 304              	.L19:
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 305              		.loc 1 202 0
 306 01b2 264B     		ldr	r3, .L27+4
 307 01b4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 308 01b6 002B     		cmp	r3, #0
 309 01b8 02D0     		beq	.L20
 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 310              		.loc 1 204 0
 311 01ba 0020     		movs	r0, #0
 312 01bc FFF7FEFF 		bl	CyMasterClk_SetSource
 313              	.L20:
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 314              		.loc 1 208 0
 315 01c0 2A4B     		ldr	r3, .L27+36
 316 01c2 1B78     		ldrb	r3, [r3]
 317 01c4 DBB2     		uxtb	r3, r3
 318 01c6 9BB2     		uxth	r3, r3
 319 01c8 1B02     		lsls	r3, r3, #8
 320 01ca 9AB2     		uxth	r2, r3
 321 01cc 1F4B     		ldr	r3, .L27+4
 322 01ce 9A81     		strh	r2, [r3, #12]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 323              		.loc 1 209 0
 324 01d0 274B     		ldr	r3, .L27+40
 325 01d2 1B78     		ldrb	r3, [r3]
 326 01d4 D9B2     		uxtb	r1, r3
 327 01d6 1D4B     		ldr	r3, .L27+4
 328 01d8 9A89     		ldrh	r2, [r3, #12]
 329 01da 8BB2     		uxth	r3, r1
 330 01dc 1343     		orrs	r3, r3, r2
 331 01de 9AB2     		uxth	r2, r3
 332 01e0 1A4B     		ldr	r3, .L27+4
 333 01e2 9A81     		strh	r2, [r3, #12]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 334              		.loc 1 210 0
 335 01e4 194B     		ldr	r3, .L27+4
 336 01e6 9B89     		ldrh	r3, [r3, #12]
 337 01e8 002B     		cmp	r3, #0
 338 01ea 02D0     		beq	.L21
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 339              		.loc 1 212 0
 340 01ec 0020     		movs	r0, #0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 11


 341 01ee FFF7FEFF 		bl	CyBusClk_SetDivider
 342              	.L21:
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 343              		.loc 1 216 0
 344 01f2 194B     		ldr	r3, .L27+16
 345 01f4 1B78     		ldrb	r3, [r3]
 346 01f6 DBB2     		uxtb	r3, r3
 347 01f8 03F00703 		and	r3, r3, #7
 348 01fc 1D4A     		ldr	r2, .L27+44
 349 01fe D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 350 0200 1846     		mov	r0, r3
 351 0202 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 352              		.loc 1 219 0
 353 0206 1C4B     		ldr	r3, .L27+48
 354 0208 1B78     		ldrb	r3, [r3]
 355 020a DBB2     		uxtb	r3, r3
 356 020c 03F00103 		and	r3, r3, #1
 357 0210 002B     		cmp	r3, #0
 358 0212 05D0     		beq	.L22
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 359              		.loc 1 222 0
 360 0214 0D4B     		ldr	r3, .L27+4
 361 0216 0122     		movs	r2, #1
 362 0218 DA73     		strb	r2, [r3, #15]
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 363              		.loc 1 223 0
 364 021a FFF7FEFF 		bl	CyXTAL_Stop
 365 021e 02E0     		b	.L23
 366              	.L22:
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 367              		.loc 1 228 0
 368 0220 0A4B     		ldr	r3, .L27+4
 369 0222 0022     		movs	r2, #0
 370 0224 DA73     		strb	r2, [r3, #15]
 371              	.L23:
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 372              		.loc 1 237 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 12


 373 0226 154B     		ldr	r3, .L27+52
 374 0228 1B78     		ldrb	r3, [r3]
 375 022a DBB2     		uxtb	r3, r3
 376 022c 03F00403 		and	r3, r3, #4
 377 0230 002B     		cmp	r3, #0
 378 0232 03D0     		beq	.L24
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 379              		.loc 1 239 0
 380 0234 054B     		ldr	r3, .L27+4
 381 0236 0122     		movs	r2, #1
 382 0238 1A74     		strb	r2, [r3, #16]
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 383              		.loc 1 245 0
 384 023a 02E0     		b	.L26
 385              	.L24:
 243:Generated_Source\PSoC5/cyPm.c ****     }
 386              		.loc 1 243 0
 387 023c 034B     		ldr	r3, .L27+4
 388 023e 0022     		movs	r2, #0
 389 0240 1A74     		strb	r2, [r3, #16]
 390              	.L26:
 391              		.loc 1 245 0
 392 0242 00BF     		nop
 393 0244 80BD     		pop	{r7, pc}
 394              	.L28:
 395 0246 00BF     		.align	2
 396              	.L27:
 397 0248 A1430040 		.word	1073759137
 398 024c 30000000 		.word	cyPmClockBackup
 399 0250 A2430040 		.word	1073759138
 400 0254 00480040 		.word	1073760256
 401 0258 00420040 		.word	1073758720
 402 025c 05400040 		.word	1073758213
 403 0260 20420040 		.word	1073758752
 404 0264 A0430040 		.word	1073759136
 405 0268 04400040 		.word	1073758212
 406 026c 07400040 		.word	1073758215
 407 0270 06400040 		.word	1073758214
 408 0274 00000000 		.word	cyPmImoFreqReg2Mhz
 409 0278 10420040 		.word	1073758736
 410 027c 0B400040 		.word	1073758219
 411              		.cfi_endproc
 412              	.LFE0:
 413              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 414              		.section	.rodata
 415 0007 00       		.align	2
 416              	.LC0:
 417 0008 02       		.byte	2
 418 0009 01       		.byte	1
 419 000a 03       		.byte	3
 420 000b 00       		.byte	0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 13


 421 000c 04       		.byte	4
 422 000d 05       		.byte	5
 423 000e 06       		.byte	6
 424              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 425              		.align	2
 426              		.global	CyPmRestoreClocks
 427              		.thumb
 428              		.thumb_func
 429              		.type	CyPmRestoreClocks, %function
 430              	CyPmRestoreClocks:
 431              	.LFB1:
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 432              		.loc 1 269 0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 24
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436 0000 80B5     		push	{r7, lr}
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 86B0     		sub	sp, sp, #24
 441              		.cfi_def_cfa_offset 32
 442 0004 00AF     		add	r7, sp, #0
 443              		.cfi_def_cfa_register 7
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 444              		.loc 1 270 0
 445 0006 1023     		movs	r3, #16
 446 0008 3B61     		str	r3, [r7, #16]
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 14


 447              		.loc 1 276 0
 448 000a AB4A     		ldr	r2, .L55
 449 000c 3B1D     		adds	r3, r7, #4
 450 000e 1068     		ldr	r0, [r2]	@ unaligned
 451 0010 1860     		str	r0, [r3]	@ unaligned
 452 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 453 0014 9279     		ldrb	r2, [r2, #6]
 454 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 455 0018 9A71     		strb	r2, [r3, #6]
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 456              		.loc 1 281 0
 457 001a A84B     		ldr	r3, .L55+4
 458 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 459 001e 012B     		cmp	r3, #1
 460 0020 17D1     		bne	.L30
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 461              		.loc 1 285 0
 462 0022 A74B     		ldr	r3, .L55+8
 463 0024 1B78     		ldrb	r3, [r3]
 464 0026 DBB2     		uxtb	r3, r3
 465 0028 03F00703 		and	r3, r3, #7
 466 002c A54A     		ldr	r2, .L55+12
 467 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 468              		.loc 1 284 0
 469 0030 1A46     		mov	r2, r3
 470 0032 1346     		mov	r3, r2
 471 0034 9B00     		lsls	r3, r3, #2
 472 0036 1344     		add	r3, r3, r2
 473 0038 1A01     		lsls	r2, r3, #4
 474 003a D31A     		subs	r3, r2, r3
 475 003c 1846     		mov	r0, r3
 476 003e FFF7FEFF 		bl	CyDelayCycles
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 477              		.loc 1 287 0
 478 0042 A14A     		ldr	r2, .L55+16
 479 0044 A04B     		ldr	r3, .L55+16
 480 0046 1B78     		ldrb	r3, [r3]
 481 0048 DBB2     		uxtb	r3, r3
 482 004a 43F00403 		orr	r3, r3, #4
 483 004e DBB2     		uxtb	r3, r3
 484 0050 1370     		strb	r3, [r2]
 485              	.L30:
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 486              		.loc 1 291 0
 487 0052 9A4B     		ldr	r3, .L55+4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 15


 488 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 489 0056 012B     		cmp	r3, #1
 490 0058 24D1     		bne	.L31
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 491              		.loc 1 301 0
 492 005a 0020     		movs	r0, #0
 493 005c FFF7FEFF 		bl	CyXTAL_Start
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 494              		.loc 1 304 0
 495 0060 9A4B     		ldr	r3, .L55+20
 496 0062 1B78     		ldrb	r3, [r3]
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 497              		.loc 1 307 0
 498 0064 0523     		movs	r3, #5
 499 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 500 0068 19E0     		b	.L32
 501              	.L35:
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 502              		.loc 1 310 0
 503 006a 954B     		ldr	r3, .L55+8
 504 006c 1B78     		ldrb	r3, [r3]
 505 006e DBB2     		uxtb	r3, r3
 506 0070 03F00703 		and	r3, r3, #7
 507 0074 934A     		ldr	r2, .L55+12
 508 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 509 0078 1A46     		mov	r2, r3
 510 007a C823     		movs	r3, #200
 511 007c 03FB02F3 		mul	r3, r3, r2
 512 0080 1846     		mov	r0, r3
 513 0082 FFF7FEFF 		bl	CyDelayCycles
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 514              		.loc 1 313 0
 515 0086 914B     		ldr	r3, .L55+20
 516 0088 1B78     		ldrb	r3, [r3]
 517 008a DBB2     		uxtb	r3, r3
 518 008c 5BB2     		sxtb	r3, r3
 519 008e 002B     		cmp	r3, #0
 520 0090 02DB     		blt	.L33
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 16


 521              		.loc 1 315 0
 522 0092 0023     		movs	r3, #0
 523 0094 3B61     		str	r3, [r7, #16]
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
 524              		.loc 1 316 0
 525 0096 05E0     		b	.L31
 526              	.L33:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 527              		.loc 1 307 0 discriminator 2
 528 0098 FB8A     		ldrh	r3, [r7, #22]
 529 009a 013B     		subs	r3, r3, #1
 530 009c FB82     		strh	r3, [r7, #22]	@ movhi
 531              	.L32:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 532              		.loc 1 307 0 is_stmt 0 discriminator 1
 533 009e FB8A     		ldrh	r3, [r7, #22]
 534 00a0 002B     		cmp	r3, #0
 535 00a2 E2D1     		bne	.L35
 536              	.L31:
 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 537              		.loc 1 338 0 is_stmt 1
 538 00a4 3720     		movs	r0, #55
 539 00a6 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 540              		.loc 1 341 0
 541 00aa 844B     		ldr	r3, .L55+4
 542 00ac 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 543 00ae 022B     		cmp	r3, #2
 544 00b0 03D0     		beq	.L36
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 545              		.loc 1 342 0 discriminator 1
 546 00b2 824B     		ldr	r3, .L55+4
 547 00b4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 17


 548              		.loc 1 341 0 discriminator 1
 549 00b6 032B     		cmp	r3, #3
 550 00b8 10D1     		bne	.L37
 551              	.L36:
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 552              		.loc 1 345 0
 553 00ba 854B     		ldr	r3, .L55+24
 554 00bc 1B78     		ldrb	r3, [r3]
 555 00be DAB2     		uxtb	r2, r3
 556 00c0 7E4B     		ldr	r3, .L55+4
 557 00c2 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 558 00c4 9A42     		cmp	r2, r3
 559 00c6 04D0     		beq	.L38
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 560              		.loc 1 348 0
 561 00c8 7C4B     		ldr	r3, .L55+4
 562 00ca 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 563 00cc 1846     		mov	r0, r3
 564 00ce FFF7FEFF 		bl	CyMasterClk_SetDivider
 565              	.L38:
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 566              		.loc 1 352 0
 567 00d2 7A4B     		ldr	r3, .L55+4
 568 00d4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 569 00d6 1846     		mov	r0, r3
 570 00d8 FFF7FEFF 		bl	CyMasterClk_SetSource
 571              	.L37:
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 572              		.loc 1 356 0
 573 00dc 774B     		ldr	r3, .L55+4
 574 00de 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 575 00e0 03F04003 		and	r3, r3, #64
 576 00e4 002B     		cmp	r3, #0
 577 00e6 0CD0     		beq	.L39
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 578              		.loc 1 357 0 discriminator 1
 579 00e8 744B     		ldr	r3, .L55+4
 580 00ea DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 581 00ec 07F11802 		add	r2, r7, #24
 582 00f0 1344     		add	r3, r3, r2
 583 00f2 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 584              		.loc 1 356 0 discriminator 1
 585 00f6 032B     		cmp	r3, #3
 586 00f8 03D1     		bne	.L39
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 18


 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 587              		.loc 1 360 0
 588 00fa 0820     		movs	r0, #8
 589 00fc FFF7FEFF 		bl	CyIMO_SetFreq
 590 0100 20E0     		b	.L40
 591              	.L39:
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 592              		.loc 1 365 0
 593 0102 6E4B     		ldr	r3, .L55+4
 594 0104 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 595 0106 07F11802 		add	r2, r7, #24
 596 010a 1344     		add	r3, r3, r2
 597 010c 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 598 0110 1846     		mov	r0, r3
 599 0112 FFF7FEFF 		bl	CyIMO_SetFreq
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 600              		.loc 1 367 0
 601 0116 694B     		ldr	r3, .L55+4
 602 0118 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 603 011a 03F04003 		and	r3, r3, #64
 604 011e 002B     		cmp	r3, #0
 605 0120 08D0     		beq	.L41
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 606              		.loc 1 369 0
 607 0122 674A     		ldr	r2, .L55+8
 608 0124 664B     		ldr	r3, .L55+8
 609 0126 1B78     		ldrb	r3, [r3]
 610 0128 DBB2     		uxtb	r3, r3
 611 012a 43F04003 		orr	r3, r3, #64
 612 012e DBB2     		uxtb	r3, r3
 613 0130 1370     		strb	r3, [r2]
 614 0132 07E0     		b	.L40
 615              	.L41:
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 616              		.loc 1 373 0
 617 0134 624A     		ldr	r2, .L55+8
 618 0136 624B     		ldr	r3, .L55+8
 619 0138 1B78     		ldrb	r3, [r3]
 620 013a DBB2     		uxtb	r3, r3
 621 013c 23F04003 		bic	r3, r3, #64
 622 0140 DBB2     		uxtb	r3, r3
 623 0142 1370     		strb	r3, [r2]
 624              	.L40:
 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 19


 625              		.loc 1 378 0
 626 0144 5D4B     		ldr	r3, .L55+4
 627 0146 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 628 0148 012B     		cmp	r3, #1
 629 014a 0AD1     		bne	.L42
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 630              		.loc 1 379 0 discriminator 1
 631 014c 614B     		ldr	r3, .L55+28
 632 014e 1B78     		ldrb	r3, [r3]
 633 0150 DBB2     		uxtb	r3, r3
 634 0152 03F01003 		and	r3, r3, #16
 635 0156 DBB2     		uxtb	r3, r3
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 636              		.loc 1 378 0 discriminator 1
 637 0158 002B     		cmp	r3, #0
 638 015a 02D1     		bne	.L42
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 639              		.loc 1 382 0
 640 015c 0020     		movs	r0, #0
 641 015e FFF7FEFF 		bl	CyIMO_Start
 642              	.L42:
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 643              		.loc 1 386 0
 644 0162 564B     		ldr	r3, .L55+4
 645 0164 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 646 0166 1846     		mov	r0, r3
 647 0168 FFF7FEFF 		bl	CyIMO_SetSource
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 648              		.loc 1 389 0
 649 016c 534B     		ldr	r3, .L55+4
 650 016e 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 651 0170 012B     		cmp	r3, #1
 652 0172 01D1     		bne	.L43
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 653              		.loc 1 391 0
 654 0174 FFF7FEFF 		bl	CyIMO_EnableDoubler
 655              	.L43:
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 656              		.loc 1 395 0
 657 0178 504B     		ldr	r3, .L55+4
 658 017a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 659 017c 1A46     		mov	r2, r3
 660 017e 4FF04023 		mov	r3, #1073758208
 661 0182 1B78     		ldrb	r3, [r3]
 662 0184 DBB2     		uxtb	r3, r3
 663 0186 03F03003 		and	r3, r3, #48
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 20


 664 018a 9A42     		cmp	r2, r3
 665 018c 10D0     		beq	.L44
 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 666              		.loc 1 397 0
 667 018e 4FF04021 		mov	r1, #1073758208
 668 0192 4FF04023 		mov	r3, #1073758208
 669 0196 1B78     		ldrb	r3, [r3]
 670 0198 DBB2     		uxtb	r3, r3
 671 019a 5BB2     		sxtb	r3, r3
 672 019c 23F03003 		bic	r3, r3, #48
 673 01a0 5AB2     		sxtb	r2, r3
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 674              		.loc 1 398 0
 675 01a2 464B     		ldr	r3, .L55+4
 676 01a4 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 677              		.loc 1 397 0
 678 01a6 5BB2     		sxtb	r3, r3
 679 01a8 1343     		orrs	r3, r3, r2
 680 01aa 5BB2     		sxtb	r3, r3
 681 01ac DBB2     		uxtb	r3, r3
 682 01ae 0B70     		strb	r3, [r1]
 683              	.L44:
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 684              		.loc 1 403 0
 685 01b0 424B     		ldr	r3, .L55+4
 686 01b2 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 687 01b4 012B     		cmp	r3, #1
 688 01b6 26D1     		bne	.L45
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 689              		.loc 1 411 0
 690 01b8 1023     		movs	r3, #16
 691 01ba 3B61     		str	r3, [r7, #16]
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 692              		.loc 1 414 0
 693 01bc 0020     		movs	r0, #0
 694 01be FFF7FEFF 		bl	CyPLL_OUT_Start
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 695              		.loc 1 417 0
 696 01c2 5020     		movs	r0, #80
 697 01c4 FFF7FEFF 		bl	CyDelayUs
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 21


 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 698              		.loc 1 418 0
 699 01c8 434B     		ldr	r3, .L55+32
 700 01ca 1B78     		ldrb	r3, [r3]
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 701              		.loc 1 421 0
 702 01cc AB23     		movs	r3, #171
 703 01ce FB82     		strh	r3, [r7, #22]	@ movhi
 704 01d0 16E0     		b	.L46
 705              	.L49:
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 706              		.loc 1 423 0
 707 01d2 0120     		movs	r0, #1
 708 01d4 FFF7FEFF 		bl	CyDelayUs
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 709              		.loc 1 426 0
 710 01d8 3F4B     		ldr	r3, .L55+32
 711 01da 1B78     		ldrb	r3, [r3]
 712 01dc DBB2     		uxtb	r3, r3
 713 01de 03F00103 		and	r3, r3, #1
 714 01e2 002B     		cmp	r3, #0
 715 01e4 09D0     		beq	.L47
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 716              		.loc 1 427 0 discriminator 1
 717 01e6 3C4B     		ldr	r3, .L55+32
 718 01e8 1B78     		ldrb	r3, [r3]
 719 01ea DBB2     		uxtb	r3, r3
 720 01ec 03F00103 		and	r3, r3, #1
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 721              		.loc 1 426 0 discriminator 1
 722 01f0 002B     		cmp	r3, #0
 723 01f2 02D0     		beq	.L47
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 724              		.loc 1 429 0
 725 01f4 0023     		movs	r3, #0
 726 01f6 3B61     		str	r3, [r7, #16]
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
 727              		.loc 1 430 0
 728 01f8 05E0     		b	.L45
 729              	.L47:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 730              		.loc 1 421 0 discriminator 2
 731 01fa FB8A     		ldrh	r3, [r7, #22]
 732 01fc 013B     		subs	r3, r3, #1
 733 01fe FB82     		strh	r3, [r7, #22]	@ movhi
 734              	.L46:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 735              		.loc 1 421 0 is_stmt 0 discriminator 1
 736 0200 FB8A     		ldrh	r3, [r7, #22]
 737 0202 002B     		cmp	r3, #0
 738 0204 E5D1     		bne	.L49
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 22


 739              	.L45:
 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 740              		.loc 1 451 0 is_stmt 1
 741 0206 2D4B     		ldr	r3, .L55+4
 742 0208 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 743 020a 002B     		cmp	r3, #0
 744 020c 03D0     		beq	.L50
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 745              		.loc 1 452 0 discriminator 1
 746 020e 2B4B     		ldr	r3, .L55+4
 747 0210 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 748              		.loc 1 451 0 discriminator 1
 749 0212 012B     		cmp	r3, #1
 750 0214 10D1     		bne	.L51
 751              	.L50:
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 752              		.loc 1 455 0
 753 0216 2E4B     		ldr	r3, .L55+24
 754 0218 1B78     		ldrb	r3, [r3]
 755 021a DAB2     		uxtb	r2, r3
 756 021c 274B     		ldr	r3, .L55+4
 757 021e 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 758 0220 9A42     		cmp	r2, r3
 759 0222 04D0     		beq	.L52
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 760              		.loc 1 457 0
 761 0224 254B     		ldr	r3, .L55+4
 762 0226 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 763 0228 1846     		mov	r0, r3
 764 022a FFF7FEFF 		bl	CyMasterClk_SetDivider
 765              	.L52:
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 23


 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 766              		.loc 1 461 0
 767 022e 234B     		ldr	r3, .L55+4
 768 0230 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 769 0232 1846     		mov	r0, r3
 770 0234 FFF7FEFF 		bl	CyMasterClk_SetSource
 771              	.L51:
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 772              		.loc 1 465 0
 773 0238 204B     		ldr	r3, .L55+4
 774 023a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 775 023c 002B     		cmp	r3, #0
 776 023e 09D1     		bne	.L53
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 777              		.loc 1 466 0 discriminator 1
 778 0240 244B     		ldr	r3, .L55+28
 779 0242 1B78     		ldrb	r3, [r3]
 780 0244 DBB2     		uxtb	r3, r3
 781 0246 03F01003 		and	r3, r3, #16
 782 024a DBB2     		uxtb	r3, r3
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 783              		.loc 1 465 0 discriminator 1
 784 024c 002B     		cmp	r3, #0
 785 024e 01D0     		beq	.L53
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 786              		.loc 1 468 0
 787 0250 FFF7FEFF 		bl	CyIMO_Stop
 788              	.L53:
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 789              		.loc 1 472 0
 790 0254 214B     		ldr	r3, .L55+36
 791 0256 1B78     		ldrb	r3, [r3]
 792 0258 DBB2     		uxtb	r3, r3
 793 025a 9BB2     		uxth	r3, r3
 794 025c 1B02     		lsls	r3, r3, #8
 795 025e FB81     		strh	r3, [r7, #14]	@ movhi
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 796              		.loc 1 473 0
 797 0260 1F4B     		ldr	r3, .L55+40
 798 0262 1B78     		ldrb	r3, [r3]
 799 0264 DBB2     		uxtb	r3, r3
 800 0266 9AB2     		uxth	r2, r3
 801 0268 FB89     		ldrh	r3, [r7, #14]	@ movhi
 802 026a 1343     		orrs	r3, r3, r2
 803 026c FB81     		strh	r3, [r7, #14]	@ movhi
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 804              		.loc 1 474 0
 805 026e 134B     		ldr	r3, .L55+4
 806 0270 9B89     		ldrh	r3, [r3, #12]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 24


 807 0272 FA89     		ldrh	r2, [r7, #14]
 808 0274 9A42     		cmp	r2, r3
 809 0276 04D0     		beq	.L54
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 810              		.loc 1 476 0
 811 0278 104B     		ldr	r3, .L55+4
 812 027a 9B89     		ldrh	r3, [r3, #12]
 813 027c 1846     		mov	r0, r3
 814 027e FFF7FEFF 		bl	CyBusClk_SetDivider
 815              	.L54:
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 816              		.loc 1 480 0
 817 0282 1849     		ldr	r1, .L55+44
 818 0284 174B     		ldr	r3, .L55+44
 819 0286 1B78     		ldrb	r3, [r3]
 820 0288 DBB2     		uxtb	r3, r3
 821 028a 5BB2     		sxtb	r3, r3
 822 028c 03F03F03 		and	r3, r3, #63
 823 0290 5AB2     		sxtb	r2, r3
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 824              		.loc 1 481 0
 825 0292 0A4B     		ldr	r3, .L55+4
 826 0294 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 827              		.loc 1 480 0
 828 0296 5BB2     		sxtb	r3, r3
 829 0298 1343     		orrs	r3, r3, r2
 830 029a 5BB2     		sxtb	r3, r3
 831 029c DBB2     		uxtb	r3, r3
 832 029e 0B70     		strb	r3, [r1]
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 833              		.loc 1 484 0
 834 02a0 114B     		ldr	r3, .L55+48
 835 02a2 064A     		ldr	r2, .L55+4
 836 02a4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 837 02a6 1A70     		strb	r2, [r3]
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 838              		.loc 1 485 0
 839 02a8 104B     		ldr	r3, .L55+52
 840 02aa 044A     		ldr	r2, .L55+4
 841 02ac 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 842 02ae 1A70     		strb	r2, [r3]
 486:Generated_Source\PSoC5/cyPm.c **** }
 843              		.loc 1 486 0
 844 02b0 00BF     		nop
 845 02b2 1837     		adds	r7, r7, #24
 846              		.cfi_def_cfa_offset 8
 847 02b4 BD46     		mov	sp, r7
 848              		.cfi_def_cfa_register 13
 849              		@ sp needed
 850 02b6 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 25


 851              	.L56:
 852              		.align	2
 853              	.L55:
 854 02b8 08000000 		.word	.LC0
 855 02bc 30000000 		.word	cyPmClockBackup
 856 02c0 00420040 		.word	1073758720
 857 02c4 00000000 		.word	cyPmImoFreqReg2Mhz
 858 02c8 0B400040 		.word	1073758219
 859 02cc 10420040 		.word	1073758736
 860 02d0 04400040 		.word	1073758212
 861 02d4 A0430040 		.word	1073759136
 862 02d8 25420040 		.word	1073758757
 863 02dc 07400040 		.word	1073758215
 864 02e0 06400040 		.word	1073758214
 865 02e4 00480040 		.word	1073760256
 866 02e8 A1430040 		.word	1073759137
 867 02ec A2430040 		.word	1073759138
 868              		.cfi_endproc
 869              	.LFE1:
 870              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 871              		.section	.text.CyPmAltAct,"ax",%progbits
 872              		.align	2
 873              		.global	CyPmAltAct
 874              		.thumb
 875              		.thumb_func
 876              		.type	CyPmAltAct, %function
 877              	CyPmAltAct:
 878              	.LFB2:
 487:Generated_Source\PSoC5/cyPm.c **** 
 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 26


 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 27


 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
 879              		.loc 1 626 0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 28


 882              		@ frame_needed = 1, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 884 0000 80B4     		push	{r7}
 885              		.cfi_def_cfa_offset 4
 886              		.cfi_offset 7, -4
 887 0002 83B0     		sub	sp, sp, #12
 888              		.cfi_def_cfa_offset 16
 889 0004 00AF     		add	r7, sp, #0
 890              		.cfi_def_cfa_register 7
 891 0006 0346     		mov	r3, r0
 892 0008 0A46     		mov	r2, r1
 893 000a FB80     		strh	r3, [r7, #6]	@ movhi
 894 000c 1346     		mov	r3, r2	@ movhi
 895 000e BB80     		strh	r3, [r7, #4]	@ movhi
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 29


 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 896              		.loc 1 677 0
 897 0010 224B     		ldr	r3, .L58
 898 0012 1B78     		ldrb	r3, [r3]
 899 0014 DAB2     		uxtb	r2, r3
 900 0016 224B     		ldr	r3, .L58+4
 901 0018 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 902              		.loc 1 678 0
 903 001a 204A     		ldr	r2, .L58
 904 001c BB88     		ldrh	r3, [r7, #4]
 905 001e 1B09     		lsrs	r3, r3, #4
 906 0020 9BB2     		uxth	r3, r3
 907 0022 DBB2     		uxtb	r3, r3
 908 0024 1370     		strb	r3, [r2]
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 909              		.loc 1 681 0
 910 0026 1F4B     		ldr	r3, .L58+8
 911 0028 1B78     		ldrb	r3, [r3]
 912 002a DAB2     		uxtb	r2, r3
 913 002c 1C4B     		ldr	r3, .L58+4
 914 002e 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 915              		.loc 1 682 0
 916 0030 1C4A     		ldr	r2, .L58+8
 917 0032 BB88     		ldrh	r3, [r7, #4]	@ movhi
 918 0034 DBB2     		uxtb	r3, r3
 919 0036 03F00F03 		and	r3, r3, #15
 920 003a DBB2     		uxtb	r3, r3
 921 003c 1370     		strb	r3, [r2]
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 922              		.loc 1 685 0
 923 003e 1A4B     		ldr	r3, .L58+12
 924 0040 1B78     		ldrb	r3, [r3]
 925 0042 DAB2     		uxtb	r2, r3
 926 0044 164B     		ldr	r3, .L58+4
 927 0046 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 928              		.loc 1 686 0
 929 0048 174A     		ldr	r2, .L58+12
 930 004a BB88     		ldrh	r3, [r7, #4]
 931 004c 1B0B     		lsrs	r3, r3, #12
 932 004e 9BB2     		uxth	r3, r3
 933 0050 DBB2     		uxtb	r3, r3
 934 0052 03F00103 		and	r3, r3, #1
 935 0056 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 30


 936 0058 1370     		strb	r3, [r2]
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 937              		.loc 1 690 0
 938 005a 144A     		ldr	r2, .L58+16
 939 005c 134B     		ldr	r3, .L58+16
 940 005e 1B78     		ldrb	r3, [r3]
 941 0060 DBB2     		uxtb	r3, r3
 942 0062 23F00703 		bic	r3, r3, #7
 943 0066 DBB2     		uxtb	r3, r3
 944 0068 43F00103 		orr	r3, r3, #1
 945 006c DBB2     		uxtb	r3, r3
 946 006e 1370     		strb	r3, [r2]
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 947              		.loc 1 693 0
 948 0070 0E4B     		ldr	r3, .L58+16
 949 0072 1B78     		ldrb	r3, [r3]
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 950              		.loc 1 696 0
 951              		.syntax unified
 952              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 953 0074 00BF     		NOP
 954              	
 955              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 956              		.loc 1 697 0
 957              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 958 0076 00BF     		NOP
 959              	
 960              	@ 0 "" 2
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 961              		.loc 1 700 0
 962              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 963 0078 30BF     		WFI 
 964              	
 965              	@ 0 "" 2
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 966              		.loc 1 705 0
 967              		.thumb
 968              		.syntax unified
 969 007a 084B     		ldr	r3, .L58
 970 007c 084A     		ldr	r2, .L58+4
 971 007e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 972 0080 1A70     		strb	r2, [r3]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 31


 973              		.loc 1 706 0
 974 0082 084B     		ldr	r3, .L58+8
 975 0084 064A     		ldr	r2, .L58+4
 976 0086 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 977 0088 1A70     		strb	r2, [r3]
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 978              		.loc 1 707 0
 979 008a 074B     		ldr	r3, .L58+12
 980 008c 044A     		ldr	r2, .L58+4
 981 008e 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 982 0090 1A70     		strb	r2, [r3]
 708:Generated_Source\PSoC5/cyPm.c **** }
 983              		.loc 1 708 0
 984 0092 00BF     		nop
 985 0094 0C37     		adds	r7, r7, #12
 986              		.cfi_def_cfa_offset 4
 987 0096 BD46     		mov	sp, r7
 988              		.cfi_def_cfa_register 13
 989              		@ sp needed
 990 0098 80BC     		pop	{r7}
 991              		.cfi_restore 7
 992              		.cfi_def_cfa_offset 0
 993 009a 7047     		bx	lr
 994              	.L59:
 995              		.align	2
 996              	.L58:
 997 009c 98430040 		.word	1073759128
 998 00a0 00000000 		.word	cyPmBackup
 999 00a4 99430040 		.word	1073759129
 1000 00a8 9A430040 		.word	1073759130
 1001 00ac 93430040 		.word	1073759123
 1002              		.cfi_endproc
 1003              	.LFE2:
 1004              		.size	CyPmAltAct, .-CyPmAltAct
 1005              		.section	.text.CyPmSleep,"ax",%progbits
 1006              		.align	2
 1007              		.global	CyPmSleep
 1008              		.thumb
 1009              		.thumb_func
 1010              		.type	CyPmSleep, %function
 1011              	CyPmSleep:
 1012              	.LFB3:
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 32


 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 33


 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 1013              		.loc 1 825 0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 16
 1016              		@ frame_needed = 1, uses_anonymous_args = 0
 1017 0000 80B5     		push	{r7, lr}
 1018              		.cfi_def_cfa_offset 8
 1019              		.cfi_offset 7, -8
 1020              		.cfi_offset 14, -4
 1021 0002 84B0     		sub	sp, sp, #16
 1022              		.cfi_def_cfa_offset 24
 1023 0004 00AF     		add	r7, sp, #0
 1024              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 34


 1025 0006 0346     		mov	r3, r0
 1026 0008 0A46     		mov	r2, r1
 1027 000a FB71     		strb	r3, [r7, #7]
 1028 000c 1346     		mov	r3, r2	@ movhi
 1029 000e BB80     		strh	r3, [r7, #4]	@ movhi
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1030              		.loc 1 829 0
 1031 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1032 0014 0346     		mov	r3, r0
 1033 0016 FB73     		strb	r3, [r7, #15]
 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1034              		.loc 1 838 0
 1035 0018 4B4B     		ldr	r3, .L68
 1036 001a 1B78     		ldrb	r3, [r3]
 1037 001c DBB2     		uxtb	r3, r3
 1038 001e 03F00803 		and	r3, r3, #8
 1039 0022 002B     		cmp	r3, #0
 1040 0024 36D1     		bne	.L61
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1041              		.loc 1 841 0
 1042 0026 494A     		ldr	r2, .L68+4
 1043 0028 484B     		ldr	r3, .L68+4
 1044 002a 1B78     		ldrb	r3, [r3]
 1045 002c DBB2     		uxtb	r3, r3
 1046 002e 03F01F03 		and	r3, r3, #31
 1047 0032 DBB2     		uxtb	r3, r3
 1048 0034 1370     		strb	r3, [r2]
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 35


 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 36


 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1049              		.loc 1 920 0
 1050 0036 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1051              		.loc 1 951 0
 1052 003a 454B     		ldr	r3, .L68+8
 1053 003c 1B78     		ldrb	r3, [r3]
 1054 003e DAB2     		uxtb	r2, r3
 1055 0040 444B     		ldr	r3, .L68+12
 1056 0042 1A71     		strb	r2, [r3, #4]
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1057              		.loc 1 952 0
 1058 0044 424A     		ldr	r2, .L68+8
 1059 0046 BB88     		ldrh	r3, [r7, #4]
 1060 0048 1B09     		lsrs	r3, r3, #4
 1061 004a 9BB2     		uxth	r3, r3
 1062 004c DBB2     		uxtb	r3, r3
 1063 004e 1370     		strb	r3, [r2]
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1064              		.loc 1 955 0
 1065 0050 414B     		ldr	r3, .L68+16
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 37


 1066 0052 1B78     		ldrb	r3, [r3]
 1067 0054 DAB2     		uxtb	r2, r3
 1068 0056 3F4B     		ldr	r3, .L68+12
 1069 0058 5A71     		strb	r2, [r3, #5]
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1070              		.loc 1 956 0
 1071 005a 3F4A     		ldr	r2, .L68+16
 1072 005c BB88     		ldrh	r3, [r7, #4]	@ movhi
 1073 005e DBB2     		uxtb	r3, r3
 1074 0060 03F00F03 		and	r3, r3, #15
 1075 0064 DBB2     		uxtb	r3, r3
 1076 0066 1370     		strb	r3, [r2]
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1077              		.loc 1 959 0
 1078 0068 3C4B     		ldr	r3, .L68+20
 1079 006a 1B78     		ldrb	r3, [r3]
 1080 006c DAB2     		uxtb	r2, r3
 1081 006e 394B     		ldr	r3, .L68+12
 1082 0070 9A71     		strb	r2, [r3, #6]
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1083              		.loc 1 960 0
 1084 0072 3A4A     		ldr	r2, .L68+20
 1085 0074 BB88     		ldrh	r3, [r7, #4]
 1086 0076 1B0B     		lsrs	r3, r3, #12
 1087 0078 9BB2     		uxth	r3, r3
 1088 007a DBB2     		uxtb	r3, r3
 1089 007c 03F00103 		and	r3, r3, #1
 1090 0080 DBB2     		uxtb	r3, r3
 1091 0082 1370     		strb	r3, [r2]
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1092              		.loc 1 976 0
 1093 0084 364B     		ldr	r3, .L68+24
 1094 0086 1B78     		ldrb	r3, [r3]
 1095 0088 DBB2     		uxtb	r3, r3
 1096 008a 03F00703 		and	r3, r3, #7
 1097 008e 002B     		cmp	r3, #0
 1098 0090 0AD1     		bne	.L64
 1099 0092 04E0     		b	.L67
 1100              	.L61:
 848:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 38


 1101              		.loc 1 848 0
 1102 0094 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1103 0096 1846     		mov	r0, r3
 1104 0098 FFF7FEFF 		bl	CyExitCriticalSection
 850:Generated_Source\PSoC5/cyPm.c ****     }
 1105              		.loc 1 850 0
 1106 009c 50E0     		b	.L60
 1107              	.L67:
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1108              		.loc 1 979 0
 1109 009e 2D4B     		ldr	r3, .L68+12
 1110 00a0 0122     		movs	r2, #1
 1111 00a2 83F82E20 		strb	r2, [r3, #46]
 1112 00a6 14E0     		b	.L65
 1113              	.L64:
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1114              		.loc 1 984 0
 1115 00a8 2A4B     		ldr	r3, .L68+12
 1116 00aa 0022     		movs	r2, #0
 1117 00ac 83F82E20 		strb	r2, [r3, #46]
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1118              		.loc 1 987 0
 1119 00b0 2B4B     		ldr	r3, .L68+24
 1120 00b2 1B78     		ldrb	r3, [r3]
 1121 00b4 DBB2     		uxtb	r3, r3
 1122 00b6 03F00703 		and	r3, r3, #7
 1123 00ba DAB2     		uxtb	r2, r3
 1124 00bc 254B     		ldr	r3, .L68+12
 1125 00be 83F82D20 		strb	r2, [r3, #45]
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1126              		.loc 1 990 0
 1127 00c2 274A     		ldr	r2, .L68+24
 1128 00c4 264B     		ldr	r3, .L68+24
 1129 00c6 1B78     		ldrb	r3, [r3]
 1130 00c8 DBB2     		uxtb	r3, r3
 1131 00ca 23F00703 		bic	r3, r3, #7
 1132 00ce DBB2     		uxtb	r3, r3
 1133 00d0 1370     		strb	r3, [r2]
 1134              	.L65:
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1135              		.loc 1 994 0
 1136 00d2 1D4A     		ldr	r2, .L68
 1137 00d4 1C4B     		ldr	r3, .L68
 1138 00d6 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 39


 1139 00d8 DBB2     		uxtb	r3, r3
 1140 00da 23F00703 		bic	r3, r3, #7
 1141 00de DBB2     		uxtb	r3, r3
 1142 00e0 43F00303 		orr	r3, r3, #3
 1143 00e4 DBB2     		uxtb	r3, r3
 1144 00e6 1370     		strb	r3, [r2]
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1145              		.loc 1 997 0
 1146 00e8 174B     		ldr	r3, .L68
 1147 00ea 1B78     		ldrb	r3, [r3]
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1148              		.loc 1 1000 0
 1149              		.syntax unified
 1150              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1151 00ec 00BF     		NOP
 1152              	
 1153              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1154              		.loc 1 1001 0
 1155              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1156 00ee 00BF     		NOP
 1157              	
 1158              	@ 0 "" 2
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1159              		.loc 1 1004 0
 1160              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1161 00f0 30BF     		WFI 
 1162              	
 1163              	@ 0 "" 2
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1164              		.loc 1 1009 0
 1165              		.thumb
 1166              		.syntax unified
 1167 00f2 184B     		ldr	r3, .L68+12
 1168 00f4 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1169 00f8 012B     		cmp	r3, #1
 1170 00fa 0FD0     		beq	.L66
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1171              		.loc 1 1011 0
 1172 00fc 1849     		ldr	r1, .L68+24
 1173 00fe 184B     		ldr	r3, .L68+24
 1174 0100 1B78     		ldrb	r3, [r3]
 1175 0102 DBB2     		uxtb	r3, r3
 1176 0104 5BB2     		sxtb	r3, r3
 1177 0106 23F00703 		bic	r3, r3, #7
 1178 010a 5AB2     		sxtb	r2, r3
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 40


1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1179              		.loc 1 1012 0
 1180 010c 114B     		ldr	r3, .L68+12
 1181 010e 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1182              		.loc 1 1011 0
 1183 0112 5BB2     		sxtb	r3, r3
 1184 0114 1343     		orrs	r3, r3, r2
 1185 0116 5BB2     		sxtb	r3, r3
 1186 0118 DBB2     		uxtb	r3, r3
 1187 011a 0B70     		strb	r3, [r1]
 1188              	.L66:
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1189              		.loc 1 1029 0
 1190 011c FFF7FEFF 		bl	CyPmHibSlpRestore
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1191              		.loc 1 1051 0
 1192 0120 0B4B     		ldr	r3, .L68+8
 1193 0122 0C4A     		ldr	r2, .L68+12
 1194 0124 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 41


 1195 0126 1A70     		strb	r2, [r3]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1196              		.loc 1 1052 0
 1197 0128 0B4B     		ldr	r3, .L68+16
 1198 012a 0A4A     		ldr	r2, .L68+12
 1199 012c 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1200 012e 1A70     		strb	r2, [r3]
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1201              		.loc 1 1053 0
 1202 0130 0A4B     		ldr	r3, .L68+20
 1203 0132 084A     		ldr	r2, .L68+12
 1204 0134 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1205 0136 1A70     		strb	r2, [r3]
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1206              		.loc 1 1056 0
 1207 0138 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1208 013a 1846     		mov	r0, r3
 1209 013c FFF7FEFF 		bl	CyExitCriticalSection
 1210              	.L60:
1057:Generated_Source\PSoC5/cyPm.c **** }
 1211              		.loc 1 1057 0
 1212 0140 1037     		adds	r7, r7, #16
 1213              		.cfi_def_cfa_offset 8
 1214 0142 BD46     		mov	sp, r7
 1215              		.cfi_def_cfa_register 13
 1216              		@ sp needed
 1217 0144 80BD     		pop	{r7, pc}
 1218              	.L69:
 1219 0146 00BF     		.align	2
 1220              	.L68:
 1221 0148 93430040 		.word	1073759123
 1222 014c 83460040 		.word	1073759875
 1223 0150 98430040 		.word	1073759128
 1224 0154 00000000 		.word	cyPmBackup
 1225 0158 99430040 		.word	1073759129
 1226 015c 9A430040 		.word	1073759130
 1227 0160 00420040 		.word	1073758720
 1228              		.cfi_endproc
 1229              	.LFE3:
 1230              		.size	CyPmSleep, .-CyPmSleep
 1231              		.section	.text.CyPmHibernate,"ax",%progbits
 1232              		.align	2
 1233              		.global	CyPmHibernate
 1234              		.thumb
 1235              		.thumb_func
 1236              		.type	CyPmHibernate, %function
 1237              	CyPmHibernate:
 1238              	.LFB4:
1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 42


1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
 1239              		.loc 1 1096 0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 1, uses_anonymous_args = 0
 1243 0000 80B5     		push	{r7, lr}
 1244              		.cfi_def_cfa_offset 8
 1245              		.cfi_offset 7, -8
 1246              		.cfi_offset 14, -4
 1247 0002 00AF     		add	r7, sp, #0
 1248              		.cfi_def_cfa_register 7
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1249              		.loc 1 1097 0
 1250 0004 4020     		movs	r0, #64
 1251 0006 FFF7FEFF 		bl	CyPmHibernateEx
1098:Generated_Source\PSoC5/cyPm.c **** }
 1252              		.loc 1 1098 0
 1253 000a 00BF     		nop
 1254 000c 80BD     		pop	{r7, pc}
 1255              		.cfi_endproc
 1256              	.LFE4:
 1257              		.size	CyPmHibernate, .-CyPmHibernate
 1258 000e 00BF     		.section	.text.CyPmHibernateEx,"ax",%progbits
 1259              		.align	2
 1260              		.global	CyPmHibernateEx
 1261              		.thumb
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 43


 1262              		.thumb_func
 1263              		.type	CyPmHibernateEx, %function
 1264              	CyPmHibernateEx:
 1265              	.LFB5:
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 44


1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
 1266              		.loc 1 1157 0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 16
 1269              		@ frame_needed = 1, uses_anonymous_args = 0
 1270 0000 80B5     		push	{r7, lr}
 1271              		.cfi_def_cfa_offset 8
 1272              		.cfi_offset 7, -8
 1273              		.cfi_offset 14, -4
 1274 0002 84B0     		sub	sp, sp, #16
 1275              		.cfi_def_cfa_offset 24
 1276 0004 00AF     		add	r7, sp, #0
 1277              		.cfi_def_cfa_register 7
 1278 0006 0346     		mov	r3, r0
 1279 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1280              		.loc 1 1161 0
 1281 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1282 000e 0346     		mov	r3, r0
 1283 0010 FB73     		strb	r3, [r7, #15]
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1284              		.loc 1 1169 0
 1285 0012 4A4B     		ldr	r3, .L79
 1286 0014 1B78     		ldrb	r3, [r3]
 1287 0016 DBB2     		uxtb	r3, r3
 1288 0018 03F00803 		and	r3, r3, #8
 1289 001c 002B     		cmp	r3, #0
 1290 001e 33D1     		bne	.L72
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1291              		.loc 1 1172 0
 1292 0020 474A     		ldr	r2, .L79+4
 1293 0022 474B     		ldr	r3, .L79+4
 1294 0024 1B78     		ldrb	r3, [r3]
 1295 0026 DBB2     		uxtb	r3, r3
 1296 0028 03F01F03 		and	r3, r3, #31
 1297 002c DBB2     		uxtb	r3, r3
 1298 002e 1370     		strb	r3, [r2]
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 45


1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1299              		.loc 1 1184 0
 1300 0030 FFF7FEFF 		bl	CyPmHibSaveSet
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1301              		.loc 1 1190 0
 1302 0034 434B     		ldr	r3, .L79+8
 1303 0036 1B78     		ldrb	r3, [r3]
 1304 0038 DAB2     		uxtb	r2, r3
 1305 003a 434B     		ldr	r3, .L79+12
 1306 003c 1A71     		strb	r2, [r3, #4]
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1307              		.loc 1 1191 0
 1308 003e 414A     		ldr	r2, .L79+8
 1309 0040 FB88     		ldrh	r3, [r7, #6]
 1310 0042 1B09     		lsrs	r3, r3, #4
 1311 0044 9BB2     		uxth	r3, r3
 1312 0046 DBB2     		uxtb	r3, r3
 1313 0048 03F00403 		and	r3, r3, #4
 1314 004c DBB2     		uxtb	r3, r3
 1315 004e 1370     		strb	r3, [r2]
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1316              		.loc 1 1194 0
 1317 0050 3E4B     		ldr	r3, .L79+16
 1318 0052 1B78     		ldrb	r3, [r3]
 1319 0054 DAB2     		uxtb	r2, r3
 1320 0056 3C4B     		ldr	r3, .L79+12
 1321 0058 5A71     		strb	r2, [r3, #5]
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1322              		.loc 1 1195 0
 1323 005a 3C4A     		ldr	r2, .L79+16
 1324 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1325 005e DBB2     		uxtb	r3, r3
 1326 0060 03F00F03 		and	r3, r3, #15
 1327 0064 DBB2     		uxtb	r3, r3
 1328 0066 1370     		strb	r3, [r2]
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1329              		.loc 1 1197 0
 1330 0068 394B     		ldr	r3, .L79+20
 1331 006a 1B78     		ldrb	r3, [r3]
 1332 006c DAB2     		uxtb	r2, r3
 1333 006e 364B     		ldr	r3, .L79+12
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 46


 1334 0070 9A71     		strb	r2, [r3, #6]
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1335              		.loc 1 1198 0
 1336 0072 374B     		ldr	r3, .L79+20
 1337 0074 0022     		movs	r2, #0
 1338 0076 1A70     		strb	r2, [r3]
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1339              		.loc 1 1202 0
 1340 0078 364B     		ldr	r3, .L79+24
 1341 007a 1B78     		ldrb	r3, [r3]
 1342 007c DBB2     		uxtb	r3, r3
 1343 007e 03F00703 		and	r3, r3, #7
 1344 0082 002B     		cmp	r3, #0
 1345 0084 0AD1     		bne	.L75
 1346 0086 04E0     		b	.L78
 1347              	.L72:
1179:Generated_Source\PSoC5/cyPm.c **** 
 1348              		.loc 1 1179 0
 1349 0088 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1350 008a 1846     		mov	r0, r3
 1351 008c FFF7FEFF 		bl	CyExitCriticalSection
1181:Generated_Source\PSoC5/cyPm.c ****         }
 1352              		.loc 1 1181 0
 1353 0090 50E0     		b	.L71
 1354              	.L78:
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1355              		.loc 1 1205 0
 1356 0092 2D4B     		ldr	r3, .L79+12
 1357 0094 0122     		movs	r2, #1
 1358 0096 83F82E20 		strb	r2, [r3, #46]
 1359 009a 14E0     		b	.L76
 1360              	.L75:
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1361              		.loc 1 1210 0
 1362 009c 2A4B     		ldr	r3, .L79+12
 1363 009e 0022     		movs	r2, #0
 1364 00a0 83F82E20 		strb	r2, [r3, #46]
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1365              		.loc 1 1213 0
 1366 00a4 2B4B     		ldr	r3, .L79+24
 1367 00a6 1B78     		ldrb	r3, [r3]
 1368 00a8 DBB2     		uxtb	r3, r3
 1369 00aa 03F00703 		and	r3, r3, #7
 1370 00ae DAB2     		uxtb	r2, r3
 1371 00b0 254B     		ldr	r3, .L79+12
 1372 00b2 83F82D20 		strb	r2, [r3, #45]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 47


1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1373              		.loc 1 1216 0
 1374 00b6 274A     		ldr	r2, .L79+24
 1375 00b8 264B     		ldr	r3, .L79+24
 1376 00ba 1B78     		ldrb	r3, [r3]
 1377 00bc DBB2     		uxtb	r3, r3
 1378 00be 23F00703 		bic	r3, r3, #7
 1379 00c2 DBB2     		uxtb	r3, r3
 1380 00c4 1370     		strb	r3, [r2]
 1381              	.L76:
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1382              		.loc 1 1221 0
 1383 00c6 1D4A     		ldr	r2, .L79
 1384 00c8 1C4B     		ldr	r3, .L79
 1385 00ca 1B78     		ldrb	r3, [r3]
 1386 00cc DBB2     		uxtb	r3, r3
 1387 00ce 23F00703 		bic	r3, r3, #7
 1388 00d2 DBB2     		uxtb	r3, r3
 1389 00d4 43F00403 		orr	r3, r3, #4
 1390 00d8 DBB2     		uxtb	r3, r3
 1391 00da 1370     		strb	r3, [r2]
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1392              		.loc 1 1224 0
 1393 00dc 174B     		ldr	r3, .L79
 1394 00de 1B78     		ldrb	r3, [r3]
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1395              		.loc 1 1227 0
 1396              		.syntax unified
 1397              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1398 00e0 00BF     		NOP
 1399              	
 1400              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1401              		.loc 1 1228 0
 1402              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1403 00e2 00BF     		NOP
 1404              	
 1405              	@ 0 "" 2
1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1406              		.loc 1 1231 0
 1407              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1408 00e4 30BF     		WFI 
 1409              	
 1410              	@ 0 "" 2
1232:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 48


1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1411              		.loc 1 1238 0
 1412              		.thumb
 1413              		.syntax unified
 1414 00e6 184B     		ldr	r3, .L79+12
 1415 00e8 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1416 00ec 012B     		cmp	r3, #1
 1417 00ee 0FD0     		beq	.L77
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1418              		.loc 1 1240 0
 1419 00f0 1849     		ldr	r1, .L79+24
 1420 00f2 184B     		ldr	r3, .L79+24
 1421 00f4 1B78     		ldrb	r3, [r3]
 1422 00f6 DBB2     		uxtb	r3, r3
 1423 00f8 5BB2     		sxtb	r3, r3
 1424 00fa 23F00703 		bic	r3, r3, #7
 1425 00fe 5AB2     		sxtb	r2, r3
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1426              		.loc 1 1241 0
 1427 0100 114B     		ldr	r3, .L79+12
 1428 0102 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1429              		.loc 1 1240 0
 1430 0106 5BB2     		sxtb	r3, r3
 1431 0108 1343     		orrs	r3, r3, r2
 1432 010a 5BB2     		sxtb	r3, r3
 1433 010c DBB2     		uxtb	r3, r3
 1434 010e 0B70     		strb	r3, [r1]
 1435              	.L77:
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1436              		.loc 1 1246 0
 1437 0110 FFF7FEFF 		bl	CyPmHibRestore
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1438              		.loc 1 1249 0
 1439 0114 0B4B     		ldr	r3, .L79+8
 1440 0116 0C4A     		ldr	r2, .L79+12
 1441 0118 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1442 011a 1A70     		strb	r2, [r3]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1443              		.loc 1 1250 0
 1444 011c 0B4B     		ldr	r3, .L79+16
 1445 011e 0A4A     		ldr	r2, .L79+12
 1446 0120 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1447 0122 1A70     		strb	r2, [r3]
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 49


 1448              		.loc 1 1251 0
 1449 0124 0A4B     		ldr	r3, .L79+20
 1450 0126 084A     		ldr	r2, .L79+12
 1451 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1452 012a 1A70     		strb	r2, [r3]
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1453              		.loc 1 1254 0
 1454 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1455 012e 1846     		mov	r0, r3
 1456 0130 FFF7FEFF 		bl	CyExitCriticalSection
 1457              	.L71:
1255:Generated_Source\PSoC5/cyPm.c **** }
 1458              		.loc 1 1255 0
 1459 0134 1037     		adds	r7, r7, #16
 1460              		.cfi_def_cfa_offset 8
 1461 0136 BD46     		mov	sp, r7
 1462              		.cfi_def_cfa_register 13
 1463              		@ sp needed
 1464 0138 80BD     		pop	{r7, pc}
 1465              	.L80:
 1466 013a 00BF     		.align	2
 1467              	.L79:
 1468 013c 93430040 		.word	1073759123
 1469 0140 83460040 		.word	1073759875
 1470 0144 98430040 		.word	1073759128
 1471 0148 00000000 		.word	cyPmBackup
 1472 014c 99430040 		.word	1073759129
 1473 0150 9A430040 		.word	1073759130
 1474 0154 00420040 		.word	1073758720
 1475              		.cfi_endproc
 1476              	.LFE5:
 1477              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1478              		.section	.text.CyPmReadStatus,"ax",%progbits
 1479              		.align	2
 1480              		.global	CyPmReadStatus
 1481              		.thumb
 1482              		.thumb_func
 1483              		.type	CyPmReadStatus, %function
 1484              	CyPmReadStatus:
 1485              	.LFB6:
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 50


1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1286:Generated_Source\PSoC5/cyPm.c **** {
 1486              		.loc 1 1286 0
 1487              		.cfi_startproc
 1488              		@ args = 0, pretend = 0, frame = 16
 1489              		@ frame_needed = 1, uses_anonymous_args = 0
 1490 0000 80B5     		push	{r7, lr}
 1491              		.cfi_def_cfa_offset 8
 1492              		.cfi_offset 7, -8
 1493              		.cfi_offset 14, -4
 1494 0002 84B0     		sub	sp, sp, #16
 1495              		.cfi_def_cfa_offset 24
 1496 0004 00AF     		add	r7, sp, #0
 1497              		.cfi_def_cfa_register 7
 1498 0006 0346     		mov	r3, r0
 1499 0008 FB71     		strb	r3, [r7, #7]
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1500              		.loc 1 1292 0
 1501 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1502 000e 0346     		mov	r3, r0
 1503 0010 FB73     		strb	r3, [r7, #15]
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1504              		.loc 1 1295 0
 1505 0012 104B     		ldr	r3, .L83
 1506 0014 1B78     		ldrb	r3, [r3]
 1507 0016 DAB2     		uxtb	r2, r3
 1508 0018 0F4B     		ldr	r3, .L83+4
 1509 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1510 001c 1343     		orrs	r3, r3, r2
 1511 001e DAB2     		uxtb	r2, r3
 1512 0020 0D4B     		ldr	r3, .L83+4
 1513 0022 1A70     		strb	r2, [r3]
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1514              		.loc 1 1296 0
 1515 0024 0C4B     		ldr	r3, .L83+4
 1516 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 51


 1517 0028 03F00703 		and	r3, r3, #7
 1518 002c BB73     		strb	r3, [r7, #14]
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1519              		.loc 1 1297 0
 1520 002e FB79     		ldrb	r3, [r7, #7]
 1521 0030 DB43     		mvns	r3, r3
 1522 0032 DAB2     		uxtb	r2, r3
 1523 0034 084B     		ldr	r3, .L83+4
 1524 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1525 0038 1340     		ands	r3, r3, r2
 1526 003a DAB2     		uxtb	r2, r3
 1527 003c 064B     		ldr	r3, .L83+4
 1528 003e 1A70     		strb	r2, [r3]
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1529              		.loc 1 1300 0
 1530 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1531 0042 1846     		mov	r0, r3
 1532 0044 FFF7FEFF 		bl	CyExitCriticalSection
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1533              		.loc 1 1302 0
 1534 0048 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1303:Generated_Source\PSoC5/cyPm.c **** }
 1535              		.loc 1 1303 0
 1536 004a 1846     		mov	r0, r3
 1537 004c 1037     		adds	r7, r7, #16
 1538              		.cfi_def_cfa_offset 8
 1539 004e BD46     		mov	sp, r7
 1540              		.cfi_def_cfa_register 13
 1541              		@ sp needed
 1542 0050 80BD     		pop	{r7, pc}
 1543              	.L84:
 1544 0052 00BF     		.align	2
 1545              	.L83:
 1546 0054 90430040 		.word	1073759120
 1547 0058 42000000 		.word	interruptStatus.4985
 1548              		.cfi_endproc
 1549              	.LFE6:
 1550              		.size	CyPmReadStatus, .-CyPmReadStatus
 1551              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1552              		.align	2
 1553              		.thumb
 1554              		.thumb_func
 1555              		.type	CyPmHibSaveSet, %function
 1556              	CyPmHibSaveSet:
 1557              	.LFB7:
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 52


1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
 1558              		.loc 1 1323 0
 1559              		.cfi_startproc
 1560              		@ args = 0, pretend = 0, frame = 0
 1561              		@ frame_needed = 1, uses_anonymous_args = 0
 1562 0000 80B5     		push	{r7, lr}
 1563              		.cfi_def_cfa_offset 8
 1564              		.cfi_offset 7, -8
 1565              		.cfi_offset 14, -4
 1566 0002 00AF     		add	r7, sp, #0
 1567              		.cfi_def_cfa_register 7
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1568              		.loc 1 1325 0
 1569 0004 314B     		ldr	r3, .L89
 1570 0006 1B78     		ldrb	r3, [r3]
 1571 0008 DBB2     		uxtb	r3, r3
 1572 000a 03F00403 		and	r3, r3, #4
 1573 000e 002B     		cmp	r3, #0
 1574 0010 07D0     		beq	.L86
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1575              		.loc 1 1339 0
 1576 0012 2E4A     		ldr	r2, .L89
 1577 0014 2D4B     		ldr	r3, .L89
 1578 0016 1B78     		ldrb	r3, [r3]
 1579 0018 DBB2     		uxtb	r3, r3
 1580 001a 23F00403 		bic	r3, r3, #4
 1581 001e DBB2     		uxtb	r3, r3
 1582 0020 1370     		strb	r3, [r2]
 1583              	.L86:
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 53


1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1584              		.loc 1 1344 0
 1585 0022 0120     		movs	r0, #1
 1586 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1587 0028 0346     		mov	r3, r0
 1588 002a 1A46     		mov	r2, r3
 1589 002c 284B     		ldr	r3, .L89+4
 1590 002e 1A70     		strb	r2, [r3]
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1591              		.loc 1 1347 0
 1592 0030 284B     		ldr	r3, .L89+8
 1593 0032 1B78     		ldrb	r3, [r3]
 1594 0034 DBB2     		uxtb	r3, r3
 1595 0036 03F00203 		and	r3, r3, #2
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1596              		.loc 1 1348 0
 1597 003a 002B     		cmp	r3, #0
 1598 003c 14BF     		ite	ne
 1599 003e 0123     		movne	r3, #1
 1600 0040 0023     		moveq	r3, #0
 1601 0042 DBB2     		uxtb	r3, r3
 1602 0044 1A46     		mov	r2, r3
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1603              		.loc 1 1347 0
 1604 0046 224B     		ldr	r3, .L89+4
 1605 0048 5A70     		strb	r2, [r3, #1]
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1606              		.loc 1 1351 0
 1607 004a 224B     		ldr	r3, .L89+8
 1608 004c 1B78     		ldrb	r3, [r3]
 1609 004e DBB2     		uxtb	r3, r3
 1610 0050 03F00403 		and	r3, r3, #4
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1611              		.loc 1 1352 0
 1612 0054 002B     		cmp	r3, #0
 1613 0056 14BF     		ite	ne
 1614 0058 0123     		movne	r3, #1
 1615 005a 0023     		moveq	r3, #0
 1616 005c DBB2     		uxtb	r3, r3
 1617 005e 1A46     		mov	r2, r3
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1618              		.loc 1 1351 0
 1619 0060 1B4B     		ldr	r3, .L89+4
 1620 0062 9A70     		strb	r2, [r3, #2]
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1621              		.loc 1 1356 0
 1622 0064 1C4B     		ldr	r3, .L89+12
 1623 0066 1B78     		ldrb	r3, [r3]
 1624 0068 DBB2     		uxtb	r3, r3
 1625 006a 03F01003 		and	r3, r3, #16
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 54


 1626 006e 002B     		cmp	r3, #0
 1627 0070 0BD1     		bne	.L87
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1628              		.loc 1 1359 0
 1629 0072 174B     		ldr	r3, .L89+4
 1630 0074 0022     		movs	r2, #0
 1631 0076 DA70     		strb	r2, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1632              		.loc 1 1360 0
 1633 0078 174A     		ldr	r2, .L89+12
 1634 007a 174B     		ldr	r3, .L89+12
 1635 007c 1B78     		ldrb	r3, [r3]
 1636 007e DBB2     		uxtb	r3, r3
 1637 0080 43F01003 		orr	r3, r3, #16
 1638 0084 DBB2     		uxtb	r3, r3
 1639 0086 1370     		strb	r3, [r2]
 1640 0088 02E0     		b	.L88
 1641              	.L87:
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1642              		.loc 1 1364 0
 1643 008a 114B     		ldr	r3, .L89+4
 1644 008c 0122     		movs	r2, #1
 1645 008e DA70     		strb	r2, [r3, #3]
 1646              	.L88:
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1647              		.loc 1 1375 0
 1648 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1649              		.loc 1 1379 0
 1650 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1651              		.loc 1 1385 0
 1652 0098 104B     		ldr	r3, .L89+16
 1653 009a 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 55


 1654 009c DAB2     		uxtb	r2, r3
 1655 009e 0C4B     		ldr	r3, .L89+4
 1656 00a0 DA71     		strb	r2, [r3, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1657              		.loc 1 1386 0
 1658 00a2 0F4B     		ldr	r3, .L89+20
 1659 00a4 1B78     		ldrb	r3, [r3]
 1660 00a6 DAB2     		uxtb	r2, r3
 1661 00a8 094B     		ldr	r3, .L89+4
 1662 00aa 1A72     		strb	r2, [r3, #8]
1387:Generated_Source\PSoC5/cyPm.c ****     
1388:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1389:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.wakeupTrim3 = CY_PM_PWRSYS_WAKE_TR3_REG;
 1663              		.loc 1 1389 0
 1664 00ac 0D4B     		ldr	r3, .L89+24
 1665 00ae 1B78     		ldrb	r3, [r3]
 1666 00b0 DAB2     		uxtb	r2, r3
 1667 00b2 074B     		ldr	r3, .L89+4
 1668 00b4 5A72     		strb	r2, [r3, #9]
1390:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1669              		.loc 1 1392 0
 1670 00b6 094B     		ldr	r3, .L89+16
 1671 00b8 FF22     		movs	r2, #255
 1672 00ba 1A70     		strb	r2, [r3]
1393:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1673              		.loc 1 1393 0
 1674 00bc 084B     		ldr	r3, .L89+20
 1675 00be B022     		movs	r2, #176
 1676 00c0 1A70     		strb	r2, [r3]
1394:Generated_Source\PSoC5/cyPm.c ****     
1395:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1396:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = CY_PM_PWRSYS_WAKE_TR3;
 1677              		.loc 1 1396 0
 1678 00c2 084B     		ldr	r3, .L89+24
 1679 00c4 FF22     		movs	r2, #255
 1680 00c6 1A70     		strb	r2, [r3]
1397:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1398:Generated_Source\PSoC5/cyPm.c **** }
 1681              		.loc 1 1398 0
 1682 00c8 00BF     		nop
 1683 00ca 80BD     		pop	{r7, pc}
 1684              	.L90:
 1685              		.align	2
 1686              	.L89:
 1687 00cc 31430040 		.word	1073759025
 1688 00d0 00000000 		.word	cyPmBackup
 1689 00d4 00430040 		.word	1073758976
 1690 00d8 83460040 		.word	1073759875
 1691 00dc 85460040 		.word	1073759877
 1692 00e0 86460040 		.word	1073759878
 1693 00e4 8A460040 		.word	1073759882
 1694              		.cfi_endproc
 1695              	.LFE7:
 1696              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1697              		.section	.text.CyPmHibRestore,"ax",%progbits
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 56


 1698              		.align	2
 1699              		.thumb
 1700              		.thumb_func
 1701              		.type	CyPmHibRestore, %function
 1702              	CyPmHibRestore:
 1703              	.LFB8:
1399:Generated_Source\PSoC5/cyPm.c **** 
1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1402:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1403:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1404:Generated_Source\PSoC5/cyPm.c **** *
1405:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1406:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1407:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1408:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1409:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1410:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1411:Generated_Source\PSoC5/cyPm.c **** *
1412:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1413:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1414:Generated_Source\PSoC5/cyPm.c **** {
 1704              		.loc 1 1414 0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 0
 1707              		@ frame_needed = 1, uses_anonymous_args = 0
 1708 0000 80B5     		push	{r7, lr}
 1709              		.cfi_def_cfa_offset 8
 1710              		.cfi_offset 7, -8
 1711              		.cfi_offset 14, -4
 1712 0002 00AF     		add	r7, sp, #0
 1713              		.cfi_def_cfa_register 7
1415:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1416:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1714              		.loc 1 1416 0
 1715 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1417:Generated_Source\PSoC5/cyPm.c **** 
1418:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1419:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1716              		.loc 1 1419 0
 1717 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1420:Generated_Source\PSoC5/cyPm.c **** 
1421:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1422:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1718              		.loc 1 1422 0
 1719 000c 154B     		ldr	r3, .L95
 1720 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1721 0010 012B     		cmp	r3, #1
 1722 0012 01D1     		bne	.L92
1423:Generated_Source\PSoC5/cyPm.c ****     {
1424:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1425:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1723              		.loc 1 1425 0
 1724 0014 FFF7FEFF 		bl	CyILO_Start1K
 1725              	.L92:
1426:Generated_Source\PSoC5/cyPm.c ****     }
1427:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 57


1428:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1429:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1726              		.loc 1 1429 0
 1727 0018 124B     		ldr	r3, .L95
 1728 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1729 001c 012B     		cmp	r3, #1
 1730 001e 01D1     		bne	.L93
1430:Generated_Source\PSoC5/cyPm.c ****     {
1431:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1432:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1731              		.loc 1 1432 0
 1732 0020 FFF7FEFF 		bl	CyILO_Start100K
 1733              	.L93:
1433:Generated_Source\PSoC5/cyPm.c ****     }
1434:Generated_Source\PSoC5/cyPm.c **** 
1435:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1436:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1734              		.loc 1 1436 0
 1735 0024 0F4B     		ldr	r3, .L95
 1736 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1737 0028 1846     		mov	r0, r3
 1738 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c **** 
1439:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1739              		.loc 1 1439 0
 1740 002e 0D4B     		ldr	r3, .L95
 1741 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1742 0032 002B     		cmp	r3, #0
 1743 0034 07D1     		bne	.L94
1440:Generated_Source\PSoC5/cyPm.c ****     {
1441:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1442:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1744              		.loc 1 1442 0
 1745 0036 0C4A     		ldr	r2, .L95+4
 1746 0038 0B4B     		ldr	r3, .L95+4
 1747 003a 1B78     		ldrb	r3, [r3]
 1748 003c DBB2     		uxtb	r3, r3
 1749 003e 23F01003 		bic	r3, r3, #16
 1750 0042 DBB2     		uxtb	r3, r3
 1751 0044 1370     		strb	r3, [r2]
 1752              	.L94:
1443:Generated_Source\PSoC5/cyPm.c ****     }
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1447:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1448:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1753              		.loc 1 1449 0
 1754 0046 094B     		ldr	r3, .L95+8
 1755 0048 064A     		ldr	r2, .L95
 1756 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1757 004c 1A70     		strb	r2, [r3]
1450:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1758              		.loc 1 1450 0
 1759 004e 084B     		ldr	r3, .L95+12
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 58


 1760 0050 044A     		ldr	r2, .L95
 1761 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1762 0054 1A70     		strb	r2, [r3]
1451:Generated_Source\PSoC5/cyPm.c **** 
1452:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1453:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = cyPmBackup.wakeupTrim3;
 1763              		.loc 1 1453 0
 1764 0056 074B     		ldr	r3, .L95+16
 1765 0058 024A     		ldr	r2, .L95
 1766 005a 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 1767 005c 1A70     		strb	r2, [r3]
1454:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1455:Generated_Source\PSoC5/cyPm.c **** }
 1768              		.loc 1 1455 0
 1769 005e 00BF     		nop
 1770 0060 80BD     		pop	{r7, pc}
 1771              	.L96:
 1772 0062 00BF     		.align	2
 1773              	.L95:
 1774 0064 00000000 		.word	cyPmBackup
 1775 0068 83460040 		.word	1073759875
 1776 006c 85460040 		.word	1073759877
 1777 0070 86460040 		.word	1073759878
 1778 0074 8A460040 		.word	1073759882
 1779              		.cfi_endproc
 1780              	.LFE8:
 1781              		.size	CyPmHibRestore, .-CyPmHibRestore
 1782              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1783              		.align	2
 1784              		.global	CyPmCtwSetInterval
 1785              		.thumb
 1786              		.thumb_func
 1787              		.type	CyPmCtwSetInterval, %function
 1788              	CyPmCtwSetInterval:
 1789              	.LFB9:
1456:Generated_Source\PSoC5/cyPm.c **** 
1457:Generated_Source\PSoC5/cyPm.c **** 
1458:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1459:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1460:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1461:Generated_Source\PSoC5/cyPm.c **** *
1462:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1463:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1464:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1465:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1466:Generated_Source\PSoC5/cyPm.c **** *
1467:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1468:Generated_Source\PSoC5/cyPm.c **** *
1469:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1470:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1471:Generated_Source\PSoC5/cyPm.c **** *
1472:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1473:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1474:Generated_Source\PSoC5/cyPm.c **** {
 1790              		.loc 1 1474 0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 59


 1793              		@ frame_needed = 1, uses_anonymous_args = 0
 1794 0000 80B5     		push	{r7, lr}
 1795              		.cfi_def_cfa_offset 8
 1796              		.cfi_offset 7, -8
 1797              		.cfi_offset 14, -4
 1798 0002 82B0     		sub	sp, sp, #8
 1799              		.cfi_def_cfa_offset 16
 1800 0004 00AF     		add	r7, sp, #0
 1801              		.cfi_def_cfa_register 7
 1802 0006 0346     		mov	r3, r0
 1803 0008 FB71     		strb	r3, [r7, #7]
1475:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1476:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1804              		.loc 1 1476 0
 1805 000a 204A     		ldr	r2, .L103
 1806 000c 1F4B     		ldr	r3, .L103
 1807 000e 1B78     		ldrb	r3, [r3]
 1808 0010 DBB2     		uxtb	r3, r3
 1809 0012 23F00803 		bic	r3, r3, #8
 1810 0016 DBB2     		uxtb	r3, r3
 1811 0018 1370     		strb	r3, [r2]
1477:Generated_Source\PSoC5/cyPm.c **** 
1478:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1479:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1812              		.loc 1 1479 0
 1813 001a FFF7FEFF 		bl	CyILO_Start1K
1480:Generated_Source\PSoC5/cyPm.c **** 
1481:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1482:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1814              		.loc 1 1482 0
 1815 001e 1B4B     		ldr	r3, .L103
 1816 0020 1B78     		ldrb	r3, [r3]
 1817 0022 DBB2     		uxtb	r3, r3
 1818 0024 03F00403 		and	r3, r3, #4
 1819 0028 002B     		cmp	r3, #0
 1820 002a 19D0     		beq	.L98
1483:Generated_Source\PSoC5/cyPm.c ****     {
1484:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1485:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1821              		.loc 1 1485 0
 1822 002c 184B     		ldr	r3, .L103+4
 1823 002e 1B78     		ldrb	r3, [r3]
 1824 0030 DBB2     		uxtb	r3, r3
 1825 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1826 0034 9A42     		cmp	r2, r3
 1827 0036 24D0     		beq	.L102
1486:Generated_Source\PSoC5/cyPm.c ****         {
1487:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1828              		.loc 1 1488 0
 1829 0038 144A     		ldr	r2, .L103
 1830 003a 144B     		ldr	r3, .L103
 1831 003c 1B78     		ldrb	r3, [r3]
 1832 003e DBB2     		uxtb	r3, r3
 1833 0040 23F00403 		bic	r3, r3, #4
 1834 0044 DBB2     		uxtb	r3, r3
 1835 0046 1370     		strb	r3, [r2]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 60


1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1836              		.loc 1 1489 0
 1837 0048 114A     		ldr	r2, .L103+4
 1838 004a FB79     		ldrb	r3, [r7, #7]
 1839 004c 1370     		strb	r3, [r2]
1490:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1840              		.loc 1 1490 0
 1841 004e 0F4A     		ldr	r2, .L103
 1842 0050 0E4B     		ldr	r3, .L103
 1843 0052 1B78     		ldrb	r3, [r3]
 1844 0054 DBB2     		uxtb	r3, r3
 1845 0056 43F00403 		orr	r3, r3, #4
 1846 005a DBB2     		uxtb	r3, r3
 1847 005c 1370     		strb	r3, [r2]
1491:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c ****     else
1494:Generated_Source\PSoC5/cyPm.c ****     {
1495:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1496:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1497:Generated_Source\PSoC5/cyPm.c ****         {
1498:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1499:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1500:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1501:Generated_Source\PSoC5/cyPm.c **** 
1502:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1503:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1504:Generated_Source\PSoC5/cyPm.c ****     }
1505:Generated_Source\PSoC5/cyPm.c **** }
 1848              		.loc 1 1505 0
 1849 005e 10E0     		b	.L102
 1850              	.L98:
1496:Generated_Source\PSoC5/cyPm.c ****         {
 1851              		.loc 1 1496 0
 1852 0060 0B4B     		ldr	r3, .L103+4
 1853 0062 1B78     		ldrb	r3, [r3]
 1854 0064 DBB2     		uxtb	r3, r3
 1855 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1856 0068 9A42     		cmp	r2, r3
 1857 006a 02D0     		beq	.L101
1499:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1858              		.loc 1 1499 0
 1859 006c 084A     		ldr	r2, .L103+4
 1860 006e FB79     		ldrb	r3, [r7, #7]
 1861 0070 1370     		strb	r3, [r2]
 1862              	.L101:
1503:Generated_Source\PSoC5/cyPm.c ****     }
 1863              		.loc 1 1503 0
 1864 0072 064A     		ldr	r2, .L103
 1865 0074 054B     		ldr	r3, .L103
 1866 0076 1B78     		ldrb	r3, [r3]
 1867 0078 DBB2     		uxtb	r3, r3
 1868 007a 43F00403 		orr	r3, r3, #4
 1869 007e DBB2     		uxtb	r3, r3
 1870 0080 1370     		strb	r3, [r2]
 1871              	.L102:
 1872              		.loc 1 1505 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 61


 1873 0082 00BF     		nop
 1874 0084 0837     		adds	r7, r7, #8
 1875              		.cfi_def_cfa_offset 8
 1876 0086 BD46     		mov	sp, r7
 1877              		.cfi_def_cfa_register 13
 1878              		@ sp needed
 1879 0088 80BD     		pop	{r7, pc}
 1880              	.L104:
 1881 008a 00BF     		.align	2
 1882              	.L103:
 1883 008c 82430040 		.word	1073759106
 1884 0090 81430040 		.word	1073759105
 1885              		.cfi_endproc
 1886              	.LFE9:
 1887              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1888              		.section	.text.CyPmOppsSet,"ax",%progbits
 1889              		.align	2
 1890              		.global	CyPmOppsSet
 1891              		.thumb
 1892              		.thumb_func
 1893              		.type	CyPmOppsSet, %function
 1894              	CyPmOppsSet:
 1895              	.LFB10:
1506:Generated_Source\PSoC5/cyPm.c **** 
1507:Generated_Source\PSoC5/cyPm.c **** 
1508:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1509:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1510:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1511:Generated_Source\PSoC5/cyPm.c **** *
1512:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1513:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1514:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1515:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1516:Generated_Source\PSoC5/cyPm.c **** *
1517:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1518:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1519:Generated_Source\PSoC5/cyPm.c **** {
 1896              		.loc 1 1519 0
 1897              		.cfi_startproc
 1898              		@ args = 0, pretend = 0, frame = 0
 1899              		@ frame_needed = 1, uses_anonymous_args = 0
 1900 0000 80B5     		push	{r7, lr}
 1901              		.cfi_def_cfa_offset 8
 1902              		.cfi_offset 7, -8
 1903              		.cfi_offset 14, -4
 1904 0002 00AF     		add	r7, sp, #0
 1905              		.cfi_def_cfa_register 7
1520:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1521:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1906              		.loc 1 1521 0
 1907 0004 0D4B     		ldr	r3, .L107
 1908 0006 1B78     		ldrb	r3, [r3]
 1909 0008 DBB2     		uxtb	r3, r3
 1910 000a 03F00103 		and	r3, r3, #1
 1911 000e 002B     		cmp	r3, #0
 1912 0010 01D1     		bne	.L106
1522:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 62


1523:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1524:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1913              		.loc 1 1524 0
 1914 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1915              	.L106:
1525:Generated_Source\PSoC5/cyPm.c ****     }
1526:Generated_Source\PSoC5/cyPm.c **** 
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1916              		.loc 1 1528 0
 1917 0016 0A4A     		ldr	r2, .L107+4
 1918 0018 094B     		ldr	r3, .L107+4
 1919 001a 1B78     		ldrb	r3, [r3]
 1920 001c DBB2     		uxtb	r3, r3
 1921 001e 23F02003 		bic	r3, r3, #32
 1922 0022 DBB2     		uxtb	r3, r3
 1923 0024 1370     		strb	r3, [r2]
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1531:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1924              		.loc 1 1531 0
 1925 0026 064A     		ldr	r2, .L107+4
 1926 0028 054B     		ldr	r3, .L107+4
 1927 002a 1B78     		ldrb	r3, [r3]
 1928 002c DBB2     		uxtb	r3, r3
 1929 002e 43F01003 		orr	r3, r3, #16
 1930 0032 DBB2     		uxtb	r3, r3
 1931 0034 1370     		strb	r3, [r2]
1532:Generated_Source\PSoC5/cyPm.c **** }
 1932              		.loc 1 1532 0
 1933 0036 00BF     		nop
 1934 0038 80BD     		pop	{r7, pc}
 1935              	.L108:
 1936 003a 00BF     		.align	2
 1937              	.L107:
 1938 003c 08430040 		.word	1073758984
 1939 0040 82430040 		.word	1073759106
 1940              		.cfi_endproc
 1941              	.LFE10:
 1942              		.size	CyPmOppsSet, .-CyPmOppsSet
 1943              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1944              		.align	2
 1945              		.global	CyPmFtwSetInterval
 1946              		.thumb
 1947              		.thumb_func
 1948              		.type	CyPmFtwSetInterval, %function
 1949              	CyPmFtwSetInterval:
 1950              	.LFB11:
1533:Generated_Source\PSoC5/cyPm.c **** 
1534:Generated_Source\PSoC5/cyPm.c **** 
1535:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1536:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1537:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1538:Generated_Source\PSoC5/cyPm.c **** *
1539:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1540:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1541:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 63


1542:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1543:Generated_Source\PSoC5/cyPm.c **** *
1544:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1545:Generated_Source\PSoC5/cyPm.c **** *
1546:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1547:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1548:Generated_Source\PSoC5/cyPm.c **** *
1549:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1550:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1551:Generated_Source\PSoC5/cyPm.c **** {
 1951              		.loc 1 1551 0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 8
 1954              		@ frame_needed = 1, uses_anonymous_args = 0
 1955 0000 80B5     		push	{r7, lr}
 1956              		.cfi_def_cfa_offset 8
 1957              		.cfi_offset 7, -8
 1958              		.cfi_offset 14, -4
 1959 0002 82B0     		sub	sp, sp, #8
 1960              		.cfi_def_cfa_offset 16
 1961 0004 00AF     		add	r7, sp, #0
 1962              		.cfi_def_cfa_register 7
 1963 0006 0346     		mov	r3, r0
 1964 0008 FB71     		strb	r3, [r7, #7]
1552:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1553:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1965              		.loc 1 1553 0
 1966 000a 204A     		ldr	r2, .L115
 1967 000c 1F4B     		ldr	r3, .L115
 1968 000e 1B78     		ldrb	r3, [r3]
 1969 0010 DBB2     		uxtb	r3, r3
 1970 0012 23F00203 		bic	r3, r3, #2
 1971 0016 DBB2     		uxtb	r3, r3
 1972 0018 1370     		strb	r3, [r2]
1554:Generated_Source\PSoC5/cyPm.c **** 
1555:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1556:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1973              		.loc 1 1556 0
 1974 001a FFF7FEFF 		bl	CyILO_Start100K
1557:Generated_Source\PSoC5/cyPm.c **** 
1558:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1559:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1975              		.loc 1 1559 0
 1976 001e 1B4B     		ldr	r3, .L115
 1977 0020 1B78     		ldrb	r3, [r3]
 1978 0022 DBB2     		uxtb	r3, r3
 1979 0024 03F00103 		and	r3, r3, #1
 1980 0028 002B     		cmp	r3, #0
 1981 002a 19D0     		beq	.L110
1560:Generated_Source\PSoC5/cyPm.c ****     {
1561:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1562:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1982              		.loc 1 1562 0
 1983 002c 184B     		ldr	r3, .L115+4
 1984 002e 1B78     		ldrb	r3, [r3]
 1985 0030 DBB2     		uxtb	r3, r3
 1986 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 64


 1987 0034 9A42     		cmp	r2, r3
 1988 0036 24D0     		beq	.L114
1563:Generated_Source\PSoC5/cyPm.c ****         {
1564:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1989              		.loc 1 1565 0
 1990 0038 144A     		ldr	r2, .L115
 1991 003a 144B     		ldr	r3, .L115
 1992 003c 1B78     		ldrb	r3, [r3]
 1993 003e DBB2     		uxtb	r3, r3
 1994 0040 23F00103 		bic	r3, r3, #1
 1995 0044 DBB2     		uxtb	r3, r3
 1996 0046 1370     		strb	r3, [r2]
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1997              		.loc 1 1566 0
 1998 0048 114A     		ldr	r2, .L115+4
 1999 004a FB79     		ldrb	r3, [r7, #7]
 2000 004c 1370     		strb	r3, [r2]
1567:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2001              		.loc 1 1567 0
 2002 004e 0F4A     		ldr	r2, .L115
 2003 0050 0E4B     		ldr	r3, .L115
 2004 0052 1B78     		ldrb	r3, [r3]
 2005 0054 DBB2     		uxtb	r3, r3
 2006 0056 43F00103 		orr	r3, r3, #1
 2007 005a DBB2     		uxtb	r3, r3
 2008 005c 1370     		strb	r3, [r2]
1568:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c ****     else
1571:Generated_Source\PSoC5/cyPm.c ****     {
1572:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1573:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1574:Generated_Source\PSoC5/cyPm.c ****         {
1575:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1576:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1577:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1578:Generated_Source\PSoC5/cyPm.c **** 
1579:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1580:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1581:Generated_Source\PSoC5/cyPm.c ****     }
1582:Generated_Source\PSoC5/cyPm.c **** }
 2009              		.loc 1 1582 0
 2010 005e 10E0     		b	.L114
 2011              	.L110:
1573:Generated_Source\PSoC5/cyPm.c ****         {
 2012              		.loc 1 1573 0
 2013 0060 0B4B     		ldr	r3, .L115+4
 2014 0062 1B78     		ldrb	r3, [r3]
 2015 0064 DBB2     		uxtb	r3, r3
 2016 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2017 0068 9A42     		cmp	r2, r3
 2018 006a 02D0     		beq	.L113
1576:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2019              		.loc 1 1576 0
 2020 006c 084A     		ldr	r2, .L115+4
 2021 006e FB79     		ldrb	r3, [r7, #7]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 65


 2022 0070 1370     		strb	r3, [r2]
 2023              	.L113:
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2024              		.loc 1 1580 0
 2025 0072 064A     		ldr	r2, .L115
 2026 0074 054B     		ldr	r3, .L115
 2027 0076 1B78     		ldrb	r3, [r3]
 2028 0078 DBB2     		uxtb	r3, r3
 2029 007a 43F00103 		orr	r3, r3, #1
 2030 007e DBB2     		uxtb	r3, r3
 2031 0080 1370     		strb	r3, [r2]
 2032              	.L114:
 2033              		.loc 1 1582 0
 2034 0082 00BF     		nop
 2035 0084 0837     		adds	r7, r7, #8
 2036              		.cfi_def_cfa_offset 8
 2037 0086 BD46     		mov	sp, r7
 2038              		.cfi_def_cfa_register 13
 2039              		@ sp needed
 2040 0088 80BD     		pop	{r7, pc}
 2041              	.L116:
 2042 008a 00BF     		.align	2
 2043              	.L115:
 2044 008c 82430040 		.word	1073759106
 2045 0090 80430040 		.word	1073759104
 2046              		.cfi_endproc
 2047              	.LFE11:
 2048              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2049              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2050              		.align	2
 2051              		.thumb
 2052              		.thumb_func
 2053              		.type	CyPmHibSlpSaveSet, %function
 2054              	CyPmHibSlpSaveSet:
 2055              	.LFB12:
1583:Generated_Source\PSoC5/cyPm.c **** 
1584:Generated_Source\PSoC5/cyPm.c **** 
1585:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1586:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1587:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1588:Generated_Source\PSoC5/cyPm.c **** *
1589:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1590:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1591:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1592:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1593:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1594:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1595:Generated_Source\PSoC5/cyPm.c **** *
1596:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1597:Generated_Source\PSoC5/cyPm.c **** *  No
1598:Generated_Source\PSoC5/cyPm.c **** *
1599:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1600:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1601:Generated_Source\PSoC5/cyPm.c **** {
 2056              		.loc 1 1601 0
 2057              		.cfi_startproc
 2058              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 66


 2059              		@ frame_needed = 1, uses_anonymous_args = 0
 2060              		@ link register save eliminated.
 2061 0000 80B4     		push	{r7}
 2062              		.cfi_def_cfa_offset 4
 2063              		.cfi_offset 7, -4
 2064 0002 00AF     		add	r7, sp, #0
 2065              		.cfi_def_cfa_register 7
1602:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2066              		.loc 1 1603 0
 2067 0004 804B     		ldr	r3, .L121
 2068 0006 1B78     		ldrb	r3, [r3]
 2069 0008 DAB2     		uxtb	r2, r3
 2070 000a 804B     		ldr	r3, .L121+4
 2071 000c 9A72     		strb	r2, [r3, #10]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2072              		.loc 1 1604 0
 2073 000e 804B     		ldr	r3, .L121+8
 2074 0010 1B78     		ldrb	r3, [r3]
 2075 0012 DAB2     		uxtb	r2, r3
 2076 0014 7D4B     		ldr	r3, .L121+4
 2077 0016 DA72     		strb	r2, [r3, #11]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2078              		.loc 1 1605 0
 2079 0018 7E4B     		ldr	r3, .L121+12
 2080 001a 1B78     		ldrb	r3, [r3]
 2081 001c DAB2     		uxtb	r2, r3
 2082 001e 7B4B     		ldr	r3, .L121+4
 2083 0020 1A73     		strb	r2, [r3, #12]
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2084              		.loc 1 1606 0
 2085 0022 7D4B     		ldr	r3, .L121+16
 2086 0024 1B78     		ldrb	r3, [r3]
 2087 0026 DAB2     		uxtb	r2, r3
 2088 0028 784B     		ldr	r3, .L121+4
 2089 002a 5A73     		strb	r2, [r3, #13]
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2090              		.loc 1 1607 0
 2091 002c 7B4B     		ldr	r3, .L121+20
 2092 002e 1B78     		ldrb	r3, [r3]
 2093 0030 DAB2     		uxtb	r2, r3
 2094 0032 764B     		ldr	r3, .L121+4
 2095 0034 9A73     		strb	r2, [r3, #14]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2096              		.loc 1 1608 0
 2097 0036 7A4B     		ldr	r3, .L121+24
 2098 0038 1B78     		ldrb	r3, [r3]
 2099 003a DAB2     		uxtb	r2, r3
 2100 003c 734B     		ldr	r3, .L121+4
 2101 003e DA73     		strb	r2, [r3, #15]
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2102              		.loc 1 1609 0
 2103 0040 784B     		ldr	r3, .L121+28
 2104 0042 1B78     		ldrb	r3, [r3]
 2105 0044 DAB2     		uxtb	r2, r3
 2106 0046 714B     		ldr	r3, .L121+4
 2107 0048 1A74     		strb	r2, [r3, #16]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 67


1610:Generated_Source\PSoC5/cyPm.c **** 
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2108              		.loc 1 1611 0
 2109 004a 774B     		ldr	r3, .L121+32
 2110 004c 1B78     		ldrb	r3, [r3]
 2111 004e DAB2     		uxtb	r2, r3
 2112 0050 6E4B     		ldr	r3, .L121+4
 2113 0052 5A74     		strb	r2, [r3, #17]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2114              		.loc 1 1612 0
 2115 0054 754B     		ldr	r3, .L121+36
 2116 0056 1B78     		ldrb	r3, [r3]
 2117 0058 DAB2     		uxtb	r2, r3
 2118 005a 6C4B     		ldr	r3, .L121+4
 2119 005c 9A74     		strb	r2, [r3, #18]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2120              		.loc 1 1613 0
 2121 005e 744B     		ldr	r3, .L121+40
 2122 0060 1B78     		ldrb	r3, [r3]
 2123 0062 DAB2     		uxtb	r2, r3
 2124 0064 694B     		ldr	r3, .L121+4
 2125 0066 DA74     		strb	r2, [r3, #19]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2126              		.loc 1 1614 0
 2127 0068 724B     		ldr	r3, .L121+44
 2128 006a 1B78     		ldrb	r3, [r3]
 2129 006c DAB2     		uxtb	r2, r3
 2130 006e 674B     		ldr	r3, .L121+4
 2131 0070 1A75     		strb	r2, [r3, #20]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2132              		.loc 1 1615 0
 2133 0072 714B     		ldr	r3, .L121+48
 2134 0074 1B78     		ldrb	r3, [r3]
 2135 0076 DAB2     		uxtb	r2, r3
 2136 0078 644B     		ldr	r3, .L121+4
 2137 007a 5A75     		strb	r2, [r3, #21]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2138              		.loc 1 1616 0
 2139 007c 6F4B     		ldr	r3, .L121+52
 2140 007e 1B78     		ldrb	r3, [r3]
 2141 0080 DAB2     		uxtb	r2, r3
 2142 0082 624B     		ldr	r3, .L121+4
 2143 0084 9A75     		strb	r2, [r3, #22]
1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2144              		.loc 1 1617 0
 2145 0086 6E4B     		ldr	r3, .L121+56
 2146 0088 1B78     		ldrb	r3, [r3]
 2147 008a DAB2     		uxtb	r2, r3
 2148 008c 5F4B     		ldr	r3, .L121+4
 2149 008e DA75     		strb	r2, [r3, #23]
1618:Generated_Source\PSoC5/cyPm.c **** 
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2150              		.loc 1 1619 0
 2151 0090 6C4B     		ldr	r3, .L121+60
 2152 0092 1B78     		ldrb	r3, [r3]
 2153 0094 DAB2     		uxtb	r2, r3
 2154 0096 5D4B     		ldr	r3, .L121+4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 68


 2155 0098 1A76     		strb	r2, [r3, #24]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2156              		.loc 1 1620 0
 2157 009a 6B4B     		ldr	r3, .L121+64
 2158 009c 1B78     		ldrb	r3, [r3]
 2159 009e DAB2     		uxtb	r2, r3
 2160 00a0 5A4B     		ldr	r3, .L121+4
 2161 00a2 5A76     		strb	r2, [r3, #25]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2162              		.loc 1 1621 0
 2163 00a4 694B     		ldr	r3, .L121+68
 2164 00a6 1B78     		ldrb	r3, [r3]
 2165 00a8 DAB2     		uxtb	r2, r3
 2166 00aa 584B     		ldr	r3, .L121+4
 2167 00ac 9A76     		strb	r2, [r3, #26]
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2168              		.loc 1 1622 0
 2169 00ae 684B     		ldr	r3, .L121+72
 2170 00b0 1B78     		ldrb	r3, [r3]
 2171 00b2 DAB2     		uxtb	r2, r3
 2172 00b4 554B     		ldr	r3, .L121+4
 2173 00b6 DA76     		strb	r2, [r3, #27]
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2174              		.loc 1 1623 0
 2175 00b8 664B     		ldr	r3, .L121+76
 2176 00ba 1B78     		ldrb	r3, [r3]
 2177 00bc DAB2     		uxtb	r2, r3
 2178 00be 534B     		ldr	r3, .L121+4
 2179 00c0 1A77     		strb	r2, [r3, #28]
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2180              		.loc 1 1624 0
 2181 00c2 654B     		ldr	r3, .L121+80
 2182 00c4 1B78     		ldrb	r3, [r3]
 2183 00c6 DAB2     		uxtb	r2, r3
 2184 00c8 504B     		ldr	r3, .L121+4
 2185 00ca 5A77     		strb	r2, [r3, #29]
1625:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2186              		.loc 1 1625 0
 2187 00cc 634B     		ldr	r3, .L121+84
 2188 00ce 1B78     		ldrb	r3, [r3]
 2189 00d0 DAB2     		uxtb	r2, r3
 2190 00d2 4E4B     		ldr	r3, .L121+4
 2191 00d4 9A77     		strb	r2, [r3, #30]
1626:Generated_Source\PSoC5/cyPm.c **** 
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2192              		.loc 1 1627 0
 2193 00d6 624B     		ldr	r3, .L121+88
 2194 00d8 1B78     		ldrb	r3, [r3]
 2195 00da DAB2     		uxtb	r2, r3
 2196 00dc 4B4B     		ldr	r3, .L121+4
 2197 00de DA77     		strb	r2, [r3, #31]
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2198              		.loc 1 1628 0
 2199 00e0 604B     		ldr	r3, .L121+92
 2200 00e2 1B78     		ldrb	r3, [r3]
 2201 00e4 DAB2     		uxtb	r2, r3
 2202 00e6 494B     		ldr	r3, .L121+4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 69


 2203 00e8 83F82020 		strb	r2, [r3, #32]
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2204              		.loc 1 1629 0
 2205 00ec 5E4B     		ldr	r3, .L121+96
 2206 00ee 1B78     		ldrb	r3, [r3]
 2207 00f0 DAB2     		uxtb	r2, r3
 2208 00f2 464B     		ldr	r3, .L121+4
 2209 00f4 83F82120 		strb	r2, [r3, #33]
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2210              		.loc 1 1630 0
 2211 00f8 5C4B     		ldr	r3, .L121+100
 2212 00fa 1B78     		ldrb	r3, [r3]
 2213 00fc DAB2     		uxtb	r2, r3
 2214 00fe 434B     		ldr	r3, .L121+4
 2215 0100 83F82220 		strb	r2, [r3, #34]
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2216              		.loc 1 1631 0
 2217 0104 5A4B     		ldr	r3, .L121+104
 2218 0106 1B78     		ldrb	r3, [r3]
 2219 0108 DAB2     		uxtb	r2, r3
 2220 010a 404B     		ldr	r3, .L121+4
 2221 010c 83F82320 		strb	r2, [r3, #35]
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2222              		.loc 1 1632 0
 2223 0110 584B     		ldr	r3, .L121+108
 2224 0112 1B78     		ldrb	r3, [r3]
 2225 0114 DAB2     		uxtb	r2, r3
 2226 0116 3D4B     		ldr	r3, .L121+4
 2227 0118 83F82420 		strb	r2, [r3, #36]
1633:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2228              		.loc 1 1633 0
 2229 011c 564B     		ldr	r3, .L121+112
 2230 011e 1B78     		ldrb	r3, [r3]
 2231 0120 DAB2     		uxtb	r2, r3
 2232 0122 3A4B     		ldr	r3, .L121+4
 2233 0124 83F82520 		strb	r2, [r3, #37]
1634:Generated_Source\PSoC5/cyPm.c **** 
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2234              		.loc 1 1635 0
 2235 0128 374B     		ldr	r3, .L121
 2236 012a 0022     		movs	r2, #0
 2237 012c 1A70     		strb	r2, [r3]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2238              		.loc 1 1636 0
 2239 012e 384B     		ldr	r3, .L121+8
 2240 0130 0022     		movs	r2, #0
 2241 0132 1A70     		strb	r2, [r3]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2242              		.loc 1 1637 0
 2243 0134 374B     		ldr	r3, .L121+12
 2244 0136 0022     		movs	r2, #0
 2245 0138 1A70     		strb	r2, [r3]
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2246              		.loc 1 1638 0
 2247 013a 374B     		ldr	r3, .L121+16
 2248 013c 0022     		movs	r2, #0
 2249 013e 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 70


1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2250              		.loc 1 1639 0
 2251 0140 364B     		ldr	r3, .L121+20
 2252 0142 0022     		movs	r2, #0
 2253 0144 1A70     		strb	r2, [r3]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2254              		.loc 1 1640 0
 2255 0146 364B     		ldr	r3, .L121+24
 2256 0148 0022     		movs	r2, #0
 2257 014a 1A70     		strb	r2, [r3]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2258              		.loc 1 1641 0
 2259 014c 354B     		ldr	r3, .L121+28
 2260 014e 0022     		movs	r2, #0
 2261 0150 1A70     		strb	r2, [r3]
1642:Generated_Source\PSoC5/cyPm.c **** 
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2262              		.loc 1 1643 0
 2263 0152 354B     		ldr	r3, .L121+32
 2264 0154 0022     		movs	r2, #0
 2265 0156 1A70     		strb	r2, [r3]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2266              		.loc 1 1644 0
 2267 0158 344B     		ldr	r3, .L121+36
 2268 015a 0022     		movs	r2, #0
 2269 015c 1A70     		strb	r2, [r3]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2270              		.loc 1 1645 0
 2271 015e 344B     		ldr	r3, .L121+40
 2272 0160 0022     		movs	r2, #0
 2273 0162 1A70     		strb	r2, [r3]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2274              		.loc 1 1646 0
 2275 0164 334B     		ldr	r3, .L121+44
 2276 0166 0022     		movs	r2, #0
 2277 0168 1A70     		strb	r2, [r3]
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2278              		.loc 1 1647 0
 2279 016a 334B     		ldr	r3, .L121+48
 2280 016c 0022     		movs	r2, #0
 2281 016e 1A70     		strb	r2, [r3]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2282              		.loc 1 1648 0
 2283 0170 324B     		ldr	r3, .L121+52
 2284 0172 0022     		movs	r2, #0
 2285 0174 1A70     		strb	r2, [r3]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2286              		.loc 1 1649 0
 2287 0176 324B     		ldr	r3, .L121+56
 2288 0178 0022     		movs	r2, #0
 2289 017a 1A70     		strb	r2, [r3]
1650:Generated_Source\PSoC5/cyPm.c **** 
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2290              		.loc 1 1651 0
 2291 017c 314B     		ldr	r3, .L121+60
 2292 017e 0022     		movs	r2, #0
 2293 0180 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 71


1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2294              		.loc 1 1652 0
 2295 0182 314B     		ldr	r3, .L121+64
 2296 0184 0022     		movs	r2, #0
 2297 0186 1A70     		strb	r2, [r3]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2298              		.loc 1 1653 0
 2299 0188 304B     		ldr	r3, .L121+68
 2300 018a 0022     		movs	r2, #0
 2301 018c 1A70     		strb	r2, [r3]
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2302              		.loc 1 1654 0
 2303 018e 304B     		ldr	r3, .L121+72
 2304 0190 0022     		movs	r2, #0
 2305 0192 1A70     		strb	r2, [r3]
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2306              		.loc 1 1655 0
 2307 0194 2F4B     		ldr	r3, .L121+76
 2308 0196 0022     		movs	r2, #0
 2309 0198 1A70     		strb	r2, [r3]
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2310              		.loc 1 1656 0
 2311 019a 2F4B     		ldr	r3, .L121+80
 2312 019c 0022     		movs	r2, #0
 2313 019e 1A70     		strb	r2, [r3]
1657:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2314              		.loc 1 1657 0
 2315 01a0 2E4B     		ldr	r3, .L121+84
 2316 01a2 0022     		movs	r2, #0
 2317 01a4 1A70     		strb	r2, [r3]
1658:Generated_Source\PSoC5/cyPm.c **** 
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2318              		.loc 1 1659 0
 2319 01a6 2E4B     		ldr	r3, .L121+88
 2320 01a8 0022     		movs	r2, #0
 2321 01aa 1A70     		strb	r2, [r3]
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2322              		.loc 1 1660 0
 2323 01ac 2D4B     		ldr	r3, .L121+92
 2324 01ae 0022     		movs	r2, #0
 2325 01b0 1A70     		strb	r2, [r3]
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2326              		.loc 1 1661 0
 2327 01b2 2D4B     		ldr	r3, .L121+96
 2328 01b4 0022     		movs	r2, #0
 2329 01b6 1A70     		strb	r2, [r3]
1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2330              		.loc 1 1662 0
 2331 01b8 2C4B     		ldr	r3, .L121+100
 2332 01ba 0022     		movs	r2, #0
 2333 01bc 1A70     		strb	r2, [r3]
1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2334              		.loc 1 1663 0
 2335 01be 2C4B     		ldr	r3, .L121+104
 2336 01c0 0022     		movs	r2, #0
 2337 01c2 1A70     		strb	r2, [r3]
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 72


 2338              		.loc 1 1664 0
 2339 01c4 2B4B     		ldr	r3, .L121+108
 2340 01c6 0022     		movs	r2, #0
 2341 01c8 1A70     		strb	r2, [r3]
1665:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2342              		.loc 1 1665 0
 2343 01ca 2B4B     		ldr	r3, .L121+112
 2344 01cc 0022     		movs	r2, #0
 2345 01ce 1A70     		strb	r2, [r3]
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c **** 
1668:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1669:Generated_Source\PSoC5/cyPm.c **** 
1670:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1671:Generated_Source\PSoC5/cyPm.c **** 
1672:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1673:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1674:Generated_Source\PSoC5/cyPm.c ****         {
1675:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1676:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1680:Generated_Source\PSoC5/cyPm.c **** 
1681:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1682:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1683:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1686:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1687:Generated_Source\PSoC5/cyPm.c ****         }
1688:Generated_Source\PSoC5/cyPm.c ****         else
1689:Generated_Source\PSoC5/cyPm.c ****         {
1690:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1691:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1692:Generated_Source\PSoC5/cyPm.c ****         }
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1695:Generated_Source\PSoC5/cyPm.c **** 
1696:Generated_Source\PSoC5/cyPm.c **** 
1697:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1698:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1699:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1700:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1701:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2346              		.loc 1 1701 0
 2347 01d0 2A4B     		ldr	r3, .L121+116
 2348 01d2 1B78     		ldrb	r3, [r3]
 2349 01d4 DBB2     		uxtb	r3, r3
 2350 01d6 03F00803 		and	r3, r3, #8
 2351 01da 002B     		cmp	r3, #0
 2352 01dc 0CD0     		beq	.L118
1702:Generated_Source\PSoC5/cyPm.c ****     {
1703:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2353              		.loc 1 1703 0
 2354 01de 0B4B     		ldr	r3, .L121+4
 2355 01e0 0122     		movs	r2, #1
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 73


 2356 01e2 83F82F20 		strb	r2, [r3, #47]
1704:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2357              		.loc 1 1704 0
 2358 01e6 254A     		ldr	r2, .L121+116
 2359 01e8 244B     		ldr	r3, .L121+116
 2360 01ea 1B78     		ldrb	r3, [r3]
 2361 01ec DBB2     		uxtb	r3, r3
 2362 01ee 23F00803 		bic	r3, r3, #8
 2363 01f2 DBB2     		uxtb	r3, r3
 2364 01f4 1370     		strb	r3, [r2]
1705:Generated_Source\PSoC5/cyPm.c ****     }
1706:Generated_Source\PSoC5/cyPm.c ****     else
1707:Generated_Source\PSoC5/cyPm.c ****     {
1708:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
1709:Generated_Source\PSoC5/cyPm.c ****     }
1710:Generated_Source\PSoC5/cyPm.c **** }
 2365              		.loc 1 1710 0
 2366 01f6 03E0     		b	.L120
 2367              	.L118:
1708:Generated_Source\PSoC5/cyPm.c ****     }
 2368              		.loc 1 1708 0
 2369 01f8 044B     		ldr	r3, .L121+4
 2370 01fa 0022     		movs	r2, #0
 2371 01fc 83F82F20 		strb	r2, [r3, #47]
 2372              	.L120:
 2373              		.loc 1 1710 0
 2374 0200 00BF     		nop
 2375 0202 BD46     		mov	sp, r7
 2376              		.cfi_def_cfa_register 13
 2377              		@ sp needed
 2378 0204 80BC     		pop	{r7}
 2379              		.cfi_restore 7
 2380              		.cfi_def_cfa_offset 0
 2381 0206 7047     		bx	lr
 2382              	.L122:
 2383              		.align	2
 2384              	.L121:
 2385 0208 005A0040 		.word	1073764864
 2386 020c 00000000 		.word	cyPmBackup
 2387 0210 025A0040 		.word	1073764866
 2388 0214 035A0040 		.word	1073764867
 2389 0218 045A0040 		.word	1073764868
 2390 021c 065A0040 		.word	1073764870
 2391 0220 085A0040 		.word	1073764872
 2392 0224 0A5A0040 		.word	1073764874
 2393 0228 105A0040 		.word	1073764880
 2394 022c 125A0040 		.word	1073764882
 2395 0230 135A0040 		.word	1073764883
 2396 0234 145A0040 		.word	1073764884
 2397 0238 165A0040 		.word	1073764886
 2398 023c 185A0040 		.word	1073764888
 2399 0240 1A5A0040 		.word	1073764890
 2400 0244 205A0040 		.word	1073764896
 2401 0248 225A0040 		.word	1073764898
 2402 024c 235A0040 		.word	1073764899
 2403 0250 245A0040 		.word	1073764900
 2404 0254 265A0040 		.word	1073764902
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 74


 2405 0258 285A0040 		.word	1073764904
 2406 025c 2A5A0040 		.word	1073764906
 2407 0260 305A0040 		.word	1073764912
 2408 0264 325A0040 		.word	1073764914
 2409 0268 335A0040 		.word	1073764915
 2410 026c 345A0040 		.word	1073764916
 2411 0270 365A0040 		.word	1073764918
 2412 0274 385A0040 		.word	1073764920
 2413 0278 3A5A0040 		.word	1073764922
 2414 027c 22430040 		.word	1073759010
 2415              		.cfi_endproc
 2416              	.LFE12:
 2417              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2418              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2419              		.align	2
 2420              		.thumb
 2421              		.thumb_func
 2422              		.type	CyPmHibSlpRestore, %function
 2423              	CyPmHibSlpRestore:
 2424              	.LFB13:
1711:Generated_Source\PSoC5/cyPm.c **** 
1712:Generated_Source\PSoC5/cyPm.c **** 
1713:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1714:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1715:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1716:Generated_Source\PSoC5/cyPm.c **** *
1717:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1718:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1719:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1720:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1721:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1722:Generated_Source\PSoC5/cyPm.c **** *
1723:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1724:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1725:Generated_Source\PSoC5/cyPm.c **** {
 2425              		.loc 1 1725 0
 2426              		.cfi_startproc
 2427              		@ args = 0, pretend = 0, frame = 0
 2428              		@ frame_needed = 1, uses_anonymous_args = 0
 2429              		@ link register save eliminated.
 2430 0000 80B4     		push	{r7}
 2431              		.cfi_def_cfa_offset 4
 2432              		.cfi_offset 7, -4
 2433 0002 00AF     		add	r7, sp, #0
 2434              		.cfi_def_cfa_register 7
1726:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2435              		.loc 1 1727 0
 2436 0004 434B     		ldr	r3, .L126
 2437 0006 444A     		ldr	r2, .L126+4
 2438 0008 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2439 000a 1A70     		strb	r2, [r3]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2440              		.loc 1 1728 0
 2441 000c 434B     		ldr	r3, .L126+8
 2442 000e 424A     		ldr	r2, .L126+4
 2443 0010 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 75


 2444 0012 1A70     		strb	r2, [r3]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2445              		.loc 1 1729 0
 2446 0014 424B     		ldr	r3, .L126+12
 2447 0016 404A     		ldr	r2, .L126+4
 2448 0018 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2449 001a 1A70     		strb	r2, [r3]
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2450              		.loc 1 1730 0
 2451 001c 414B     		ldr	r3, .L126+16
 2452 001e 3E4A     		ldr	r2, .L126+4
 2453 0020 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2454 0022 1A70     		strb	r2, [r3]
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2455              		.loc 1 1731 0
 2456 0024 404B     		ldr	r3, .L126+20
 2457 0026 3C4A     		ldr	r2, .L126+4
 2458 0028 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2459 002a 1A70     		strb	r2, [r3]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2460              		.loc 1 1732 0
 2461 002c 3F4B     		ldr	r3, .L126+24
 2462 002e 3A4A     		ldr	r2, .L126+4
 2463 0030 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2464 0032 1A70     		strb	r2, [r3]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2465              		.loc 1 1733 0
 2466 0034 3E4B     		ldr	r3, .L126+28
 2467 0036 384A     		ldr	r2, .L126+4
 2468 0038 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2469 003a 1A70     		strb	r2, [r3]
1734:Generated_Source\PSoC5/cyPm.c **** 
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2470              		.loc 1 1735 0
 2471 003c 3D4B     		ldr	r3, .L126+32
 2472 003e 364A     		ldr	r2, .L126+4
 2473 0040 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2474 0042 1A70     		strb	r2, [r3]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2475              		.loc 1 1736 0
 2476 0044 3C4B     		ldr	r3, .L126+36
 2477 0046 344A     		ldr	r2, .L126+4
 2478 0048 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2479 004a 1A70     		strb	r2, [r3]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2480              		.loc 1 1737 0
 2481 004c 3B4B     		ldr	r3, .L126+40
 2482 004e 324A     		ldr	r2, .L126+4
 2483 0050 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2484 0052 1A70     		strb	r2, [r3]
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2485              		.loc 1 1738 0
 2486 0054 3A4B     		ldr	r3, .L126+44
 2487 0056 304A     		ldr	r2, .L126+4
 2488 0058 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2489 005a 1A70     		strb	r2, [r3]
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 76


 2490              		.loc 1 1739 0
 2491 005c 394B     		ldr	r3, .L126+48
 2492 005e 2E4A     		ldr	r2, .L126+4
 2493 0060 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2494 0062 1A70     		strb	r2, [r3]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2495              		.loc 1 1740 0
 2496 0064 384B     		ldr	r3, .L126+52
 2497 0066 2C4A     		ldr	r2, .L126+4
 2498 0068 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2499 006a 1A70     		strb	r2, [r3]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2500              		.loc 1 1741 0
 2501 006c 374B     		ldr	r3, .L126+56
 2502 006e 2A4A     		ldr	r2, .L126+4
 2503 0070 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2504 0072 1A70     		strb	r2, [r3]
1742:Generated_Source\PSoC5/cyPm.c **** 
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2505              		.loc 1 1743 0
 2506 0074 364B     		ldr	r3, .L126+60
 2507 0076 284A     		ldr	r2, .L126+4
 2508 0078 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2509 007a 1A70     		strb	r2, [r3]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2510              		.loc 1 1744 0
 2511 007c 354B     		ldr	r3, .L126+64
 2512 007e 264A     		ldr	r2, .L126+4
 2513 0080 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2514 0082 1A70     		strb	r2, [r3]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2515              		.loc 1 1745 0
 2516 0084 344B     		ldr	r3, .L126+68
 2517 0086 244A     		ldr	r2, .L126+4
 2518 0088 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2519 008a 1A70     		strb	r2, [r3]
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2520              		.loc 1 1746 0
 2521 008c 334B     		ldr	r3, .L126+72
 2522 008e 224A     		ldr	r2, .L126+4
 2523 0090 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2524 0092 1A70     		strb	r2, [r3]
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2525              		.loc 1 1747 0
 2526 0094 324B     		ldr	r3, .L126+76
 2527 0096 204A     		ldr	r2, .L126+4
 2528 0098 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2529 009a 1A70     		strb	r2, [r3]
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2530              		.loc 1 1748 0
 2531 009c 314B     		ldr	r3, .L126+80
 2532 009e 1E4A     		ldr	r2, .L126+4
 2533 00a0 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2534 00a2 1A70     		strb	r2, [r3]
1749:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2535              		.loc 1 1749 0
 2536 00a4 304B     		ldr	r3, .L126+84
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 77


 2537 00a6 1C4A     		ldr	r2, .L126+4
 2538 00a8 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2539 00aa 1A70     		strb	r2, [r3]
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2540              		.loc 1 1751 0
 2541 00ac 2F4B     		ldr	r3, .L126+88
 2542 00ae 1A4A     		ldr	r2, .L126+4
 2543 00b0 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2544 00b2 1A70     		strb	r2, [r3]
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2545              		.loc 1 1752 0
 2546 00b4 2E4B     		ldr	r3, .L126+92
 2547 00b6 184A     		ldr	r2, .L126+4
 2548 00b8 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2549 00bc 1A70     		strb	r2, [r3]
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2550              		.loc 1 1753 0
 2551 00be 2D4B     		ldr	r3, .L126+96
 2552 00c0 154A     		ldr	r2, .L126+4
 2553 00c2 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2554 00c6 1A70     		strb	r2, [r3]
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2555              		.loc 1 1754 0
 2556 00c8 2B4B     		ldr	r3, .L126+100
 2557 00ca 134A     		ldr	r2, .L126+4
 2558 00cc 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2559 00d0 1A70     		strb	r2, [r3]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2560              		.loc 1 1755 0
 2561 00d2 2A4B     		ldr	r3, .L126+104
 2562 00d4 104A     		ldr	r2, .L126+4
 2563 00d6 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2564 00da 1A70     		strb	r2, [r3]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2565              		.loc 1 1756 0
 2566 00dc 284B     		ldr	r3, .L126+108
 2567 00de 0E4A     		ldr	r2, .L126+4
 2568 00e0 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2569 00e4 1A70     		strb	r2, [r3]
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2570              		.loc 1 1757 0
 2571 00e6 274B     		ldr	r3, .L126+112
 2572 00e8 0B4A     		ldr	r2, .L126+4
 2573 00ea 92F82520 		ldrb	r2, [r2, #37]	@ zero_extendqisi2
 2574 00ee 1A70     		strb	r2, [r3]
1758:Generated_Source\PSoC5/cyPm.c **** 
1759:Generated_Source\PSoC5/cyPm.c **** 
1760:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1763:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1764:Generated_Source\PSoC5/cyPm.c ****         {
1765:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1766:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1767:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1768:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 78


1769:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1770:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1771:Generated_Source\PSoC5/cyPm.c ****         }
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1774:Generated_Source\PSoC5/cyPm.c **** 
1775:Generated_Source\PSoC5/cyPm.c **** 
1776:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1777:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2575              		.loc 1 1777 0
 2576 00f0 094B     		ldr	r3, .L126+4
 2577 00f2 93F82F30 		ldrb	r3, [r3, #47]	@ zero_extendqisi2
 2578 00f6 012B     		cmp	r3, #1
 2579 00f8 07D1     		bne	.L125
1778:Generated_Source\PSoC5/cyPm.c ****     {
1779:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2580              		.loc 1 1779 0
 2581 00fa 234A     		ldr	r2, .L126+116
 2582 00fc 224B     		ldr	r3, .L126+116
 2583 00fe 1B78     		ldrb	r3, [r3]
 2584 0100 DBB2     		uxtb	r3, r3
 2585 0102 43F00803 		orr	r3, r3, #8
 2586 0106 DBB2     		uxtb	r3, r3
 2587 0108 1370     		strb	r3, [r2]
 2588              	.L125:
1780:Generated_Source\PSoC5/cyPm.c ****     }
1781:Generated_Source\PSoC5/cyPm.c **** }
 2589              		.loc 1 1781 0
 2590 010a 00BF     		nop
 2591 010c BD46     		mov	sp, r7
 2592              		.cfi_def_cfa_register 13
 2593              		@ sp needed
 2594 010e 80BC     		pop	{r7}
 2595              		.cfi_restore 7
 2596              		.cfi_def_cfa_offset 0
 2597 0110 7047     		bx	lr
 2598              	.L127:
 2599 0112 00BF     		.align	2
 2600              	.L126:
 2601 0114 005A0040 		.word	1073764864
 2602 0118 00000000 		.word	cyPmBackup
 2603 011c 025A0040 		.word	1073764866
 2604 0120 035A0040 		.word	1073764867
 2605 0124 045A0040 		.word	1073764868
 2606 0128 065A0040 		.word	1073764870
 2607 012c 085A0040 		.word	1073764872
 2608 0130 0A5A0040 		.word	1073764874
 2609 0134 105A0040 		.word	1073764880
 2610 0138 125A0040 		.word	1073764882
 2611 013c 135A0040 		.word	1073764883
 2612 0140 145A0040 		.word	1073764884
 2613 0144 165A0040 		.word	1073764886
 2614 0148 185A0040 		.word	1073764888
 2615 014c 1A5A0040 		.word	1073764890
 2616 0150 205A0040 		.word	1073764896
 2617 0154 225A0040 		.word	1073764898
 2618 0158 235A0040 		.word	1073764899
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 79


 2619 015c 245A0040 		.word	1073764900
 2620 0160 265A0040 		.word	1073764902
 2621 0164 285A0040 		.word	1073764904
 2622 0168 2A5A0040 		.word	1073764906
 2623 016c 305A0040 		.word	1073764912
 2624 0170 325A0040 		.word	1073764914
 2625 0174 335A0040 		.word	1073764915
 2626 0178 345A0040 		.word	1073764916
 2627 017c 365A0040 		.word	1073764918
 2628 0180 385A0040 		.word	1073764920
 2629 0184 3A5A0040 		.word	1073764922
 2630 0188 22430040 		.word	1073759010
 2631              		.cfi_endproc
 2632              	.LFE13:
 2633              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2634              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2635              		.align	2
 2636              		.thumb
 2637              		.thumb_func
 2638              		.type	CyPmHviLviSaveDisable, %function
 2639              	CyPmHviLviSaveDisable:
 2640              	.LFB14:
1782:Generated_Source\PSoC5/cyPm.c **** 
1783:Generated_Source\PSoC5/cyPm.c **** 
1784:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1785:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1786:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1787:Generated_Source\PSoC5/cyPm.c **** *
1788:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1789:Generated_Source\PSoC5/cyPm.c **** *
1790:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1791:Generated_Source\PSoC5/cyPm.c **** *  No
1792:Generated_Source\PSoC5/cyPm.c **** *
1793:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1794:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1795:Generated_Source\PSoC5/cyPm.c **** {
 2641              		.loc 1 1795 0
 2642              		.cfi_startproc
 2643              		@ args = 0, pretend = 0, frame = 0
 2644              		@ frame_needed = 1, uses_anonymous_args = 0
 2645 0000 80B5     		push	{r7, lr}
 2646              		.cfi_def_cfa_offset 8
 2647              		.cfi_offset 7, -8
 2648              		.cfi_offset 14, -4
 2649 0002 00AF     		add	r7, sp, #0
 2650              		.cfi_def_cfa_register 7
1796:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2651              		.loc 1 1796 0
 2652 0004 304B     		ldr	r3, .L136
 2653 0006 1B78     		ldrb	r3, [r3]
 2654 0008 DBB2     		uxtb	r3, r3
 2655 000a 03F00103 		and	r3, r3, #1
 2656 000e 002B     		cmp	r3, #0
 2657 0010 1DD0     		beq	.L129
1797:Generated_Source\PSoC5/cyPm.c ****     {
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2658              		.loc 1 1798 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 80


 2659 0012 2E4B     		ldr	r3, .L136+4
 2660 0014 0122     		movs	r2, #1
 2661 0016 83F82620 		strb	r2, [r3, #38]
1799:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2662              		.loc 1 1799 0
 2663 001a 2D4B     		ldr	r3, .L136+8
 2664 001c 1B78     		ldrb	r3, [r3]
 2665 001e DBB2     		uxtb	r3, r3
 2666 0020 03F00F03 		and	r3, r3, #15
 2667 0024 DAB2     		uxtb	r2, r3
 2668 0026 294B     		ldr	r3, .L136+4
 2669 0028 83F82720 		strb	r2, [r3, #39]
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2670              		.loc 1 1802 0
 2671 002c 294B     		ldr	r3, .L136+12
 2672 002e 1B78     		ldrb	r3, [r3]
 2673 0030 DBB2     		uxtb	r3, r3
 2674 0032 03F04003 		and	r3, r3, #64
1803:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2675              		.loc 1 1803 0
 2676 0036 002B     		cmp	r3, #0
 2677 0038 14BF     		ite	ne
 2678 003a 0123     		movne	r3, #1
 2679 003c 0023     		moveq	r3, #0
 2680 003e DBB2     		uxtb	r3, r3
 2681 0040 1A46     		mov	r2, r3
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2682              		.loc 1 1802 0
 2683 0042 224B     		ldr	r3, .L136+4
 2684 0044 83F82B20 		strb	r2, [r3, #43]
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2685              		.loc 1 1805 0
 2686 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2687 004c 03E0     		b	.L130
 2688              	.L129:
1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c ****     else
1808:Generated_Source\PSoC5/cyPm.c ****     {
1809:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2689              		.loc 1 1809 0
 2690 004e 1F4B     		ldr	r3, .L136+4
 2691 0050 0022     		movs	r2, #0
 2692 0052 83F82620 		strb	r2, [r3, #38]
 2693              	.L130:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c **** 
1812:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2694              		.loc 1 1812 0
 2695 0056 1C4B     		ldr	r3, .L136
 2696 0058 1B78     		ldrb	r3, [r3]
 2697 005a DBB2     		uxtb	r3, r3
 2698 005c 03F00203 		and	r3, r3, #2
 2699 0060 002B     		cmp	r3, #0
 2700 0062 19D0     		beq	.L131
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 81


1813:Generated_Source\PSoC5/cyPm.c ****     {
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2701              		.loc 1 1814 0
 2702 0064 194B     		ldr	r3, .L136+4
 2703 0066 0122     		movs	r2, #1
 2704 0068 83F82820 		strb	r2, [r3, #40]
1815:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2705              		.loc 1 1815 0
 2706 006c 184B     		ldr	r3, .L136+8
 2707 006e 1B78     		ldrb	r3, [r3]
 2708 0070 DBB2     		uxtb	r3, r3
 2709 0072 1B09     		lsrs	r3, r3, #4
 2710 0074 DAB2     		uxtb	r2, r3
 2711 0076 154B     		ldr	r3, .L136+4
 2712 0078 83F82920 		strb	r2, [r3, #41]
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2713              		.loc 1 1818 0
 2714 007c 154B     		ldr	r3, .L136+12
 2715 007e 1B78     		ldrb	r3, [r3]
 2716 0080 DBB2     		uxtb	r3, r3
 2717 0082 5BB2     		sxtb	r3, r3
1819:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2718              		.loc 1 1819 0
 2719 0084 DBB2     		uxtb	r3, r3
 2720 0086 DB09     		lsrs	r3, r3, #7
 2721 0088 DBB2     		uxtb	r3, r3
 2722 008a 1A46     		mov	r2, r3
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2723              		.loc 1 1818 0
 2724 008c 0F4B     		ldr	r3, .L136+4
 2725 008e 83F82C20 		strb	r2, [r3, #44]
1820:Generated_Source\PSoC5/cyPm.c **** 
1821:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2726              		.loc 1 1821 0
 2727 0092 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2728 0096 03E0     		b	.L132
 2729              	.L131:
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c ****     else
1824:Generated_Source\PSoC5/cyPm.c ****     {
1825:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2730              		.loc 1 1825 0
 2731 0098 0C4B     		ldr	r3, .L136+4
 2732 009a 0022     		movs	r2, #0
 2733 009c 83F82820 		strb	r2, [r3, #40]
 2734              	.L132:
1826:Generated_Source\PSoC5/cyPm.c ****     }
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2735              		.loc 1 1828 0
 2736 00a0 094B     		ldr	r3, .L136
 2737 00a2 1B78     		ldrb	r3, [r3]
 2738 00a4 DBB2     		uxtb	r3, r3
 2739 00a6 03F00403 		and	r3, r3, #4
 2740 00aa 002B     		cmp	r3, #0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 82


 2741 00ac 06D0     		beq	.L133
1829:Generated_Source\PSoC5/cyPm.c ****     {
1830:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2742              		.loc 1 1830 0
 2743 00ae 074B     		ldr	r3, .L136+4
 2744 00b0 0122     		movs	r2, #1
 2745 00b2 83F82A20 		strb	r2, [r3, #42]
1831:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2746              		.loc 1 1831 0
 2747 00b6 FFF7FEFF 		bl	CyVdHvAnalogDisable
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c ****     else
1834:Generated_Source\PSoC5/cyPm.c ****     {
1835:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
1836:Generated_Source\PSoC5/cyPm.c ****     }
1837:Generated_Source\PSoC5/cyPm.c **** }
 2748              		.loc 1 1837 0
 2749 00ba 03E0     		b	.L135
 2750              	.L133:
1835:Generated_Source\PSoC5/cyPm.c ****     }
 2751              		.loc 1 1835 0
 2752 00bc 034B     		ldr	r3, .L136+4
 2753 00be 0022     		movs	r2, #0
 2754 00c0 83F82A20 		strb	r2, [r3, #42]
 2755              	.L135:
 2756              		.loc 1 1837 0
 2757 00c4 00BF     		nop
 2758 00c6 80BD     		pop	{r7, pc}
 2759              	.L137:
 2760              		.align	2
 2761              	.L136:
 2762 00c8 F5460040 		.word	1073759989
 2763 00cc 00000000 		.word	cyPmBackup
 2764 00d0 F4460040 		.word	1073759988
 2765 00d4 F7460040 		.word	1073759991
 2766              		.cfi_endproc
 2767              	.LFE14:
 2768              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2769              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2770              		.align	2
 2771              		.thumb
 2772              		.thumb_func
 2773              		.type	CyPmHviLviRestore, %function
 2774              	CyPmHviLviRestore:
 2775              	.LFB15:
1838:Generated_Source\PSoC5/cyPm.c **** 
1839:Generated_Source\PSoC5/cyPm.c **** 
1840:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1841:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1842:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1843:Generated_Source\PSoC5/cyPm.c **** *
1844:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1847:Generated_Source\PSoC5/cyPm.c **** *  No
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 83


1850:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1851:Generated_Source\PSoC5/cyPm.c **** {
 2776              		.loc 1 1851 0
 2777              		.cfi_startproc
 2778              		@ args = 0, pretend = 0, frame = 0
 2779              		@ frame_needed = 1, uses_anonymous_args = 0
 2780 0000 80B5     		push	{r7, lr}
 2781              		.cfi_def_cfa_offset 8
 2782              		.cfi_offset 7, -8
 2783              		.cfi_offset 14, -4
 2784 0002 00AF     		add	r7, sp, #0
 2785              		.cfi_def_cfa_register 7
1852:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1853:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2786              		.loc 1 1853 0
 2787 0004 134B     		ldr	r3, .L143
 2788 0006 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2789 000a 012B     		cmp	r3, #1
 2790 000c 09D1     		bne	.L139
1854:Generated_Source\PSoC5/cyPm.c ****     {
1855:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2791              		.loc 1 1855 0
 2792 000e 114B     		ldr	r3, .L143
 2793 0010 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2794 0014 0F4B     		ldr	r3, .L143
 2795 0016 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2796 001a 1946     		mov	r1, r3
 2797 001c 1046     		mov	r0, r2
 2798 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2799              	.L139:
1856:Generated_Source\PSoC5/cyPm.c ****     }
1857:Generated_Source\PSoC5/cyPm.c **** 
1858:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2800              		.loc 1 1858 0
 2801 0022 0C4B     		ldr	r3, .L143
 2802 0024 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2803 0028 012B     		cmp	r3, #1
 2804 002a 09D1     		bne	.L140
1859:Generated_Source\PSoC5/cyPm.c ****     {
1860:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2805              		.loc 1 1860 0
 2806 002c 094B     		ldr	r3, .L143
 2807 002e 93F82C20 		ldrb	r2, [r3, #44]	@ zero_extendqisi2
 2808 0032 084B     		ldr	r3, .L143
 2809 0034 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2810 0038 1946     		mov	r1, r3
 2811 003a 1046     		mov	r0, r2
 2812 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2813              	.L140:
1861:Generated_Source\PSoC5/cyPm.c ****     }
1862:Generated_Source\PSoC5/cyPm.c **** 
1863:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2814              		.loc 1 1863 0
 2815 0040 044B     		ldr	r3, .L143
 2816 0042 93F82A30 		ldrb	r3, [r3, #42]	@ zero_extendqisi2
 2817 0046 012B     		cmp	r3, #1
 2818 0048 01D1     		bne	.L142
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 84


1864:Generated_Source\PSoC5/cyPm.c ****     {
1865:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2819              		.loc 1 1865 0
 2820 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2821              	.L142:
1866:Generated_Source\PSoC5/cyPm.c ****     }
1867:Generated_Source\PSoC5/cyPm.c **** }
 2822              		.loc 1 1867 0
 2823 004e 00BF     		nop
 2824 0050 80BD     		pop	{r7, pc}
 2825              	.L144:
 2826 0052 00BF     		.align	2
 2827              	.L143:
 2828 0054 00000000 		.word	cyPmBackup
 2829              		.cfi_endproc
 2830              	.LFE15:
 2831              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2832              		.bss
 2833              	interruptStatus.4985:
 2834 0042 00       		.space	1
 2835              		.text
 2836              	.Letext0:
 2837              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2838              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2839              		.section	.debug_info,"",%progbits
 2840              	.Ldebug_info0:
 2841 0000 76050000 		.4byte	0x576
 2842 0004 0400     		.2byte	0x4
 2843 0006 00000000 		.4byte	.Ldebug_abbrev0
 2844 000a 04       		.byte	0x4
 2845 000b 01       		.uleb128 0x1
 2846 000c 4A000000 		.4byte	.LASF88
 2847 0010 0C       		.byte	0xc
 2848 0011 A8020000 		.4byte	.LASF89
 2849 0015 0B040000 		.4byte	.LASF90
 2850 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2851 001d 00000000 		.4byte	0
 2852 0021 00000000 		.4byte	.Ldebug_line0
 2853 0025 02       		.uleb128 0x2
 2854 0026 01       		.byte	0x1
 2855 0027 06       		.byte	0x6
 2856 0028 88010000 		.4byte	.LASF0
 2857 002c 02       		.uleb128 0x2
 2858 002d 01       		.byte	0x1
 2859 002e 08       		.byte	0x8
 2860 002f B6030000 		.4byte	.LASF1
 2861 0033 02       		.uleb128 0x2
 2862 0034 02       		.byte	0x2
 2863 0035 05       		.byte	0x5
 2864 0036 EF030000 		.4byte	.LASF2
 2865 003a 02       		.uleb128 0x2
 2866 003b 02       		.byte	0x2
 2867 003c 07       		.byte	0x7
 2868 003d 89020000 		.4byte	.LASF3
 2869 0041 02       		.uleb128 0x2
 2870 0042 04       		.byte	0x4
 2871 0043 05       		.byte	0x5
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 85


 2872 0044 B3010000 		.4byte	.LASF4
 2873 0048 02       		.uleb128 0x2
 2874 0049 04       		.byte	0x4
 2875 004a 07       		.byte	0x7
 2876 004b 2F020000 		.4byte	.LASF5
 2877 004f 02       		.uleb128 0x2
 2878 0050 08       		.byte	0x8
 2879 0051 05       		.byte	0x5
 2880 0052 7A010000 		.4byte	.LASF6
 2881 0056 02       		.uleb128 0x2
 2882 0057 08       		.byte	0x8
 2883 0058 07       		.byte	0x7
 2884 0059 09010000 		.4byte	.LASF7
 2885 005d 03       		.uleb128 0x3
 2886 005e 04       		.byte	0x4
 2887 005f 05       		.byte	0x5
 2888 0060 696E7400 		.ascii	"int\000"
 2889 0064 02       		.uleb128 0x2
 2890 0065 04       		.byte	0x4
 2891 0066 07       		.byte	0x7
 2892 0067 11020000 		.4byte	.LASF8
 2893 006b 04       		.uleb128 0x4
 2894 006c CE010000 		.4byte	.LASF9
 2895 0070 02       		.byte	0x2
 2896 0071 E401     		.2byte	0x1e4
 2897 0073 2C000000 		.4byte	0x2c
 2898 0077 04       		.uleb128 0x4
 2899 0078 00000000 		.4byte	.LASF10
 2900 007c 02       		.byte	0x2
 2901 007d E501     		.2byte	0x1e5
 2902 007f 3A000000 		.4byte	0x3a
 2903 0083 04       		.uleb128 0x4
 2904 0084 DB010000 		.4byte	.LASF11
 2905 0088 02       		.byte	0x2
 2906 0089 E601     		.2byte	0x1e6
 2907 008b 48000000 		.4byte	0x48
 2908 008f 02       		.uleb128 0x2
 2909 0090 04       		.byte	0x4
 2910 0091 04       		.byte	0x4
 2911 0092 82030000 		.4byte	.LASF12
 2912 0096 02       		.uleb128 0x2
 2913 0097 08       		.byte	0x8
 2914 0098 04       		.byte	0x4
 2915 0099 D4010000 		.4byte	.LASF13
 2916 009d 02       		.uleb128 0x2
 2917 009e 01       		.byte	0x1
 2918 009f 08       		.byte	0x8
 2919 00a0 B5040000 		.4byte	.LASF14
 2920 00a4 04       		.uleb128 0x4
 2921 00a5 4E050000 		.4byte	.LASF15
 2922 00a9 02       		.byte	0x2
 2923 00aa 8602     		.2byte	0x286
 2924 00ac 48000000 		.4byte	0x48
 2925 00b0 04       		.uleb128 0x4
 2926 00b1 A5030000 		.4byte	.LASF16
 2927 00b5 02       		.byte	0x2
 2928 00b6 8E02     		.2byte	0x28e
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 86


 2929 00b8 BC000000 		.4byte	0xbc
 2930 00bc 05       		.uleb128 0x5
 2931 00bd 6B000000 		.4byte	0x6b
 2932 00c1 02       		.uleb128 0x2
 2933 00c2 08       		.byte	0x8
 2934 00c3 04       		.byte	0x4
 2935 00c4 3E030000 		.4byte	.LASF17
 2936 00c8 02       		.uleb128 0x2
 2937 00c9 04       		.byte	0x4
 2938 00ca 07       		.byte	0x7
 2939 00cb 25030000 		.4byte	.LASF18
 2940 00cf 06       		.uleb128 0x6
 2941 00d0 48020000 		.4byte	.LASF35
 2942 00d4 12       		.byte	0x12
 2943 00d5 03       		.byte	0x3
 2944 00d6 F8       		.byte	0xf8
 2945 00d7 9A010000 		.4byte	0x19a
 2946 00db 07       		.uleb128 0x7
 2947 00dc 5D030000 		.4byte	.LASF19
 2948 00e0 03       		.byte	0x3
 2949 00e1 FB       		.byte	0xfb
 2950 00e2 6B000000 		.4byte	0x6b
 2951 00e6 00       		.byte	0
 2952 00e7 07       		.uleb128 0x7
 2953 00e8 64030000 		.4byte	.LASF20
 2954 00ec 03       		.byte	0x3
 2955 00ed FC       		.byte	0xfc
 2956 00ee 6B000000 		.4byte	0x6b
 2957 00f2 01       		.byte	0x1
 2958 00f3 07       		.uleb128 0x7
 2959 00f4 3D000000 		.4byte	.LASF21
 2960 00f8 03       		.byte	0x3
 2961 00f9 FD       		.byte	0xfd
 2962 00fa 6B000000 		.4byte	0x6b
 2963 00fe 02       		.byte	0x2
 2964 00ff 07       		.uleb128 0x7
 2965 0100 27020000 		.4byte	.LASF22
 2966 0104 03       		.byte	0x3
 2967 0105 FE       		.byte	0xfe
 2968 0106 6B000000 		.4byte	0x6b
 2969 010a 03       		.byte	0x3
 2970 010b 07       		.uleb128 0x7
 2971 010c 49010000 		.4byte	.LASF23
 2972 0110 03       		.byte	0x3
 2973 0111 FF       		.byte	0xff
 2974 0112 6B000000 		.4byte	0x6b
 2975 0116 04       		.byte	0x4
 2976 0117 08       		.uleb128 0x8
 2977 0118 57050000 		.4byte	.LASF24
 2978 011c 03       		.byte	0x3
 2979 011d 0001     		.2byte	0x100
 2980 011f 6B000000 		.4byte	0x6b
 2981 0123 05       		.byte	0x5
 2982 0124 08       		.uleb128 0x8
 2983 0125 83050000 		.4byte	.LASF25
 2984 0129 03       		.byte	0x3
 2985 012a 0101     		.2byte	0x101
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 87


 2986 012c 6B000000 		.4byte	0x6b
 2987 0130 06       		.byte	0x6
 2988 0131 08       		.uleb128 0x8
 2989 0132 78030000 		.4byte	.LASF26
 2990 0136 03       		.byte	0x3
 2991 0137 0201     		.2byte	0x102
 2992 0139 6B000000 		.4byte	0x6b
 2993 013d 07       		.byte	0x7
 2994 013e 08       		.uleb128 0x8
 2995 013f 00030000 		.4byte	.LASF27
 2996 0143 03       		.byte	0x3
 2997 0144 0301     		.2byte	0x103
 2998 0146 6B000000 		.4byte	0x6b
 2999 014a 08       		.byte	0x8
 3000 014b 08       		.uleb128 0x8
 3001 014c AD010000 		.4byte	.LASF28
 3002 0150 03       		.byte	0x3
 3003 0151 0401     		.2byte	0x104
 3004 0153 6B000000 		.4byte	0x6b
 3005 0157 09       		.byte	0x9
 3006 0158 08       		.uleb128 0x8
 3007 0159 EC000000 		.4byte	.LASF29
 3008 015d 03       		.byte	0x3
 3009 015e 0501     		.2byte	0x105
 3010 0160 6B000000 		.4byte	0x6b
 3011 0164 0A       		.byte	0xa
 3012 0165 08       		.uleb128 0x8
 3013 0166 94010000 		.4byte	.LASF30
 3014 016a 03       		.byte	0x3
 3015 016b 0601     		.2byte	0x106
 3016 016d 77000000 		.4byte	0x77
 3017 0171 0C       		.byte	0xc
 3018 0172 08       		.uleb128 0x8
 3019 0173 D4030000 		.4byte	.LASF31
 3020 0177 03       		.byte	0x3
 3021 0178 0701     		.2byte	0x107
 3022 017a 6B000000 		.4byte	0x6b
 3023 017e 0E       		.byte	0xe
 3024 017f 08       		.uleb128 0x8
 3025 0180 E2010000 		.4byte	.LASF32
 3026 0184 03       		.byte	0x3
 3027 0185 0801     		.2byte	0x108
 3028 0187 6B000000 		.4byte	0x6b
 3029 018b 0F       		.byte	0xf
 3030 018c 08       		.uleb128 0x8
 3031 018d 06050000 		.4byte	.LASF33
 3032 0191 03       		.byte	0x3
 3033 0192 0901     		.2byte	0x109
 3034 0194 6B000000 		.4byte	0x6b
 3035 0198 10       		.byte	0x10
 3036 0199 00       		.byte	0
 3037 019a 04       		.uleb128 0x4
 3038 019b 6F020000 		.4byte	.LASF34
 3039 019f 03       		.byte	0x3
 3040 01a0 0B01     		.2byte	0x10b
 3041 01a2 CF000000 		.4byte	0xcf
 3042 01a6 09       		.uleb128 0x9
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 88


 3043 01a7 5E020000 		.4byte	.LASF36
 3044 01ab 30       		.byte	0x30
 3045 01ac 03       		.byte	0x3
 3046 01ad 0E01     		.2byte	0x10e
 3047 01af C5020000 		.4byte	0x2c5
 3048 01b3 08       		.uleb128 0x8
 3049 01b4 6D010000 		.4byte	.LASF37
 3050 01b8 03       		.byte	0x3
 3051 01b9 1001     		.2byte	0x110
 3052 01bb 6B000000 		.4byte	0x6b
 3053 01bf 00       		.byte	0
 3054 01c0 08       		.uleb128 0x8
 3055 01c1 E3030000 		.4byte	.LASF38
 3056 01c5 03       		.byte	0x3
 3057 01c6 1101     		.2byte	0x111
 3058 01c8 6B000000 		.4byte	0x6b
 3059 01cc 01       		.byte	0x1
 3060 01cd 08       		.uleb128 0x8
 3061 01ce A7040000 		.4byte	.LASF39
 3062 01d2 03       		.byte	0x3
 3063 01d3 1201     		.2byte	0x112
 3064 01d5 6B000000 		.4byte	0x6b
 3065 01d9 02       		.byte	0x2
 3066 01da 08       		.uleb128 0x8
 3067 01db 19030000 		.4byte	.LASF40
 3068 01df 03       		.byte	0x3
 3069 01e0 1401     		.2byte	0x114
 3070 01e2 6B000000 		.4byte	0x6b
 3071 01e6 03       		.byte	0x3
 3072 01e7 08       		.uleb128 0x8
 3073 01e8 C6020000 		.4byte	.LASF41
 3074 01ec 03       		.byte	0x3
 3075 01ed 1E01     		.2byte	0x11e
 3076 01ef 6B000000 		.4byte	0x6b
 3077 01f3 04       		.byte	0x4
 3078 01f4 08       		.uleb128 0x8
 3079 01f5 D1020000 		.4byte	.LASF42
 3080 01f9 03       		.byte	0x3
 3081 01fa 1F01     		.2byte	0x11f
 3082 01fc 6B000000 		.4byte	0x6b
 3083 0200 05       		.byte	0x5
 3084 0201 08       		.uleb128 0x8
 3085 0202 DC020000 		.4byte	.LASF43
 3086 0206 03       		.byte	0x3
 3087 0207 2001     		.2byte	0x120
 3088 0209 6B000000 		.4byte	0x6b
 3089 020d 06       		.byte	0x6
 3090 020e 08       		.uleb128 0x8
 3091 020f 19000000 		.4byte	.LASF44
 3092 0213 03       		.byte	0x3
 3093 0214 2201     		.2byte	0x122
 3094 0216 6B000000 		.4byte	0x6b
 3095 021a 07       		.byte	0x7
 3096 021b 08       		.uleb128 0x8
 3097 021c 25000000 		.4byte	.LASF45
 3098 0220 03       		.byte	0x3
 3099 0221 2301     		.2byte	0x123
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 89


 3100 0223 6B000000 		.4byte	0x6b
 3101 0227 08       		.byte	0x8
 3102 0228 08       		.uleb128 0x8
 3103 0229 31000000 		.4byte	.LASF46
 3104 022d 03       		.byte	0x3
 3105 022e 2701     		.2byte	0x127
 3106 0230 6B000000 		.4byte	0x6b
 3107 0234 09       		.byte	0x9
 3108 0235 08       		.uleb128 0x8
 3109 0236 1E020000 		.4byte	.LASF47
 3110 023a 03       		.byte	0x3
 3111 023b 2B01     		.2byte	0x12b
 3112 023d C5020000 		.4byte	0x2c5
 3113 0241 0A       		.byte	0xa
 3114 0242 08       		.uleb128 0x8
 3115 0243 41020000 		.4byte	.LASF48
 3116 0247 03       		.byte	0x3
 3117 0248 2E01     		.2byte	0x12e
 3118 024a 6B000000 		.4byte	0x6b
 3119 024e 26       		.byte	0x26
 3120 024f 08       		.uleb128 0x8
 3121 0250 7A050000 		.4byte	.LASF49
 3122 0254 03       		.byte	0x3
 3123 0255 2F01     		.2byte	0x12f
 3124 0257 6B000000 		.4byte	0x6b
 3125 025b 27       		.byte	0x27
 3126 025c 08       		.uleb128 0x8
 3127 025d 2D050000 		.4byte	.LASF50
 3128 0261 03       		.byte	0x3
 3129 0262 3001     		.2byte	0x130
 3130 0264 6B000000 		.4byte	0x6b
 3131 0268 28       		.byte	0x28
 3132 0269 08       		.uleb128 0x8
 3133 026a 40010000 		.4byte	.LASF51
 3134 026e 03       		.byte	0x3
 3135 026f 3101     		.2byte	0x131
 3136 0271 6B000000 		.4byte	0x6b
 3137 0275 29       		.byte	0x29
 3138 0276 08       		.uleb128 0x8
 3139 0277 66010000 		.4byte	.LASF52
 3140 027b 03       		.byte	0x3
 3141 027c 3201     		.2byte	0x132
 3142 027e 6B000000 		.4byte	0x6b
 3143 0282 2A       		.byte	0x2a
 3144 0283 08       		.uleb128 0x8
 3145 0284 92030000 		.4byte	.LASF53
 3146 0288 03       		.byte	0x3
 3147 0289 3301     		.2byte	0x133
 3148 028b 6B000000 		.4byte	0x6b
 3149 028f 2B       		.byte	0x2b
 3150 0290 08       		.uleb128 0x8
 3151 0291 67050000 		.4byte	.LASF54
 3152 0295 03       		.byte	0x3
 3153 0296 3401     		.2byte	0x134
 3154 0298 6B000000 		.4byte	0x6b
 3155 029c 2C       		.byte	0x2c
 3156 029d 08       		.uleb128 0x8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 90


 3157 029e 06020000 		.4byte	.LASF55
 3158 02a2 03       		.byte	0x3
 3159 02a3 3601     		.2byte	0x136
 3160 02a5 6B000000 		.4byte	0x6b
 3161 02a9 2D       		.byte	0x2d
 3162 02aa 08       		.uleb128 0x8
 3163 02ab BA040000 		.4byte	.LASF56
 3164 02af 03       		.byte	0x3
 3165 02b0 3701     		.2byte	0x137
 3166 02b2 6B000000 		.4byte	0x6b
 3167 02b6 2E       		.byte	0x2e
 3168 02b7 08       		.uleb128 0x8
 3169 02b8 F4020000 		.4byte	.LASF57
 3170 02bc 03       		.byte	0x3
 3171 02bd 3901     		.2byte	0x139
 3172 02bf 6B000000 		.4byte	0x6b
 3173 02c3 2F       		.byte	0x2f
 3174 02c4 00       		.byte	0
 3175 02c5 0A       		.uleb128 0xa
 3176 02c6 6B000000 		.4byte	0x6b
 3177 02ca D5020000 		.4byte	0x2d5
 3178 02ce 0B       		.uleb128 0xb
 3179 02cf C8000000 		.4byte	0xc8
 3180 02d3 1B       		.byte	0x1b
 3181 02d4 00       		.byte	0
 3182 02d5 04       		.uleb128 0x4
 3183 02d6 D8000000 		.4byte	.LASF58
 3184 02da 03       		.byte	0x3
 3185 02db 3B01     		.2byte	0x13b
 3186 02dd A6010000 		.4byte	0x1a6
 3187 02e1 0C       		.uleb128 0xc
 3188 02e2 0A030000 		.4byte	.LASF68
 3189 02e6 01       		.byte	0x1
 3190 02e7 49       		.byte	0x49
 3191 02e8 00000000 		.4byte	.LFB0
 3192 02ec 80020000 		.4byte	.LFE0-.LFB0
 3193 02f0 01       		.uleb128 0x1
 3194 02f1 9C       		.byte	0x9c
 3195 02f2 0D       		.uleb128 0xd
 3196 02f3 F7000000 		.4byte	.LASF62
 3197 02f7 01       		.byte	0x1
 3198 02f8 0C01     		.2byte	0x10c
 3199 02fa 00000000 		.4byte	.LFB1
 3200 02fe F0020000 		.4byte	.LFE1-.LFB1
 3201 0302 01       		.uleb128 0x1
 3202 0303 9C       		.byte	0x9c
 3203 0304 43030000 		.4byte	0x343
 3204 0308 0E       		.uleb128 0xe
 3205 0309 26050000 		.4byte	.LASF59
 3206 030d 01       		.byte	0x1
 3207 030e 0E01     		.2byte	0x10e
 3208 0310 A4000000 		.4byte	0xa4
 3209 0314 02       		.uleb128 0x2
 3210 0315 91       		.byte	0x91
 3211 0316 70       		.sleb128 -16
 3212 0317 0F       		.uleb128 0xf
 3213 0318 6900     		.ascii	"i\000"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 91


 3214 031a 01       		.byte	0x1
 3215 031b 0F01     		.2byte	0x10f
 3216 031d 77000000 		.4byte	0x77
 3217 0321 02       		.uleb128 0x2
 3218 0322 91       		.byte	0x91
 3219 0323 76       		.sleb128 -10
 3220 0324 0E       		.uleb128 0xe
 3221 0325 E7020000 		.4byte	.LASF60
 3222 0329 01       		.byte	0x1
 3223 032a 1001     		.2byte	0x110
 3224 032c 77000000 		.4byte	0x77
 3225 0330 02       		.uleb128 0x2
 3226 0331 91       		.byte	0x91
 3227 0332 6E       		.sleb128 -18
 3228 0333 0E       		.uleb128 0xe
 3229 0334 4A030000 		.4byte	.LASF61
 3230 0338 01       		.byte	0x1
 3231 0339 1401     		.2byte	0x114
 3232 033b 58030000 		.4byte	0x358
 3233 033f 02       		.uleb128 0x2
 3234 0340 91       		.byte	0x91
 3235 0341 64       		.sleb128 -28
 3236 0342 00       		.byte	0
 3237 0343 0A       		.uleb128 0xa
 3238 0344 53030000 		.4byte	0x353
 3239 0348 53030000 		.4byte	0x353
 3240 034c 0B       		.uleb128 0xb
 3241 034d C8000000 		.4byte	0xc8
 3242 0351 06       		.byte	0x6
 3243 0352 00       		.byte	0
 3244 0353 10       		.uleb128 0x10
 3245 0354 6B000000 		.4byte	0x6b
 3246 0358 10       		.uleb128 0x10
 3247 0359 43030000 		.4byte	0x343
 3248 035d 11       		.uleb128 0x11
 3249 035e 9A030000 		.4byte	.LASF63
 3250 0362 01       		.byte	0x1
 3251 0363 7102     		.2byte	0x271
 3252 0365 00000000 		.4byte	.LFB2
 3253 0369 B0000000 		.4byte	.LFE2-.LFB2
 3254 036d 01       		.uleb128 0x1
 3255 036e 9C       		.byte	0x9c
 3256 036f 92030000 		.4byte	0x392
 3257 0373 12       		.uleb128 0x12
 3258 0374 43050000 		.4byte	.LASF64
 3259 0378 01       		.byte	0x1
 3260 0379 7102     		.2byte	0x271
 3261 037b 77000000 		.4byte	0x77
 3262 037f 02       		.uleb128 0x2
 3263 0380 91       		.byte	0x91
 3264 0381 76       		.sleb128 -10
 3265 0382 12       		.uleb128 0x12
 3266 0383 6B030000 		.4byte	.LASF65
 3267 0387 01       		.byte	0x1
 3268 0388 7102     		.2byte	0x271
 3269 038a 77000000 		.4byte	0x77
 3270 038e 02       		.uleb128 0x2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 92


 3271 038f 91       		.byte	0x91
 3272 0390 74       		.sleb128 -12
 3273 0391 00       		.byte	0
 3274 0392 0D       		.uleb128 0xd
 3275 0393 88030000 		.4byte	.LASF66
 3276 0397 01       		.byte	0x1
 3277 0398 3803     		.2byte	0x338
 3278 039a 00000000 		.4byte	.LFB3
 3279 039e 64010000 		.4byte	.LFE3-.LFB3
 3280 03a2 01       		.uleb128 0x1
 3281 03a3 9C       		.byte	0x9c
 3282 03a4 D6030000 		.4byte	0x3d6
 3283 03a8 12       		.uleb128 0x12
 3284 03a9 43050000 		.4byte	.LASF64
 3285 03ad 01       		.byte	0x1
 3286 03ae 3803     		.2byte	0x338
 3287 03b0 6B000000 		.4byte	0x6b
 3288 03b4 02       		.uleb128 0x2
 3289 03b5 91       		.byte	0x91
 3290 03b6 6F       		.sleb128 -17
 3291 03b7 12       		.uleb128 0x12
 3292 03b8 6B030000 		.4byte	.LASF65
 3293 03bc 01       		.byte	0x1
 3294 03bd 3803     		.2byte	0x338
 3295 03bf 77000000 		.4byte	0x77
 3296 03c3 02       		.uleb128 0x2
 3297 03c4 91       		.byte	0x91
 3298 03c5 6C       		.sleb128 -20
 3299 03c6 0E       		.uleb128 0xe
 3300 03c7 9E010000 		.4byte	.LASF67
 3301 03cb 01       		.byte	0x1
 3302 03cc 3A03     		.2byte	0x33a
 3303 03ce 6B000000 		.4byte	0x6b
 3304 03d2 02       		.uleb128 0x2
 3305 03d3 91       		.byte	0x91
 3306 03d4 77       		.sleb128 -9
 3307 03d5 00       		.byte	0
 3308 03d6 13       		.uleb128 0x13
 3309 03d7 CA040000 		.4byte	.LASF69
 3310 03db 01       		.byte	0x1
 3311 03dc 4704     		.2byte	0x447
 3312 03de 00000000 		.4byte	.LFB4
 3313 03e2 0E000000 		.4byte	.LFE4-.LFB4
 3314 03e6 01       		.uleb128 0x1
 3315 03e7 9C       		.byte	0x9c
 3316 03e8 0D       		.uleb128 0xd
 3317 03e9 2E030000 		.4byte	.LASF70
 3318 03ed 01       		.byte	0x1
 3319 03ee 8404     		.2byte	0x484
 3320 03f0 00000000 		.4byte	.LFB5
 3321 03f4 58010000 		.4byte	.LFE5-.LFB5
 3322 03f8 01       		.uleb128 0x1
 3323 03f9 9C       		.byte	0x9c
 3324 03fa 1D040000 		.4byte	0x41d
 3325 03fe 12       		.uleb128 0x12
 3326 03ff 6B030000 		.4byte	.LASF65
 3327 0403 01       		.byte	0x1
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 93


 3328 0404 8404     		.2byte	0x484
 3329 0406 77000000 		.4byte	0x77
 3330 040a 02       		.uleb128 0x2
 3331 040b 91       		.byte	0x91
 3332 040c 6E       		.sleb128 -18
 3333 040d 0E       		.uleb128 0xe
 3334 040e 9E010000 		.4byte	.LASF67
 3335 0412 01       		.byte	0x1
 3336 0413 8604     		.2byte	0x486
 3337 0415 6B000000 		.4byte	0x6b
 3338 0419 02       		.uleb128 0x2
 3339 041a 91       		.byte	0x91
 3340 041b 77       		.sleb128 -9
 3341 041c 00       		.byte	0
 3342 041d 14       		.uleb128 0x14
 3343 041e F7040000 		.4byte	.LASF91
 3344 0422 01       		.byte	0x1
 3345 0423 0505     		.2byte	0x505
 3346 0425 6B000000 		.4byte	0x6b
 3347 0429 00000000 		.4byte	.LFB6
 3348 042d 5C000000 		.4byte	.LFE6-.LFB6
 3349 0431 01       		.uleb128 0x1
 3350 0432 9C       		.byte	0x9c
 3351 0433 77040000 		.4byte	0x477
 3352 0437 12       		.uleb128 0x12
 3353 0438 01020000 		.4byte	.LASF71
 3354 043c 01       		.byte	0x1
 3355 043d 0505     		.2byte	0x505
 3356 043f 6B000000 		.4byte	0x6b
 3357 0443 02       		.uleb128 0x2
 3358 0444 91       		.byte	0x91
 3359 0445 6F       		.sleb128 -17
 3360 0446 0E       		.uleb128 0xe
 3361 0447 8D050000 		.4byte	.LASF72
 3362 044b 01       		.byte	0x1
 3363 044c 0705     		.2byte	0x507
 3364 044e 6B000000 		.4byte	0x6b
 3365 0452 05       		.uleb128 0x5
 3366 0453 03       		.byte	0x3
 3367 0454 42000000 		.4byte	interruptStatus.4985
 3368 0458 0E       		.uleb128 0xe
 3369 0459 9E010000 		.4byte	.LASF67
 3370 045d 01       		.byte	0x1
 3371 045e 0805     		.2byte	0x508
 3372 0460 6B000000 		.4byte	0x6b
 3373 0464 02       		.uleb128 0x2
 3374 0465 91       		.byte	0x91
 3375 0466 77       		.sleb128 -9
 3376 0467 0E       		.uleb128 0xe
 3377 0468 36010000 		.4byte	.LASF73
 3378 046c 01       		.byte	0x1
 3379 046d 0905     		.2byte	0x509
 3380 046f 6B000000 		.4byte	0x6b
 3381 0473 02       		.uleb128 0x2
 3382 0474 91       		.byte	0x91
 3383 0475 76       		.sleb128 -10
 3384 0476 00       		.byte	0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 94


 3385 0477 15       		.uleb128 0x15
 3386 0478 34050000 		.4byte	.LASF74
 3387 047c 01       		.byte	0x1
 3388 047d 2A05     		.2byte	0x52a
 3389 047f 00000000 		.4byte	.LFB7
 3390 0483 E8000000 		.4byte	.LFE7-.LFB7
 3391 0487 01       		.uleb128 0x1
 3392 0488 9C       		.byte	0x9c
 3393 0489 15       		.uleb128 0x15
 3394 048a F2010000 		.4byte	.LASF75
 3395 048e 01       		.byte	0x1
 3396 048f 8505     		.2byte	0x585
 3397 0491 00000000 		.4byte	.LFB8
 3398 0495 78000000 		.4byte	.LFE8-.LFB8
 3399 0499 01       		.uleb128 0x1
 3400 049a 9C       		.byte	0x9c
 3401 049b 0D       		.uleb128 0xd
 3402 049c 13050000 		.4byte	.LASF76
 3403 04a0 01       		.byte	0x1
 3404 04a1 C105     		.2byte	0x5c1
 3405 04a3 00000000 		.4byte	.LFB9
 3406 04a7 94000000 		.4byte	.LFE9-.LFB9
 3407 04ab 01       		.uleb128 0x1
 3408 04ac 9C       		.byte	0x9c
 3409 04ad C1040000 		.4byte	0x4c1
 3410 04b1 12       		.uleb128 0x12
 3411 04b2 9C020000 		.4byte	.LASF77
 3412 04b6 01       		.byte	0x1
 3413 04b7 C105     		.2byte	0x5c1
 3414 04b9 6B000000 		.4byte	0x6b
 3415 04bd 02       		.uleb128 0x2
 3416 04be 91       		.byte	0x91
 3417 04bf 77       		.sleb128 -9
 3418 04c0 00       		.byte	0
 3419 04c1 13       		.uleb128 0x13
 3420 04c2 AA030000 		.4byte	.LASF78
 3421 04c6 01       		.byte	0x1
 3422 04c7 EE05     		.2byte	0x5ee
 3423 04c9 00000000 		.4byte	.LFB10
 3424 04cd 44000000 		.4byte	.LFE10-.LFB10
 3425 04d1 01       		.uleb128 0x1
 3426 04d2 9C       		.byte	0x9c
 3427 04d3 0D       		.uleb128 0xd
 3428 04d4 53010000 		.4byte	.LASF79
 3429 04d8 01       		.byte	0x1
 3430 04d9 0E06     		.2byte	0x60e
 3431 04db 00000000 		.4byte	.LFB11
 3432 04df 94000000 		.4byte	.LFE11-.LFB11
 3433 04e3 01       		.uleb128 0x1
 3434 04e4 9C       		.byte	0x9c
 3435 04e5 F9040000 		.4byte	0x4f9
 3436 04e9 12       		.uleb128 0x12
 3437 04ea D8040000 		.4byte	.LASF80
 3438 04ee 01       		.byte	0x1
 3439 04ef 0E06     		.2byte	0x60e
 3440 04f1 6B000000 		.4byte	0x6b
 3441 04f5 02       		.uleb128 0x2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 95


 3442 04f6 91       		.byte	0x91
 3443 04f7 77       		.sleb128 -9
 3444 04f8 00       		.byte	0
 3445 04f9 16       		.uleb128 0x16
 3446 04fa F9030000 		.4byte	.LASF81
 3447 04fe 01       		.byte	0x1
 3448 04ff 4006     		.2byte	0x640
 3449 0501 00000000 		.4byte	.LFB12
 3450 0505 80020000 		.4byte	.LFE12-.LFB12
 3451 0509 01       		.uleb128 0x1
 3452 050a 9C       		.byte	0x9c
 3453 050b 16       		.uleb128 0x16
 3454 050c 07000000 		.4byte	.LASF82
 3455 0510 01       		.byte	0x1
 3456 0511 BC06     		.2byte	0x6bc
 3457 0513 00000000 		.4byte	.LFB13
 3458 0517 8C010000 		.4byte	.LFE13-.LFB13
 3459 051b 01       		.uleb128 0x1
 3460 051c 9C       		.byte	0x9c
 3461 051d 15       		.uleb128 0x15
 3462 051e 20010000 		.4byte	.LASF83
 3463 0522 01       		.byte	0x1
 3464 0523 0207     		.2byte	0x702
 3465 0525 00000000 		.4byte	.LFB14
 3466 0529 D8000000 		.4byte	.LFE14-.LFB14
 3467 052d 01       		.uleb128 0x1
 3468 052e 9C       		.byte	0x9c
 3469 052f 15       		.uleb128 0x15
 3470 0530 BC010000 		.4byte	.LASF84
 3471 0534 01       		.byte	0x1
 3472 0535 3A07     		.2byte	0x73a
 3473 0537 00000000 		.4byte	.LFB15
 3474 053b 58000000 		.4byte	.LFE15-.LFB15
 3475 053f 01       		.uleb128 0x1
 3476 0540 9C       		.byte	0x9c
 3477 0541 17       		.uleb128 0x17
 3478 0542 6F050000 		.4byte	.LASF85
 3479 0546 01       		.byte	0x1
 3480 0547 1F       		.byte	0x1f
 3481 0548 D5020000 		.4byte	0x2d5
 3482 054c 05       		.uleb128 0x5
 3483 054d 03       		.byte	0x3
 3484 054e 00000000 		.4byte	cyPmBackup
 3485 0552 17       		.uleb128 0x17
 3486 0553 C4030000 		.4byte	.LASF86
 3487 0557 01       		.byte	0x1
 3488 0558 20       		.byte	0x20
 3489 0559 9A010000 		.4byte	0x19a
 3490 055d 05       		.uleb128 0x5
 3491 055e 03       		.byte	0x3
 3492 055f 30000000 		.4byte	cyPmClockBackup
 3493 0563 17       		.uleb128 0x17
 3494 0564 E4040000 		.4byte	.LASF87
 3495 0568 01       		.byte	0x1
 3496 0569 23       		.byte	0x23
 3497 056a 74050000 		.4byte	0x574
 3498 056e 05       		.uleb128 0x5
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 96


 3499 056f 03       		.byte	0x3
 3500 0570 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3501 0574 10       		.uleb128 0x10
 3502 0575 43030000 		.4byte	0x343
 3503 0579 00       		.byte	0
 3504              		.section	.debug_abbrev,"",%progbits
 3505              	.Ldebug_abbrev0:
 3506 0000 01       		.uleb128 0x1
 3507 0001 11       		.uleb128 0x11
 3508 0002 01       		.byte	0x1
 3509 0003 25       		.uleb128 0x25
 3510 0004 0E       		.uleb128 0xe
 3511 0005 13       		.uleb128 0x13
 3512 0006 0B       		.uleb128 0xb
 3513 0007 03       		.uleb128 0x3
 3514 0008 0E       		.uleb128 0xe
 3515 0009 1B       		.uleb128 0x1b
 3516 000a 0E       		.uleb128 0xe
 3517 000b 55       		.uleb128 0x55
 3518 000c 17       		.uleb128 0x17
 3519 000d 11       		.uleb128 0x11
 3520 000e 01       		.uleb128 0x1
 3521 000f 10       		.uleb128 0x10
 3522 0010 17       		.uleb128 0x17
 3523 0011 00       		.byte	0
 3524 0012 00       		.byte	0
 3525 0013 02       		.uleb128 0x2
 3526 0014 24       		.uleb128 0x24
 3527 0015 00       		.byte	0
 3528 0016 0B       		.uleb128 0xb
 3529 0017 0B       		.uleb128 0xb
 3530 0018 3E       		.uleb128 0x3e
 3531 0019 0B       		.uleb128 0xb
 3532 001a 03       		.uleb128 0x3
 3533 001b 0E       		.uleb128 0xe
 3534 001c 00       		.byte	0
 3535 001d 00       		.byte	0
 3536 001e 03       		.uleb128 0x3
 3537 001f 24       		.uleb128 0x24
 3538 0020 00       		.byte	0
 3539 0021 0B       		.uleb128 0xb
 3540 0022 0B       		.uleb128 0xb
 3541 0023 3E       		.uleb128 0x3e
 3542 0024 0B       		.uleb128 0xb
 3543 0025 03       		.uleb128 0x3
 3544 0026 08       		.uleb128 0x8
 3545 0027 00       		.byte	0
 3546 0028 00       		.byte	0
 3547 0029 04       		.uleb128 0x4
 3548 002a 16       		.uleb128 0x16
 3549 002b 00       		.byte	0
 3550 002c 03       		.uleb128 0x3
 3551 002d 0E       		.uleb128 0xe
 3552 002e 3A       		.uleb128 0x3a
 3553 002f 0B       		.uleb128 0xb
 3554 0030 3B       		.uleb128 0x3b
 3555 0031 05       		.uleb128 0x5
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 97


 3556 0032 49       		.uleb128 0x49
 3557 0033 13       		.uleb128 0x13
 3558 0034 00       		.byte	0
 3559 0035 00       		.byte	0
 3560 0036 05       		.uleb128 0x5
 3561 0037 35       		.uleb128 0x35
 3562 0038 00       		.byte	0
 3563 0039 49       		.uleb128 0x49
 3564 003a 13       		.uleb128 0x13
 3565 003b 00       		.byte	0
 3566 003c 00       		.byte	0
 3567 003d 06       		.uleb128 0x6
 3568 003e 13       		.uleb128 0x13
 3569 003f 01       		.byte	0x1
 3570 0040 03       		.uleb128 0x3
 3571 0041 0E       		.uleb128 0xe
 3572 0042 0B       		.uleb128 0xb
 3573 0043 0B       		.uleb128 0xb
 3574 0044 3A       		.uleb128 0x3a
 3575 0045 0B       		.uleb128 0xb
 3576 0046 3B       		.uleb128 0x3b
 3577 0047 0B       		.uleb128 0xb
 3578 0048 01       		.uleb128 0x1
 3579 0049 13       		.uleb128 0x13
 3580 004a 00       		.byte	0
 3581 004b 00       		.byte	0
 3582 004c 07       		.uleb128 0x7
 3583 004d 0D       		.uleb128 0xd
 3584 004e 00       		.byte	0
 3585 004f 03       		.uleb128 0x3
 3586 0050 0E       		.uleb128 0xe
 3587 0051 3A       		.uleb128 0x3a
 3588 0052 0B       		.uleb128 0xb
 3589 0053 3B       		.uleb128 0x3b
 3590 0054 0B       		.uleb128 0xb
 3591 0055 49       		.uleb128 0x49
 3592 0056 13       		.uleb128 0x13
 3593 0057 38       		.uleb128 0x38
 3594 0058 0B       		.uleb128 0xb
 3595 0059 00       		.byte	0
 3596 005a 00       		.byte	0
 3597 005b 08       		.uleb128 0x8
 3598 005c 0D       		.uleb128 0xd
 3599 005d 00       		.byte	0
 3600 005e 03       		.uleb128 0x3
 3601 005f 0E       		.uleb128 0xe
 3602 0060 3A       		.uleb128 0x3a
 3603 0061 0B       		.uleb128 0xb
 3604 0062 3B       		.uleb128 0x3b
 3605 0063 05       		.uleb128 0x5
 3606 0064 49       		.uleb128 0x49
 3607 0065 13       		.uleb128 0x13
 3608 0066 38       		.uleb128 0x38
 3609 0067 0B       		.uleb128 0xb
 3610 0068 00       		.byte	0
 3611 0069 00       		.byte	0
 3612 006a 09       		.uleb128 0x9
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 98


 3613 006b 13       		.uleb128 0x13
 3614 006c 01       		.byte	0x1
 3615 006d 03       		.uleb128 0x3
 3616 006e 0E       		.uleb128 0xe
 3617 006f 0B       		.uleb128 0xb
 3618 0070 0B       		.uleb128 0xb
 3619 0071 3A       		.uleb128 0x3a
 3620 0072 0B       		.uleb128 0xb
 3621 0073 3B       		.uleb128 0x3b
 3622 0074 05       		.uleb128 0x5
 3623 0075 01       		.uleb128 0x1
 3624 0076 13       		.uleb128 0x13
 3625 0077 00       		.byte	0
 3626 0078 00       		.byte	0
 3627 0079 0A       		.uleb128 0xa
 3628 007a 01       		.uleb128 0x1
 3629 007b 01       		.byte	0x1
 3630 007c 49       		.uleb128 0x49
 3631 007d 13       		.uleb128 0x13
 3632 007e 01       		.uleb128 0x1
 3633 007f 13       		.uleb128 0x13
 3634 0080 00       		.byte	0
 3635 0081 00       		.byte	0
 3636 0082 0B       		.uleb128 0xb
 3637 0083 21       		.uleb128 0x21
 3638 0084 00       		.byte	0
 3639 0085 49       		.uleb128 0x49
 3640 0086 13       		.uleb128 0x13
 3641 0087 2F       		.uleb128 0x2f
 3642 0088 0B       		.uleb128 0xb
 3643 0089 00       		.byte	0
 3644 008a 00       		.byte	0
 3645 008b 0C       		.uleb128 0xc
 3646 008c 2E       		.uleb128 0x2e
 3647 008d 00       		.byte	0
 3648 008e 3F       		.uleb128 0x3f
 3649 008f 19       		.uleb128 0x19
 3650 0090 03       		.uleb128 0x3
 3651 0091 0E       		.uleb128 0xe
 3652 0092 3A       		.uleb128 0x3a
 3653 0093 0B       		.uleb128 0xb
 3654 0094 3B       		.uleb128 0x3b
 3655 0095 0B       		.uleb128 0xb
 3656 0096 27       		.uleb128 0x27
 3657 0097 19       		.uleb128 0x19
 3658 0098 11       		.uleb128 0x11
 3659 0099 01       		.uleb128 0x1
 3660 009a 12       		.uleb128 0x12
 3661 009b 06       		.uleb128 0x6
 3662 009c 40       		.uleb128 0x40
 3663 009d 18       		.uleb128 0x18
 3664 009e 9642     		.uleb128 0x2116
 3665 00a0 19       		.uleb128 0x19
 3666 00a1 00       		.byte	0
 3667 00a2 00       		.byte	0
 3668 00a3 0D       		.uleb128 0xd
 3669 00a4 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 99


 3670 00a5 01       		.byte	0x1
 3671 00a6 3F       		.uleb128 0x3f
 3672 00a7 19       		.uleb128 0x19
 3673 00a8 03       		.uleb128 0x3
 3674 00a9 0E       		.uleb128 0xe
 3675 00aa 3A       		.uleb128 0x3a
 3676 00ab 0B       		.uleb128 0xb
 3677 00ac 3B       		.uleb128 0x3b
 3678 00ad 05       		.uleb128 0x5
 3679 00ae 27       		.uleb128 0x27
 3680 00af 19       		.uleb128 0x19
 3681 00b0 11       		.uleb128 0x11
 3682 00b1 01       		.uleb128 0x1
 3683 00b2 12       		.uleb128 0x12
 3684 00b3 06       		.uleb128 0x6
 3685 00b4 40       		.uleb128 0x40
 3686 00b5 18       		.uleb128 0x18
 3687 00b6 9642     		.uleb128 0x2116
 3688 00b8 19       		.uleb128 0x19
 3689 00b9 01       		.uleb128 0x1
 3690 00ba 13       		.uleb128 0x13
 3691 00bb 00       		.byte	0
 3692 00bc 00       		.byte	0
 3693 00bd 0E       		.uleb128 0xe
 3694 00be 34       		.uleb128 0x34
 3695 00bf 00       		.byte	0
 3696 00c0 03       		.uleb128 0x3
 3697 00c1 0E       		.uleb128 0xe
 3698 00c2 3A       		.uleb128 0x3a
 3699 00c3 0B       		.uleb128 0xb
 3700 00c4 3B       		.uleb128 0x3b
 3701 00c5 05       		.uleb128 0x5
 3702 00c6 49       		.uleb128 0x49
 3703 00c7 13       		.uleb128 0x13
 3704 00c8 02       		.uleb128 0x2
 3705 00c9 18       		.uleb128 0x18
 3706 00ca 00       		.byte	0
 3707 00cb 00       		.byte	0
 3708 00cc 0F       		.uleb128 0xf
 3709 00cd 34       		.uleb128 0x34
 3710 00ce 00       		.byte	0
 3711 00cf 03       		.uleb128 0x3
 3712 00d0 08       		.uleb128 0x8
 3713 00d1 3A       		.uleb128 0x3a
 3714 00d2 0B       		.uleb128 0xb
 3715 00d3 3B       		.uleb128 0x3b
 3716 00d4 05       		.uleb128 0x5
 3717 00d5 49       		.uleb128 0x49
 3718 00d6 13       		.uleb128 0x13
 3719 00d7 02       		.uleb128 0x2
 3720 00d8 18       		.uleb128 0x18
 3721 00d9 00       		.byte	0
 3722 00da 00       		.byte	0
 3723 00db 10       		.uleb128 0x10
 3724 00dc 26       		.uleb128 0x26
 3725 00dd 00       		.byte	0
 3726 00de 49       		.uleb128 0x49
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 100


 3727 00df 13       		.uleb128 0x13
 3728 00e0 00       		.byte	0
 3729 00e1 00       		.byte	0
 3730 00e2 11       		.uleb128 0x11
 3731 00e3 2E       		.uleb128 0x2e
 3732 00e4 01       		.byte	0x1
 3733 00e5 3F       		.uleb128 0x3f
 3734 00e6 19       		.uleb128 0x19
 3735 00e7 03       		.uleb128 0x3
 3736 00e8 0E       		.uleb128 0xe
 3737 00e9 3A       		.uleb128 0x3a
 3738 00ea 0B       		.uleb128 0xb
 3739 00eb 3B       		.uleb128 0x3b
 3740 00ec 05       		.uleb128 0x5
 3741 00ed 27       		.uleb128 0x27
 3742 00ee 19       		.uleb128 0x19
 3743 00ef 11       		.uleb128 0x11
 3744 00f0 01       		.uleb128 0x1
 3745 00f1 12       		.uleb128 0x12
 3746 00f2 06       		.uleb128 0x6
 3747 00f3 40       		.uleb128 0x40
 3748 00f4 18       		.uleb128 0x18
 3749 00f5 9742     		.uleb128 0x2117
 3750 00f7 19       		.uleb128 0x19
 3751 00f8 01       		.uleb128 0x1
 3752 00f9 13       		.uleb128 0x13
 3753 00fa 00       		.byte	0
 3754 00fb 00       		.byte	0
 3755 00fc 12       		.uleb128 0x12
 3756 00fd 05       		.uleb128 0x5
 3757 00fe 00       		.byte	0
 3758 00ff 03       		.uleb128 0x3
 3759 0100 0E       		.uleb128 0xe
 3760 0101 3A       		.uleb128 0x3a
 3761 0102 0B       		.uleb128 0xb
 3762 0103 3B       		.uleb128 0x3b
 3763 0104 05       		.uleb128 0x5
 3764 0105 49       		.uleb128 0x49
 3765 0106 13       		.uleb128 0x13
 3766 0107 02       		.uleb128 0x2
 3767 0108 18       		.uleb128 0x18
 3768 0109 00       		.byte	0
 3769 010a 00       		.byte	0
 3770 010b 13       		.uleb128 0x13
 3771 010c 2E       		.uleb128 0x2e
 3772 010d 00       		.byte	0
 3773 010e 3F       		.uleb128 0x3f
 3774 010f 19       		.uleb128 0x19
 3775 0110 03       		.uleb128 0x3
 3776 0111 0E       		.uleb128 0xe
 3777 0112 3A       		.uleb128 0x3a
 3778 0113 0B       		.uleb128 0xb
 3779 0114 3B       		.uleb128 0x3b
 3780 0115 05       		.uleb128 0x5
 3781 0116 27       		.uleb128 0x27
 3782 0117 19       		.uleb128 0x19
 3783 0118 11       		.uleb128 0x11
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 101


 3784 0119 01       		.uleb128 0x1
 3785 011a 12       		.uleb128 0x12
 3786 011b 06       		.uleb128 0x6
 3787 011c 40       		.uleb128 0x40
 3788 011d 18       		.uleb128 0x18
 3789 011e 9642     		.uleb128 0x2116
 3790 0120 19       		.uleb128 0x19
 3791 0121 00       		.byte	0
 3792 0122 00       		.byte	0
 3793 0123 14       		.uleb128 0x14
 3794 0124 2E       		.uleb128 0x2e
 3795 0125 01       		.byte	0x1
 3796 0126 3F       		.uleb128 0x3f
 3797 0127 19       		.uleb128 0x19
 3798 0128 03       		.uleb128 0x3
 3799 0129 0E       		.uleb128 0xe
 3800 012a 3A       		.uleb128 0x3a
 3801 012b 0B       		.uleb128 0xb
 3802 012c 3B       		.uleb128 0x3b
 3803 012d 05       		.uleb128 0x5
 3804 012e 27       		.uleb128 0x27
 3805 012f 19       		.uleb128 0x19
 3806 0130 49       		.uleb128 0x49
 3807 0131 13       		.uleb128 0x13
 3808 0132 11       		.uleb128 0x11
 3809 0133 01       		.uleb128 0x1
 3810 0134 12       		.uleb128 0x12
 3811 0135 06       		.uleb128 0x6
 3812 0136 40       		.uleb128 0x40
 3813 0137 18       		.uleb128 0x18
 3814 0138 9642     		.uleb128 0x2116
 3815 013a 19       		.uleb128 0x19
 3816 013b 01       		.uleb128 0x1
 3817 013c 13       		.uleb128 0x13
 3818 013d 00       		.byte	0
 3819 013e 00       		.byte	0
 3820 013f 15       		.uleb128 0x15
 3821 0140 2E       		.uleb128 0x2e
 3822 0141 00       		.byte	0
 3823 0142 03       		.uleb128 0x3
 3824 0143 0E       		.uleb128 0xe
 3825 0144 3A       		.uleb128 0x3a
 3826 0145 0B       		.uleb128 0xb
 3827 0146 3B       		.uleb128 0x3b
 3828 0147 05       		.uleb128 0x5
 3829 0148 27       		.uleb128 0x27
 3830 0149 19       		.uleb128 0x19
 3831 014a 11       		.uleb128 0x11
 3832 014b 01       		.uleb128 0x1
 3833 014c 12       		.uleb128 0x12
 3834 014d 06       		.uleb128 0x6
 3835 014e 40       		.uleb128 0x40
 3836 014f 18       		.uleb128 0x18
 3837 0150 9642     		.uleb128 0x2116
 3838 0152 19       		.uleb128 0x19
 3839 0153 00       		.byte	0
 3840 0154 00       		.byte	0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 102


 3841 0155 16       		.uleb128 0x16
 3842 0156 2E       		.uleb128 0x2e
 3843 0157 00       		.byte	0
 3844 0158 03       		.uleb128 0x3
 3845 0159 0E       		.uleb128 0xe
 3846 015a 3A       		.uleb128 0x3a
 3847 015b 0B       		.uleb128 0xb
 3848 015c 3B       		.uleb128 0x3b
 3849 015d 05       		.uleb128 0x5
 3850 015e 27       		.uleb128 0x27
 3851 015f 19       		.uleb128 0x19
 3852 0160 11       		.uleb128 0x11
 3853 0161 01       		.uleb128 0x1
 3854 0162 12       		.uleb128 0x12
 3855 0163 06       		.uleb128 0x6
 3856 0164 40       		.uleb128 0x40
 3857 0165 18       		.uleb128 0x18
 3858 0166 9742     		.uleb128 0x2117
 3859 0168 19       		.uleb128 0x19
 3860 0169 00       		.byte	0
 3861 016a 00       		.byte	0
 3862 016b 17       		.uleb128 0x17
 3863 016c 34       		.uleb128 0x34
 3864 016d 00       		.byte	0
 3865 016e 03       		.uleb128 0x3
 3866 016f 0E       		.uleb128 0xe
 3867 0170 3A       		.uleb128 0x3a
 3868 0171 0B       		.uleb128 0xb
 3869 0172 3B       		.uleb128 0x3b
 3870 0173 0B       		.uleb128 0xb
 3871 0174 49       		.uleb128 0x49
 3872 0175 13       		.uleb128 0x13
 3873 0176 02       		.uleb128 0x2
 3874 0177 18       		.uleb128 0x18
 3875 0178 00       		.byte	0
 3876 0179 00       		.byte	0
 3877 017a 00       		.byte	0
 3878              		.section	.debug_aranges,"",%progbits
 3879 0000 94000000 		.4byte	0x94
 3880 0004 0200     		.2byte	0x2
 3881 0006 00000000 		.4byte	.Ldebug_info0
 3882 000a 04       		.byte	0x4
 3883 000b 00       		.byte	0
 3884 000c 0000     		.2byte	0
 3885 000e 0000     		.2byte	0
 3886 0010 00000000 		.4byte	.LFB0
 3887 0014 80020000 		.4byte	.LFE0-.LFB0
 3888 0018 00000000 		.4byte	.LFB1
 3889 001c F0020000 		.4byte	.LFE1-.LFB1
 3890 0020 00000000 		.4byte	.LFB2
 3891 0024 B0000000 		.4byte	.LFE2-.LFB2
 3892 0028 00000000 		.4byte	.LFB3
 3893 002c 64010000 		.4byte	.LFE3-.LFB3
 3894 0030 00000000 		.4byte	.LFB4
 3895 0034 0E000000 		.4byte	.LFE4-.LFB4
 3896 0038 00000000 		.4byte	.LFB5
 3897 003c 58010000 		.4byte	.LFE5-.LFB5
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 103


 3898 0040 00000000 		.4byte	.LFB6
 3899 0044 5C000000 		.4byte	.LFE6-.LFB6
 3900 0048 00000000 		.4byte	.LFB7
 3901 004c E8000000 		.4byte	.LFE7-.LFB7
 3902 0050 00000000 		.4byte	.LFB8
 3903 0054 78000000 		.4byte	.LFE8-.LFB8
 3904 0058 00000000 		.4byte	.LFB9
 3905 005c 94000000 		.4byte	.LFE9-.LFB9
 3906 0060 00000000 		.4byte	.LFB10
 3907 0064 44000000 		.4byte	.LFE10-.LFB10
 3908 0068 00000000 		.4byte	.LFB11
 3909 006c 94000000 		.4byte	.LFE11-.LFB11
 3910 0070 00000000 		.4byte	.LFB12
 3911 0074 80020000 		.4byte	.LFE12-.LFB12
 3912 0078 00000000 		.4byte	.LFB13
 3913 007c 8C010000 		.4byte	.LFE13-.LFB13
 3914 0080 00000000 		.4byte	.LFB14
 3915 0084 D8000000 		.4byte	.LFE14-.LFB14
 3916 0088 00000000 		.4byte	.LFB15
 3917 008c 58000000 		.4byte	.LFE15-.LFB15
 3918 0090 00000000 		.4byte	0
 3919 0094 00000000 		.4byte	0
 3920              		.section	.debug_ranges,"",%progbits
 3921              	.Ldebug_ranges0:
 3922 0000 00000000 		.4byte	.LFB0
 3923 0004 80020000 		.4byte	.LFE0
 3924 0008 00000000 		.4byte	.LFB1
 3925 000c F0020000 		.4byte	.LFE1
 3926 0010 00000000 		.4byte	.LFB2
 3927 0014 B0000000 		.4byte	.LFE2
 3928 0018 00000000 		.4byte	.LFB3
 3929 001c 64010000 		.4byte	.LFE3
 3930 0020 00000000 		.4byte	.LFB4
 3931 0024 0E000000 		.4byte	.LFE4
 3932 0028 00000000 		.4byte	.LFB5
 3933 002c 58010000 		.4byte	.LFE5
 3934 0030 00000000 		.4byte	.LFB6
 3935 0034 5C000000 		.4byte	.LFE6
 3936 0038 00000000 		.4byte	.LFB7
 3937 003c E8000000 		.4byte	.LFE7
 3938 0040 00000000 		.4byte	.LFB8
 3939 0044 78000000 		.4byte	.LFE8
 3940 0048 00000000 		.4byte	.LFB9
 3941 004c 94000000 		.4byte	.LFE9
 3942 0050 00000000 		.4byte	.LFB10
 3943 0054 44000000 		.4byte	.LFE10
 3944 0058 00000000 		.4byte	.LFB11
 3945 005c 94000000 		.4byte	.LFE11
 3946 0060 00000000 		.4byte	.LFB12
 3947 0064 80020000 		.4byte	.LFE12
 3948 0068 00000000 		.4byte	.LFB13
 3949 006c 8C010000 		.4byte	.LFE13
 3950 0070 00000000 		.4byte	.LFB14
 3951 0074 D8000000 		.4byte	.LFE14
 3952 0078 00000000 		.4byte	.LFB15
 3953 007c 58000000 		.4byte	.LFE15
 3954 0080 00000000 		.4byte	0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 104


 3955 0084 00000000 		.4byte	0
 3956              		.section	.debug_line,"",%progbits
 3957              	.Ldebug_line0:
 3958 0000 81030000 		.section	.debug_str,"MS",%progbits,1
 3958      02004B00 
 3958      00000201 
 3958      FB0E0D00 
 3958      01010101 
 3959              	.LASF10:
 3960 0000 75696E74 		.ascii	"uint16\000"
 3960      313600
 3961              	.LASF82:
 3962 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3962      48696253 
 3962      6C705265 
 3962      73746F72 
 3962      6500
 3963              	.LASF44:
 3964 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3964      75705472 
 3964      696D3000 
 3965              	.LASF45:
 3966 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3966      75705472 
 3966      696D3100 
 3967              	.LASF46:
 3968 0031 77616B65 		.ascii	"wakeupTrim3\000"
 3968      75705472 
 3968      696D3300 
 3969              	.LASF21:
 3970 003d 6D617374 		.ascii	"masterClkSrc\000"
 3970      6572436C 
 3970      6B537263 
 3970      00
 3971              	.LASF88:
 3972 004a 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3972      43313120 
 3972      352E342E 
 3972      31203230 
 3972      31363036 
 3973 007d 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 3973      20726576 
 3973      6973696F 
 3973      6E203233 
 3973      37373135 
 3974 00b0 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3974      66756E63 
 3974      74696F6E 
 3974      2D736563 
 3974      74696F6E 
 3975              	.LASF58:
 3976 00d8 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3976      4D5F4241 
 3976      434B5550 
 3976      5F535452 
 3976      55435400 
 3977              	.LASF29:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 105


 3978 00ec 636C6B53 		.ascii	"clkSyncDiv\000"
 3978      796E6344 
 3978      697600
 3979              	.LASF62:
 3980 00f7 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3980      52657374 
 3980      6F726543 
 3980      6C6F636B 
 3980      7300
 3981              	.LASF7:
 3982 0109 6C6F6E67 		.ascii	"long long unsigned int\000"
 3982      206C6F6E 
 3982      6720756E 
 3982      7369676E 
 3982      65642069 
 3983              	.LASF83:
 3984 0120 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3984      4876694C 
 3984      76695361 
 3984      76654469 
 3984      7361626C 
 3985              	.LASF73:
 3986 0136 746D7053 		.ascii	"tmpStatus\000"
 3986      74617475 
 3986      7300
 3987              	.LASF51:
 3988 0140 6C766961 		.ascii	"lviaTrip\000"
 3988      54726970 
 3988      00
 3989              	.LASF23:
 3990 0149 696D6F55 		.ascii	"imoUsbClk\000"
 3990      7362436C 
 3990      6B00
 3991              	.LASF79:
 3992 0153 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3992      46747753 
 3992      6574496E 
 3992      74657276 
 3992      616C00
 3993              	.LASF52:
 3994 0166 68766961 		.ascii	"hviaEn\000"
 3994      456E00
 3995              	.LASF37:
 3996 016d 696C6F50 		.ascii	"iloPowerMode\000"
 3996      6F776572 
 3996      4D6F6465 
 3996      00
 3997              	.LASF6:
 3998 017a 6C6F6E67 		.ascii	"long long int\000"
 3998      206C6F6E 
 3998      6720696E 
 3998      7400
 3999              	.LASF0:
 4000 0188 7369676E 		.ascii	"signed char\000"
 4000      65642063 
 4000      68617200 
 4001              	.LASF30:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 106


 4002 0194 636C6B42 		.ascii	"clkBusDiv\000"
 4002      75734469 
 4002      7600
 4003              	.LASF67:
 4004 019e 696E7465 		.ascii	"interruptState\000"
 4004      72727570 
 4004      74537461 
 4004      746500
 4005              	.LASF28:
 4006 01ad 696D6F32 		.ascii	"imo2x\000"
 4006      7800
 4007              	.LASF4:
 4008 01b3 6C6F6E67 		.ascii	"long int\000"
 4008      20696E74 
 4008      00
 4009              	.LASF84:
 4010 01bc 4379506D 		.ascii	"CyPmHviLviRestore\000"
 4010      4876694C 
 4010      76695265 
 4010      73746F72 
 4010      6500
 4011              	.LASF9:
 4012 01ce 75696E74 		.ascii	"uint8\000"
 4012      3800
 4013              	.LASF13:
 4014 01d4 646F7562 		.ascii	"double\000"
 4014      6C6500
 4015              	.LASF11:
 4016 01db 75696E74 		.ascii	"uint32\000"
 4016      333200
 4017              	.LASF32:
 4018 01e2 786D687A 		.ascii	"xmhzEnableState\000"
 4018      456E6162 
 4018      6C655374 
 4018      61746500 
 4019              	.LASF75:
 4020 01f2 4379506D 		.ascii	"CyPmHibRestore\000"
 4020      48696252 
 4020      6573746F 
 4020      726500
 4021              	.LASF71:
 4022 0201 6D61736B 		.ascii	"mask\000"
 4022      00
 4023              	.LASF55:
 4024 0206 696D6F41 		.ascii	"imoActFreq\000"
 4024      63744672 
 4024      657100
 4025              	.LASF8:
 4026 0211 756E7369 		.ascii	"unsigned int\000"
 4026      676E6564 
 4026      20696E74 
 4026      00
 4027              	.LASF47:
 4028 021e 73636374 		.ascii	"scctData\000"
 4028      44617461 
 4028      00
 4029              	.LASF22:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 107


 4030 0227 696D6F46 		.ascii	"imoFreq\000"
 4030      72657100 
 4031              	.LASF5:
 4032 022f 6C6F6E67 		.ascii	"long unsigned int\000"
 4032      20756E73 
 4032      69676E65 
 4032      6420696E 
 4032      7400
 4033              	.LASF48:
 4034 0241 6C766964 		.ascii	"lvidEn\000"
 4034      456E00
 4035              	.LASF35:
 4036 0248 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 4036      436C6F63 
 4036      6B426163 
 4036      6B757053 
 4036      74727563 
 4037              	.LASF36:
 4038 025e 6379506D 		.ascii	"cyPmBackupStruct\000"
 4038      4261636B 
 4038      75705374 
 4038      72756374 
 4038      00
 4039              	.LASF34:
 4040 026f 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4040      4D5F434C 
 4040      4F434B5F 
 4040      4241434B 
 4040      55505F53 
 4041              	.LASF3:
 4042 0289 73686F72 		.ascii	"short unsigned int\000"
 4042      7420756E 
 4042      7369676E 
 4042      65642069 
 4042      6E7400
 4043              	.LASF77:
 4044 029c 63747749 		.ascii	"ctwInterval\000"
 4044      6E746572 
 4044      76616C00 
 4045              	.LASF89:
 4046 02a8 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 4046      72617465 
 4046      645F536F 
 4046      75726365 
 4046      5C50536F 
 4047              	.LASF41:
 4048 02c6 77616B65 		.ascii	"wakeupCfg0\000"
 4048      75704366 
 4048      673000
 4049              	.LASF42:
 4050 02d1 77616B65 		.ascii	"wakeupCfg1\000"
 4050      75704366 
 4050      673100
 4051              	.LASF43:
 4052 02dc 77616B65 		.ascii	"wakeupCfg2\000"
 4052      75704366 
 4052      673200
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 108


 4053              	.LASF60:
 4054 02e7 636C6B42 		.ascii	"clkBusDivTmp\000"
 4054      75734469 
 4054      76546D70 
 4054      00
 4055              	.LASF57:
 4056 02f4 626F6F73 		.ascii	"boostRefExt\000"
 4056      74526566 
 4056      45787400 
 4057              	.LASF27:
 4058 0300 636C6B49 		.ascii	"clkImoSrc\000"
 4058      6D6F5372 
 4058      6300
 4059              	.LASF68:
 4060 030a 4379506D 		.ascii	"CyPmSaveClocks\000"
 4060      53617665 
 4060      436C6F63 
 4060      6B7300
 4061              	.LASF40:
 4062 0319 736C7054 		.ascii	"slpTrBypass\000"
 4062      72427970 
 4062      61737300 
 4063              	.LASF18:
 4064 0325 73697A65 		.ascii	"sizetype\000"
 4064      74797065 
 4064      00
 4065              	.LASF70:
 4066 032e 4379506D 		.ascii	"CyPmHibernateEx\000"
 4066      48696265 
 4066      726E6174 
 4066      65457800 
 4067              	.LASF17:
 4068 033e 6C6F6E67 		.ascii	"long double\000"
 4068      20646F75 
 4068      626C6500 
 4069              	.LASF61:
 4070 034a 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4070      496D6F46 
 4070      7265714D 
 4070      687A3252 
 4070      656700
 4071              	.LASF19:
 4072 035d 656E436C 		.ascii	"enClkA\000"
 4072      6B4100
 4073              	.LASF20:
 4074 0364 656E436C 		.ascii	"enClkD\000"
 4074      6B4400
 4075              	.LASF65:
 4076 036b 77616B65 		.ascii	"wakeupSource\000"
 4076      7570536F 
 4076      75726365 
 4076      00
 4077              	.LASF26:
 4078 0378 696D6F43 		.ascii	"imoClkSrc\000"
 4078      6C6B5372 
 4078      6300
 4079              	.LASF12:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 109


 4080 0382 666C6F61 		.ascii	"float\000"
 4080      7400
 4081              	.LASF66:
 4082 0388 4379506D 		.ascii	"CyPmSleep\000"
 4082      536C6565 
 4082      7000
 4083              	.LASF53:
 4084 0392 6C766964 		.ascii	"lvidRst\000"
 4084      52737400 
 4085              	.LASF63:
 4086 039a 4379506D 		.ascii	"CyPmAltAct\000"
 4086      416C7441 
 4086      637400
 4087              	.LASF16:
 4088 03a5 72656738 		.ascii	"reg8\000"
 4088      00
 4089              	.LASF78:
 4090 03aa 4379506D 		.ascii	"CyPmOppsSet\000"
 4090      4F707073 
 4090      53657400 
 4091              	.LASF1:
 4092 03b6 756E7369 		.ascii	"unsigned char\000"
 4092      676E6564 
 4092      20636861 
 4092      7200
 4093              	.LASF86:
 4094 03c4 6379506D 		.ascii	"cyPmClockBackup\000"
 4094      436C6F63 
 4094      6B426163 
 4094      6B757000 
 4095              	.LASF31:
 4096 03d4 706C6C45 		.ascii	"pllEnableState\000"
 4096      6E61626C 
 4096      65537461 
 4096      746500
 4097              	.LASF38:
 4098 03e3 696C6F31 		.ascii	"ilo1kEnable\000"
 4098      6B456E61 
 4098      626C6500 
 4099              	.LASF2:
 4100 03ef 73686F72 		.ascii	"short int\000"
 4100      7420696E 
 4100      7400
 4101              	.LASF81:
 4102 03f9 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4102      48696253 
 4102      6C705361 
 4102      76655365 
 4102      7400
 4103              	.LASF90:
 4104 040b 433A5C55 		.ascii	"C:\\Users\\Admin\\Dropbox\\My PC (DESKTOP-JTCBHVV)\\"
 4104      73657273 
 4104      5C41646D 
 4104      696E5C44 
 4104      726F7062 
 4105 043a 446F776E 		.ascii	"Downloads\\fw comp\\firmware_binaries_Firmware for "
 4105      6C6F6164 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 110


 4105      735C6677 
 4105      20636F6D 
 4105      705C6669 
 4106 046b 53686F6E 		.ascii	"ShonitV2.2 PCB AI100 N_seriesV2.4_devlopment\\Desig"
 4106      69745632 
 4106      2E322050 
 4106      43422041 
 4106      49313030 
 4107 049d 6E30312E 		.ascii	"n01.cydsn\000"
 4107      63796473 
 4107      6E00
 4108              	.LASF39:
 4109 04a7 696C6F31 		.ascii	"ilo100kEnable\000"
 4109      30306B45 
 4109      6E61626C 
 4109      6500
 4110              	.LASF14:
 4111 04b5 63686172 		.ascii	"char\000"
 4111      00
 4112              	.LASF56:
 4113 04ba 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4113      63744672 
 4113      65713132 
 4113      4D687A00 
 4114              	.LASF69:
 4115 04ca 4379506D 		.ascii	"CyPmHibernate\000"
 4115      48696265 
 4115      726E6174 
 4115      6500
 4116              	.LASF80:
 4117 04d8 66747749 		.ascii	"ftwInterval\000"
 4117      6E746572 
 4117      76616C00 
 4118              	.LASF87:
 4119 04e4 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4119      496D6F46 
 4119      72657152 
 4119      6567324D 
 4119      687A00
 4120              	.LASF91:
 4121 04f7 4379506D 		.ascii	"CyPmReadStatus\000"
 4121      52656164 
 4121      53746174 
 4121      757300
 4122              	.LASF33:
 4123 0506 636C6B44 		.ascii	"clkDistDelay\000"
 4123      69737444 
 4123      656C6179 
 4123      00
 4124              	.LASF76:
 4125 0513 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4125      43747753 
 4125      6574496E 
 4125      74657276 
 4125      616C00
 4126              	.LASF59:
 4127 0526 73746174 		.ascii	"status\000"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccrIf1na.s 			page 111


 4127      757300
 4128              	.LASF50:
 4129 052d 6C766961 		.ascii	"lviaEn\000"
 4129      456E00
 4130              	.LASF74:
 4131 0534 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4131      48696253 
 4131      61766553 
 4131      657400
 4132              	.LASF64:
 4133 0543 77616B65 		.ascii	"wakeupTime\000"
 4133      75705469 
 4133      6D6500
 4134              	.LASF15:
 4135 054e 63797374 		.ascii	"cystatus\000"
 4135      61747573 
 4135      00
 4136              	.LASF24:
 4137 0557 666C6173 		.ascii	"flashWaitCycles\000"
 4137      68576169 
 4137      74437963 
 4137      6C657300 
 4138              	.LASF54:
 4139 0567 6C766961 		.ascii	"lviaRst\000"
 4139      52737400 
 4140              	.LASF85:
 4141 056f 6379506D 		.ascii	"cyPmBackup\000"
 4141      4261636B 
 4141      757000
 4142              	.LASF49:
 4143 057a 6C766964 		.ascii	"lvidTrip\000"
 4143      54726970 
 4143      00
 4144              	.LASF25:
 4145 0583 696D6F45 		.ascii	"imoEnable\000"
 4145      6E61626C 
 4145      6500
 4146              	.LASF72:
 4147 058d 696E7465 		.ascii	"interruptStatus\000"
 4147      72727570 
 4147      74537461 
 4147      74757300 
 4148              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
