[{"DBLP title": "Application and realization of gateways between conventional automotive and IP/ethernet-based networks.", "DBLP authors": ["Helge Zinner", "Josef N\u00f6bauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "year": 2011, "MAG papers": [{"PaperId": 2140880242, "PaperTitle": "application and realization of gateways between conventional automotive and ip ethernet based networks", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"continental automotive systems": 3.0}}], "source": "ES"}, {"DBLP title": "Challenges in a future IP/ethernet-based in-car network for real-time applications.", "DBLP authors": ["Hyung-Taek Lim", "Lars V\u00f6lker", "Daniel Herrscher"], "year": 2011, "MAG papers": [{"PaperId": 2119014093, "PaperTitle": "challenges in a future ip ethernet based in car network for real time applications", "Year": 2011, "CitationCount": 77, "EstimatedCitation": 116, "Affiliations": {"bmw": 3.0}}], "source": "ES"}, {"DBLP title": "Rigorous model-based design & verification flow for in-vehicle software.", "DBLP authors": ["S. Ramesh", "Ambar A. Gadkari"], "year": 2011, "MAG papers": [{"PaperId": 2153284512, "PaperTitle": "rigorous model based design verification flow for in vehicle software", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"general motors": 2.0}}], "source": "ES"}, {"DBLP title": "MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems.", "DBLP authors": ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "year": 2011, "MAG papers": [{"PaperId": 2109831069, "PaperTitle": "mnftl an efficient flash translation layer for mlc nand flash memory storage systems", "Year": 2011, "CitationCount": 94, "EstimatedCitation": 115, "Affiliations": {"hong kong polytechnic university": 4.0}}], "source": "ES"}, {"DBLP title": "Plugging versus logging: a new approach to write buffer management for solid-state disks.", "DBLP authors": ["Li-Pin Chang", "You-Chiuan Su"], "year": 2011, "MAG papers": [{"PaperId": 2125682113, "PaperTitle": "plugging versus logging a new approach to write buffer management for solid state disks", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "A version-based strategy for reliability enhancement of flash file systems.", "DBLP authors": ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "year": 2011, "MAG papers": [{"PaperId": 2133208915, "PaperTitle": "a version based strategy for reliability enhancement of flash file systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national taiwan university": 3.0, "university of minnesota": 1.0, "national taipei university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding the impact of power loss on flash memory.", "DBLP authors": ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "year": 2011, "MAG papers": [{"PaperId": 2135188155, "PaperTitle": "understanding the impact of power loss on flash memory", "Year": 2011, "CitationCount": 65, "EstimatedCitation": 76, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification.", "DBLP authors": ["Yanzhi Wang", "Qing Xie", "Ahmed Chiheb Ammari", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2124086785, "PaperTitle": "deriving a near optimal power management policy using model free reinforcement learning and bayesian classification", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 76, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs.", "DBLP authors": ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "year": 2011, "MAG papers": [{"PaperId": 2131756830, "PaperTitle": "powerdepot integrating ip based power modeling with esl power analysis for multi core soc designs", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national tsing hua university": 4.0, "industrial technology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic voltage scaling of OLED displays.", "DBLP authors": ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2154486703, "PaperTitle": "dynamic voltage scaling of oled displays", "Year": 2011, "CitationCount": 82, "EstimatedCitation": 109, "Affiliations": {"seoul national university": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Power management of hybrid DRAM/PRAM-based main memory.", "DBLP authors": ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "year": 2011, "MAG papers": [{"PaperId": 2163083688, "PaperTitle": "power management of hybrid dram pram based main memory", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 102, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "To DFM or not to DFM?", "DBLP authors": ["Wing Chiu Tam", "R. D. (Shawn) Blanton"], "year": 2011, "MAG papers": [{"PaperId": 2147068791, "PaperTitle": "to dfm or not to dfm", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Self-aligned double patterning decomposition for overlay minimization and hot spot detection.", "DBLP authors": ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "year": 2011, "MAG papers": [{"PaperId": 2107458461, "PaperTitle": "self aligned double patterning decomposition for overlay minimization and hot spot detection", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"university of illinois at urbana champaign": 3.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical characterization of standard cells using design of experiments with response surface modeling.", "DBLP authors": ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "year": 2011, "MAG papers": [{"PaperId": 2152252940, "PaperTitle": "statistical characterization of standard cells using design of experiments with response surface modeling", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imec": 3.0}}], "source": "ES"}, {"DBLP title": "Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries.", "DBLP authors": ["Nikolai Ryzhenko", "Steven Burns"], "year": 2011, "MAG papers": [{"PaperId": 2137061498, "PaperTitle": "physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Dimetrodon: processor-level preventive thermal management via idle cycle injection.", "DBLP authors": ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "year": 2011, "MAG papers": [{"PaperId": 2153114155, "PaperTitle": "dimetrodon processor level preventive thermal management via idle cycle injection", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 59, "Affiliations": {"harvard university": 5.0}}], "source": "ES"}, {"DBLP title": "Dynamic thermal management for multimedia applications using machine learning.", "DBLP authors": ["Yang Ge", "Qinru Qiu"], "year": 2011, "MAG papers": [{"PaperId": 2119372557, "PaperTitle": "dynamic thermal management for multimedia applications using machine learning", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 52, "Affiliations": {"binghamton university": 2.0}}], "source": "ES"}, {"DBLP title": "Improved post-silicon power modeling using AC lock-in techniques.", "DBLP authors": ["Abdullah Nazma Nowroz", "Gary Woods", "Sherief Reda"], "year": 2011, "MAG papers": [{"PaperId": 1999232629, "PaperTitle": "improved post silicon power modeling using ac lock in techniques", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"brown university": 2.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal signature: a simple yet accurate thermal index for floorplan optimization.", "DBLP authors": ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "year": 2011, "MAG papers": [{"PaperId": 2115579541, "PaperTitle": "thermal signature a simple yet accurate thermal index for floorplan optimization", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of minnesota": 1.0, "kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling adaptive streaming applications with parameterized polyhedral process networks.", "DBLP authors": ["Jiali Teddy Zhai", "Hristo Nikolov", "Todor P. Stefanov"], "year": 2011, "MAG papers": [{"PaperId": 2118271916, "PaperTitle": "modeling adaptive streaming applications with parameterized polyhedral process networks", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"leiden university": 3.0}}], "source": "ES"}, {"DBLP title": "Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2011, "MAG papers": [{"PaperId": 2170808459, "PaperTitle": "compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "CuMAPz: a tool to analyze memory access patterns in CUDA.", "DBLP authors": ["Yooseong Kim", "Aviral Shrivastava"], "year": 2011, "MAG papers": [{"PaperId": 2153667821, "PaperTitle": "cumapz a tool to analyze memory access patterns in cuda", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies.", "DBLP authors": ["Nabeel Iqbal", "Muhammad Adnan Siddique", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2162140899, "PaperTitle": "seal soft error aware low power scheduling by monte carlo state space under the influence of stochastic spatial and temporal dependencies", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous functional and timing ECO.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2011, "MAG papers": [{"PaperId": 2116479833, "PaperTitle": "simultaneous functional and timing eco", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national taiwan university": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Interpolation-based incremental ECO synthesis for multi-error logic rectification.", "DBLP authors": ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang (Ric) Huang"], "year": 2011, "MAG papers": [{"PaperId": 2148392148, "PaperTitle": "interpolation based incremental eco synthesis for multi error logic rectification", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimal multi-domain clock skew scheduling.", "DBLP authors": ["Li Li", "Yinghai Lu", "Hai Zhou"], "year": 2011, "MAG papers": [{"PaperId": 2149116320, "PaperTitle": "optimal multi domain clock skew scheduling", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "Re-synthesis for cost-efficient circuit-level timing speculation.", "DBLP authors": ["Yuxi Liu", "Feng Yuan", "Qiang Xu"], "year": 2011, "MAG papers": [{"PaperId": 2124429975, "PaperTitle": "re synthesis for cost efficient circuit level timing speculation", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"the chinese university of hong kong": 3.0}}, {"PaperId": 2442930854, "PaperTitle": "re synthesis for cost efficient circuit level timing speculation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles.", "DBLP authors": ["Tao Huang", "Evangeline F. Y. Young"], "year": 2011, "MAG papers": [{"PaperId": 2105217707, "PaperTitle": "an exact algorithm for the construction of rectilinear steiner minimum trees among complex obstacles", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Gridless pin access in detailed routing.", "DBLP authors": ["Tim Nieberg"], "year": 2011, "MAG papers": [{"PaperId": 2163105316, "PaperTitle": "gridless pin access in detailed routing", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of bonn": 1.0}}], "source": "ES"}, {"DBLP title": "An optimal algorithm for layer assignment of bus escape routing on PCBs.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young", "Martin D. F. Wong"], "year": 2011, "MAG papers": [{"PaperId": 2143764757, "PaperTitle": "an optimal algorithm for layer assignment of bus escape routing on pcbs", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of illinois at urbana champaign": 2.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "A distributed algorithm for layout geometry operations.", "DBLP authors": ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "year": 2011, "MAG papers": [{"PaperId": 2127457705, "PaperTitle": "a distributed algorithm for layout geometry operations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 2.0, "national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC.", "DBLP authors": ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 2124955733, "PaperTitle": "tsv stress aware full chip mechanical reliability analysis and optimization for 3d ic", "Year": 2011, "CitationCount": 72, "EstimatedCitation": 110, "Affiliations": {"georgia institute of technology": 2.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid modeling of non-stationary process variations.", "DBLP authors": ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "year": 2011, "MAG papers": [{"PaperId": 2171334868, "PaperTitle": "hybrid modeling of non stationary process variations", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient SRAM failure rate prediction via Gibbs sampling.", "DBLP authors": ["Changdao Dong", "Xin Li"], "year": 2011, "MAG papers": [{"PaperId": 2169189905, "PaperTitle": "efficient sram failure rate prediction via gibbs sampling", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 56, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects.", "DBLP authors": ["Wenwen Chai", "Dan Jiao"], "year": 2011, "MAG papers": [{"PaperId": 2163219666, "PaperTitle": "direct matrix solution of linear complexity for surface integral equation based impedance extraction of high bandwidth interconnects", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "3D integration for energy efficient system design.", "DBLP authors": ["Shekhar Borkar"], "year": 2011, "MAG papers": [{"PaperId": 2186975099, "PaperTitle": "3d integration for energy efficient system design", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2142850400, "PaperTitle": "3d integration for energy efficient system design", "Year": 2011, "CitationCount": 78, "EstimatedCitation": 120, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Applications driving 3D integration and corresponding manufacturing challenges.", "DBLP authors": ["Rasit Onur Topaloglu"], "year": 2011, "MAG papers": [{"PaperId": 2103839710, "PaperTitle": "applications driving 3d integration and corresponding manufacturing challenges", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Test-case generation for embedded simulink via formal concept analysis.", "DBLP authors": ["Nannan He", "Philipp R\u00fcmmer", "Daniel Kroening"], "year": 2011, "MAG papers": [{"PaperId": 2158475682, "PaperTitle": "test case generation for embedded simulink via formal concept analysis", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 73, "Affiliations": {"university of oxford": 2.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "A first step towards automatic application of power analysis countermeasures.", "DBLP authors": ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Fran\u00e7ois-Xavier Standaert", "Paolo Ienne"], "year": 2011, "MAG papers": [{"PaperId": 2117290716, "PaperTitle": "a first step towards automatic application of power analysis countermeasures", "Year": 2011, "CitationCount": 73, "EstimatedCitation": 100, "Affiliations": {"university of california riverside": 1.0, "universite catholique de louvain": 2.0}}], "source": "ES"}, {"DBLP title": "TPM-SIM: a framework for performance evaluation of trusted platform modules.", "DBLP authors": ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2011, "MAG papers": [{"PaperId": 2163671636, "PaperTitle": "tpm sim a framework for performance evaluation of trusted platform modules", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"binghamton university": 5.0}}], "source": "ES"}, {"DBLP title": "Differential public physically unclonable functions: architecture and applications.", "DBLP authors": ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "year": 2011, "MAG papers": [{"PaperId": 2119373203, "PaperTitle": "differential public physically unclonable functions architecture and applications", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 70, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Integrated circuit security techniques using variable supply voltage.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2011, "MAG papers": [{"PaperId": 2168185822, "PaperTitle": "integrated circuit security techniques using variable supply voltage", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Information flow isolation in I2C and USB.", "DBLP authors": ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "year": 2011, "MAG papers": [{"PaperId": 2164232960, "PaperTitle": "information flow isolation in i2c and usb", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 63, "Affiliations": {"university of california san diego": 3.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Programming challenges & solutions for multi-processor SoCs: an industrial perspective.", "DBLP authors": ["Pierre G. Paulin"], "year": 2011, "MAG papers": [{"PaperId": 2127992663, "PaperTitle": "programming challenges solutions for multi processor socs an industrial perspective", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware system analysis and software synthesis for embedded multi-processors.", "DBLP authors": ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "year": 2011, "MAG papers": [{"PaperId": 2103492651, "PaperTitle": "thermal aware system analysis and software synthesis for embedded multi processors", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Temporal isolation on multiprocessing architectures.", "DBLP authors": ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "year": 2011, "MAG papers": [{"PaperId": 2146486934, "PaperTitle": "temporal isolation on multiprocessing architectures", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 77, "Affiliations": {"university of california berkeley": 4.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs.", "DBLP authors": ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "year": 2011, "MAG papers": [{"PaperId": 2157063749, "PaperTitle": "mustard a coupled stochastic deterministic discrete continuous technique for predicting the impact of random telegraph noise on srams and drams", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california berkeley": 3.0, "koc university": 1.0}}, {"PaperId": 2185013958, "PaperTitle": "mustard a coupled stochastic deterministic discrete continuous technique for predicting the impact of random telegraph noise on srams and drams", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials.", "DBLP authors": ["Fang Gong", "Hao Yu", "Lei He"], "year": 2011, "MAG papers": [{"PaperId": 2107001724, "PaperTitle": "fast non monte carlo transient noise analysis for high precision analog rf circuits by stochastic orthogonal polynomials", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california los angeles": 2.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic stability checking for large linear analog integrated circuits.", "DBLP authors": ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "year": 2011, "MAG papers": [{"PaperId": 2129754466, "PaperTitle": "automatic stability checking for large linear analog integrated circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 2.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Performance bound analysis of analog circuits considering process variations.", "DBLP authors": ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "year": 2011, "MAG papers": [{"PaperId": 2143802986, "PaperTitle": "performance bound analysis of analog circuits considering process variations", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"shanghai jiao tong university": 1.0, "university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Rethinking memory redundancy: optimal bit cell repair for maximum-information storage.", "DBLP authors": ["Xin Li"], "year": 2011, "MAG papers": [{"PaperId": 2114642855, "PaperTitle": "rethinking memory redundancy optimal bit cell repair for maximum information storage", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability.", "DBLP authors": ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "year": 2011, "MAG papers": [{"PaperId": 2139410061, "PaperTitle": "programmable analog device array panda a platform for transistor level analog reconfigurability", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"arizona state university": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Complexity and the challenges of securing SoCs.", "DBLP authors": ["Paul Kocher"], "year": 2011, "MAG papers": [{"PaperId": 2145325044, "PaperTitle": "complexity and the challenges of securing socs", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"cryptography research": 1.0}}], "source": "ES"}, {"DBLP title": "The state-of-the-art in semiconductor reverse engineering.", "DBLP authors": ["Randy Torrance", "Dick James"], "year": 2011, "MAG papers": [{"PaperId": 2140904634, "PaperTitle": "the state of the art in semiconductor reverse engineering", "Year": 2011, "CitationCount": 170, "EstimatedCitation": 259, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation.", "DBLP authors": ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "year": 2011, "MAG papers": [{"PaperId": 2146158753, "PaperTitle": "a high parallelism distributed scheduling mechanism for multi core instruction set simulation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Simulation environment configuration for parallel simulation of multicore embedded systems.", "DBLP authors": ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "year": 2011, "MAG papers": [{"PaperId": 2147310258, "PaperTitle": "simulation environment configuration for parallel simulation of multicore embedded systems", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chonbuk national university": 1.0, "seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Transaction level statistical analysis for efficient micro-architectural power and performance studies.", "DBLP authors": ["Eman Copty", "Gila Kamhi", "Sasha Novakovsky"], "year": 2011, "MAG papers": [{"PaperId": 2114132519, "PaperTitle": "transaction level statistical analysis for efficient micro architectural power and performance studies", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Extracting behavior and dynamically generated hierarchy from SystemC models.", "DBLP authors": ["Harry Broeders", "Ren\u00e9 van Leuken"], "year": 2011, "MAG papers": [{"PaperId": 2137605233, "PaperTitle": "extracting behavior and dynamically generated hierarchy from systemc models", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Throughput maximization for periodic real-time systems under the maximal temperature constraint.", "DBLP authors": ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "year": 2011, "MAG papers": [{"PaperId": 2165916579, "PaperTitle": "throughput maximization for periodic real time systems under the maximal temperature constraint", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"florida international university": 3.0, "university of kentucky": 1.0}}], "source": "ES"}, {"DBLP title": "Performance optimization of error detection based on speculative reconfiguration.", "DBLP authors": ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "year": 2011, "MAG papers": [{"PaperId": 2168359956, "PaperTitle": "performance optimization of error detection based on speculative reconfiguration", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "On the quantification of sustainability and extensibility of FlexRay schedules.", "DBLP authors": ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "year": 2011, "MAG papers": [{"PaperId": 2130873944, "PaperTitle": "on the quantification of sustainability and extensibility of flexray schedules", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"linkoping university": 3.0, "technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Generalized reliability-oriented energy management for real-time embedded applications.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "year": 2011, "MAG papers": [{"PaperId": 2127739920, "PaperTitle": "generalized reliability oriented energy management for real time embedded applications", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 61, "Affiliations": {"george mason university": 2.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Customer-aware task allocation and scheduling for multi-mode MPSoCs.", "DBLP authors": ["Lin Huang", "Rong Ye", "Qiang Xu"], "year": 2011, "MAG papers": [{"PaperId": 2103625367, "PaperTitle": "customer aware task allocation and scheduling for multi mode mpsocs", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"the chinese university of hong kong": 3.0}}, {"PaperId": 2414180331, "PaperTitle": "customer aware task allocation and scheduling for multi mode mpsocs", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Symbolic system synthesis in the presence of stringent real-time constraints.", "DBLP authors": ["Felix Reimann", "Martin Lukasiewycz", "Michael Gla\u00df", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2011, "MAG papers": [{"PaperId": 2164242542, "PaperTitle": "symbolic system synthesis in the presence of stringent real time constraints", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"technische universitat munchen": 1.0, "university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Supervised design space exploration by compositional approximation of Pareto sets.", "DBLP authors": ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "year": 2011, "MAG papers": [{"PaperId": 2138255262, "PaperTitle": "supervised design space exploration by compositional approximation of pareto sets", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"columbia university": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory.", "DBLP authors": ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "year": 2011, "MAG papers": [{"PaperId": 2163545127, "PaperTitle": "power aware variable partitioning for dsps with hybrid pram and dram main memory", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 70, "Affiliations": {"city university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead.", "DBLP authors": ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "year": 2011, "MAG papers": [{"PaperId": 2108870314, "PaperTitle": "tab backspace unlimited length trace buffers with zero additional on chip overhead", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ibm": 3.0, "university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Testability driven statistical path selection.", "DBLP authors": ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "year": 2011, "MAG papers": [{"PaperId": 2123051093, "PaperTitle": "testability driven statistical path selection", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnosing scan clock delay faults through statistical timing pruning.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2011, "MAG papers": [{"PaperId": 2164994924, "PaperTitle": "diagnosing scan clock delay faults through statistical timing pruning", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnosis of transition fault clusters.", "DBLP authors": ["Irith Pomeranz"], "year": 2011, "MAG papers": [{"PaperId": 2171006637, "PaperTitle": "diagnosis of transition fault clusters", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Leakage-aware redundancy for reliable sub-threshold memories.", "DBLP authors": ["Seokjoong Kim", "Matthew R. Guthaus"], "year": 2011, "MAG papers": [{"PaperId": 2132597470, "PaperTitle": "leakage aware redundancy for reliable sub threshold memories", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library.", "DBLP authors": ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "year": 2011, "MAG papers": [{"PaperId": 2127681166, "PaperTitle": "a 40 nm inverse narrow width effect aware sub threshold standard cell library", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"intel": 1.0, "imec": 3.0}}], "source": "ES"}, {"DBLP title": "Layout aware line-edge roughness modeling and poly optimization for leakage minimization.", "DBLP authors": ["Yongchan Ban", "Jae-Seok Yang"], "year": 2011, "MAG papers": [{"PaperId": 2158595189, "PaperTitle": "layout aware line edge roughness modeling and poly optimization for leakage minimization", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Post sign-off leakage power optimization.", "DBLP authors": ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2167416732, "PaperTitle": "post sign off leakage power optimization", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"google": 1.0, "university of southern california": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "New sub-20nm transistors: why and how.", "DBLP authors": ["Chenming Hu"], "year": 2011, "MAG papers": [{"PaperId": 2145263015, "PaperTitle": "new sub 20nm transistors why and how", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Circuit design challenges at the 14nm technology node.", "DBLP authors": ["James D. Warnock"], "year": 2011, "MAG papers": [{"PaperId": 2155028245, "PaperTitle": "circuit design challenges at the 14nm technology node", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Cool shapers: shaping real-time tasks for improved thermal guarantees.", "DBLP authors": ["Pratyush Kumar", "Lothar Thiele"], "year": 2011, "MAG papers": [{"PaperId": 2142693111, "PaperTitle": "cool shapers shaping real time tasks for improved thermal guarantees", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "ChronOS Linux: a best-effort real-time multiprocessor Linux kernel.", "DBLP authors": ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"], "year": 2011, "MAG papers": [{"PaperId": 2169815249, "PaperTitle": "chronos linux a best effort real time multiprocessor linux kernel", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 53, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient WCRT analysis of synchronous programs using reachability.", "DBLP authors": ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"], "year": 2011, "MAG papers": [{"PaperId": 2163151857, "PaperTitle": "efficient wcrt analysis of synchronous programs using reachability", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate source-level simulation of software timing considering complex code optimizations.", "DBLP authors": ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2011, "MAG papers": [{"PaperId": 2125416724, "PaperTitle": "fast and accurate source level simulation of software timing considering complex code optimizations", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 71, "Affiliations": {"forschungszentrum informatik": 3.0}}], "source": "ES"}, {"DBLP title": "Abstraction-based performance verification of NoCs.", "DBLP authors": ["Daniel E. Holcomb", "Bryan A. Brady", "Sanjit A. Seshia"], "year": 2011, "MAG papers": [{"PaperId": 2148682450, "PaperTitle": "abstraction based performance verification of nocs", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Global convergence analysis of mixed-signal systems.", "DBLP authors": ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "year": 2011, "MAG papers": [{"PaperId": 2105706039, "PaperTitle": "global convergence analysis of mixed signal systems", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stanford university": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Litmus tests for comparing memory consistency models: how long do they need to be?", "DBLP authors": ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"], "year": 2011, "MAG papers": [{"PaperId": 2161970779, "PaperTitle": "litmus tests for comparing memory consistency models how long do they need to be", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Formal hardware/software co-verification by interval property checking with abstraction.", "DBLP authors": ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2011, "MAG papers": [{"PaperId": 2100196127, "PaperTitle": "formal hardware software co verification by interval property checking with abstraction", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaiserslautern university of technology": 4.0}}, {"PaperId": 2402435004, "PaperTitle": "formal hardware software co verification by interval property checking with abstraction", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Distributed Resonant clOCK grid Synthesis (ROCKS).", "DBLP authors": ["Xuchu Hu", "Matthew R. Guthaus"], "year": 2011, "MAG papers": [{"PaperId": 2162991614, "PaperTitle": "distributed resonant clock grid synthesis rocks", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing.", "DBLP authors": ["Deokjin Joo", "Taewhan Kim"], "year": 2011, "MAG papers": [{"PaperId": 2143476110, "PaperTitle": "wavemin a fine grained clock buffer polarity assignment combined with buffer sizing", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits.", "DBLP authors": ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "year": 2011, "MAG papers": [{"PaperId": 2163310585, "PaperTitle": "common centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"national cheng kung university": 5.0}}], "source": "ES"}, {"DBLP title": "Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect.", "DBLP authors": ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "year": 2011, "MAG papers": [{"PaperId": 2115244272, "PaperTitle": "characterizing within die and die to die delay variations introduced by process variations and soi history effect", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"verigy": 1.0, "university of new mexico": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems.", "DBLP authors": ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"], "year": 2011, "MAG papers": [{"PaperId": 2160970574, "PaperTitle": "a stabilized discrete empirical interpolation method for model reduction of electrical thermal and microelectromechanical systems", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"massachusetts institute of technology": 2.0, "sandia national laboratories": 1.0}}], "source": "ES"}, {"DBLP title": "A novel framework for passive macro-modeling.", "DBLP authors": ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "year": 2011, "MAG papers": [{"PaperId": 2135064190, "PaperTitle": "a novel framework for passive macro modeling", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "A highly scalable parallel boundary element method for capacitance extraction.", "DBLP authors": ["Yu-Chung Hsiao", "Luca Daniel"], "year": 2011, "MAG papers": [{"PaperId": 2114293677, "PaperTitle": "a highly scalable parallel boundary element method for capacitance extraction", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng"], "year": 2011, "MAG papers": [{"PaperId": 2167815357, "PaperTitle": "fast multipole method on gpu tackling 3 d capacitance extraction on massively parallel simd platforms", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Transaction based pre-to-post silicon validation.", "DBLP authors": ["Eli Singerman", "Yael Abarbanel", "Sean Baartmans"], "year": 2011, "MAG papers": [{"PaperId": 2143505582, "PaperTitle": "transaction based pre to post silicon validation", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor.", "DBLP authors": ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "year": 2011, "MAG papers": [{"PaperId": 2130393241, "PaperTitle": "leveraging pre silicon verification resources for the post silicon validation of the ibm power7 processor", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation.", "DBLP authors": ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "year": 2011, "MAG papers": [{"PaperId": 2168931391, "PaperTitle": "a method to leverage pre silicon collateral and analysis for post silicon testing and validation", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"freescale semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system.", "DBLP authors": ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "year": 2011, "MAG papers": [{"PaperId": 2099851996, "PaperTitle": "energy efficient mimo detection using unequal error protection for embedded joint decoding system", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "An algorithm-architecture co-design framework for gridding reconstruction using FPGAs.", "DBLP authors": ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "year": 2011, "MAG papers": [{"PaperId": 2112967290, "PaperTitle": "an algorithm architecture co design framework for gridding reconstruction using fpgas", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pennsylvania state university": 5.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "A low-energy computation platform for data-driven biomedical monitoring algorithms.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2011, "MAG papers": [{"PaperId": 2155246454, "PaperTitle": "a low energy computation platform for data driven biomedical monitoring algorithms", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks.", "DBLP authors": ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef N\u00f6bauer", "J\u00fcrgen Teich"], "year": 2011, "MAG papers": [{"PaperId": 2111171406, "PaperTitle": "accuracy of ethernet avb time synchronization under varying temperature conditions for automotive networks", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"continental automotive systems": 2.0, "university of erlangen nuremberg": 1.0, "daimler ag": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic effort scaling: managing the quality-efficiency tradeoff.", "DBLP authors": ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "year": 2011, "MAG papers": [{"PaperId": 2134090756, "PaperTitle": "dynamic effort scaling managing the quality efficiency tradeoff", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 63, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0.", "DBLP authors": ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "year": 2011, "MAG papers": [{"PaperId": 2132845740, "PaperTitle": "emulation based high accuracy throughput estimation for high speed connectivities case study of usb2 0", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Implicit permutation enumeration networks and binary decision diagrams reordering.", "DBLP authors": ["Stergios Stergiou"], "year": 2011, "MAG papers": [{"PaperId": 2143447458, "PaperTitle": "implicit permutation enumeration networks and binary decision diagrams reordering", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"fujitsu": 1.0}}], "source": "ES"}, {"DBLP title": "Using SAT-based Craig interpolation to enlarge clock gating functions.", "DBLP authors": ["Ting-Hao Lin", "Chung-Yang (Ric) Huang"], "year": 2011, "MAG papers": [{"PaperId": 2134798834, "PaperTitle": "using sat based craig interpolation to enlarge clock gating functions", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Power reduction via separate synthesis and physical libraries.", "DBLP authors": ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "year": 2011, "MAG papers": [{"PaperId": 2116271167, "PaperTitle": "power reduction via separate synthesis and physical libraries", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at dallas": 4.0}}], "source": "ES"}, {"DBLP title": "Are logic synthesis tools robust?", "DBLP authors": ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "year": 2011, "MAG papers": [{"PaperId": 2141454466, "PaperTitle": "are logic synthesis tools robust", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "Layout effects in fine grain 3D integrated regular microprocessor blocks.", "DBLP authors": ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "year": 2011, "MAG papers": [{"PaperId": 2132694526, "PaperTitle": "layout effects in fine grain 3d integrated regular microprocessor blocks", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant 3D clock network.", "DBLP authors": ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 2097323443, "PaperTitle": "fault tolerant 3d clock network", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"missouri university of science and technology": 1.0, "industrial technology research institute": 2.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "An integrated algorithm for 3D-IC TSV assignment.", "DBLP authors": ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "year": 2011, "MAG papers": [{"PaperId": 2165812496, "PaperTitle": "an integrated algorithm for 3d ic tsv assignment", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"fudan university": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Non-uniform micro-channel design for stacked 3D-ICs.", "DBLP authors": ["Bing Shi", "Ankur Srivastava", "Peng Wang"], "year": 2011, "MAG papers": [{"PaperId": 2117236903, "PaperTitle": "non uniform micro channel design for stacked 3d ics", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 54, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "TSV-aware analytical placement for 3D IC designs.", "DBLP authors": ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"], "year": 2011, "MAG papers": [{"PaperId": 2117278010, "PaperTitle": "tsv aware analytical placement for 3d ic designs", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 81, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware cell and through-silicon-via co-placement for 3D ICs.", "DBLP authors": ["Jason Cong", "Guojie Luo", "Yiyu Shi"], "year": 2011, "MAG papers": [{"PaperId": 2129782853, "PaperTitle": "thermal aware cell and through silicon via co placement for 3d ics", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 77, "Affiliations": {"missouri university of science and technology": 1.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient incremental analysis of on-chip power grid via sparse approximation.", "DBLP authors": ["Pei Sun", "Xin Li", "Ming Yuan Ting"], "year": 2011, "MAG papers": [{"PaperId": 2118061875, "PaperTitle": "efficient incremental analysis of on chip power grid via sparse approximation", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"carnegie mellon university": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Power grid verification using node and branch dominance.", "DBLP authors": ["Nahi H. Abdul Ghani", "Farid N. Najm"], "year": 2011, "MAG papers": [{"PaperId": 2110796071, "PaperTitle": "power grid verification using node and branch dominance", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Power grid correction using sensitivity analysis under an RC model.", "DBLP authors": ["Pamela Al Haddad", "Farid N. Najm"], "year": 2011, "MAG papers": [{"PaperId": 2141651709, "PaperTitle": "power grid correction using sensitivity analysis under an rc model", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Design sensitivity of single event transients in scaled logic circuits.", "DBLP authors": ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "year": 2011, "MAG papers": [{"PaperId": 2158359146, "PaperTitle": "design sensitivity of single event transients in scaled logic circuits", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"arizona state university": 2.0, "university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"], "year": 2011, "MAG papers": [{"PaperId": 2115081761, "PaperTitle": "designing ad hoc scrubbing sequences to improve memory reliability against soft errors", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hanyang university": 1.0}}], "source": "ES"}, {"DBLP title": "In-field aging measurement and calibration for power-performance optimization.", "DBLP authors": ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"], "year": 2011, "MAG papers": [{"PaperId": 2154319697, "PaperTitle": "in field aging measurement and calibration for power performance optimization", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"freescale semiconductor": 1.0, "university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Single-molecule electronic detection using nanoscale field-effect devices.", "DBLP authors": ["Sebastian Sorgenfrei", "Kenneth L. Shepard"], "year": 2011, "MAG papers": [{"PaperId": 2139272644, "PaperTitle": "single molecule electronic detection using nanoscale field effect devices", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "CMOS compatible nanowires for biosensing.", "DBLP authors": ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark A. Reed"], "year": 2011, "MAG papers": [{"PaperId": 2126632661, "PaperTitle": "cmos compatible nanowires for biosensing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yale university": 8.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing.", "DBLP authors": ["Sameer R. Sonkusale", "Mehmet R. Dokmeci"], "year": 2011, "MAG papers": [{"PaperId": 2133005588, "PaperTitle": "heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tufts university": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores.", "DBLP authors": ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2011, "MAG papers": [{"PaperId": 2127491699, "PaperTitle": "an energy efficient heterogeneous cmp based on hybrid tfet cmos cores", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 83, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance.", "DBLP authors": ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "year": 2011, "MAG papers": [{"PaperId": 2123583259, "PaperTitle": "device modeling and system simulation of nanophotonic on chip networks for reliability power and performance", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of colorado boulder": 5.0}}], "source": "ES"}, {"DBLP title": "Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips.", "DBLP authors": ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"], "year": 2011, "MAG papers": [{"PaperId": 2156417758, "PaperTitle": "progressive network flow based power aware broadcast addressing for pin constrained digital microfluidic biochips", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of robust metabolic pathways.", "DBLP authors": ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Li\u00f2", "Alessio Papini", "Giuseppe Nicosia"], "year": 2011, "MAG papers": [{"PaperId": 2106412306, "PaperTitle": "design of robust metabolic pathways", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"johns hopkins university": 1.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability analysis and improvement for multi-level non-volatile memories with soft information.", "DBLP authors": ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "year": 2011, "MAG papers": [{"PaperId": 2106747875, "PaperTitle": "reliability analysis and improvement for multi level non volatile memories with soft information", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers.", "DBLP authors": ["Hsiu-Ming Chang", "Kwang-Ting (Tim) Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2171000501, "PaperTitle": "image quality aware metrics for performance specification of adc array in 3d cmos imagers", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "High effective-resolution built-in jitter characterization with quantization noise shaping.", "DBLP authors": ["Leyi Yin", "Yongtae Kim", "Peng Li"], "year": 2011, "MAG papers": [{"PaperId": 2102375904, "PaperTitle": "high effective resolution built in jitter characterization with quantization noise shaping", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing.", "DBLP authors": ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "year": 2011, "MAG papers": [{"PaperId": 2125674426, "PaperTitle": "a low cost wireless interface with no external antenna and crystal oscillator for cm range contactless testing", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 16.0}}], "source": "ES"}, {"DBLP title": "A fast approach for static timing analysis covering all PVT corners.", "DBLP authors": ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "year": 2011, "MAG papers": [{"PaperId": 2169671942, "PaperTitle": "a fast approach for static timing analysis covering all pvt corners", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of toronto": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC.", "DBLP authors": ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 2133279383, "PaperTitle": "full chip tsv to tsv coupling analysis and optimization in 3d ic", "Year": 2011, "CitationCount": 76, "EstimatedCitation": 107, "Affiliations": {"georgia institute of technology": 3.0, "kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Flexible 2D layout decomposition framework for spacer-type double pattering lithography.", "DBLP authors": ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"], "year": 2011, "MAG papers": [{"PaperId": 2126301723, "PaperTitle": "flexible 2d layout decomposition framework for spacer type double pattering lithography", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 59, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection.", "DBLP authors": ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "year": 2011, "MAG papers": [{"PaperId": 2157910601, "PaperTitle": "aeneid a generic lithography friendly detailed router based on post ret data learning and hotspot detection", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "A fast solver for nonlocal electrostatic theory in biomolecular science and engineering.", "DBLP authors": ["Jaydeep P. Bardhan", "Andreas Hildebrandt"], "year": 2011, "MAG papers": [{"PaperId": 2151221412, "PaperTitle": "a fast solver for nonlocal electrostatic theory in biomolecular science and engineering", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of mainz": 1.0, "rush university medical center": 1.0}}], "source": "ES"}, {"DBLP title": "Biochemical oscillator sensitivity analysis in the presence of conservation constraints.", "DBLP authors": ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "year": 2011, "MAG papers": [{"PaperId": 2096310758, "PaperTitle": "biochemical oscillator sensitivity analysis in the presence of conservation constraints", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"massachusetts institute of technology": 3.0, "university of california san francisco": 1.0}}], "source": "ES"}, {"DBLP title": "In silico synchronization of cellular populations through expression data deconvolution.", "DBLP authors": ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"], "year": 2011, "MAG papers": [{"PaperId": 2168133498, "PaperTitle": "in silico synchronization of cellular populations through expression data deconvolution", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ohio state university": 3.0}}, {"PaperId": 3100386877, "PaperTitle": "in silico synchronization of cellular populations through expression data deconvolution", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ohio state university": 3.0}}], "source": "ES"}, {"DBLP title": "MO-pack: many-objective clustering for FPGA CAD.", "DBLP authors": ["Senthilkumar Thoravi Rajavel", "Ali Akoglu"], "year": 2011, "MAG papers": [{"PaperId": 2137454730, "PaperTitle": "mo pack many objective clustering for fpga cad", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Enforcing architectural contracts in high-level synthesis.", "DBLP authors": ["Nikhil A. Patil", "Ankit Bansal", "Derek Chiou"], "year": 2011, "MAG papers": [{"PaperId": 2114251442, "PaperTitle": "enforcing architectural contracts in high level synthesis", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Shared reconfigurable fabric for multi-core customization.", "DBLP authors": ["Liang Chen", "Tulika Mitra"], "year": 2011, "MAG papers": [{"PaperId": 2106922178, "PaperTitle": "shared reconfigurable fabric for multi core customization", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Synchronous sequential computation with molecular reactions.", "DBLP authors": ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "year": 2011, "MAG papers": [{"PaperId": 2142364125, "PaperTitle": "synchronous sequential computation with molecular reactions", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Facing the challenge of new design features: an effective verification approach.", "DBLP authors": ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "year": 2011, "MAG papers": [{"PaperId": 2169851548, "PaperTitle": "facing the challenge of new design features an effective verification approach", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Learning microarchitectural behaviors to improve stimuli generation quality.", "DBLP authors": ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "year": 2011, "MAG papers": [{"PaperId": 2117874980, "PaperTitle": "learning microarchitectural behaviors to improve stimuli generation quality", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"technion israel institute of technology": 1.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Robust partitioning for hardware-accelerated functional verification.", "DBLP authors": ["Michael D. Moffitt", "M\u00e1ty\u00e1s A. Sustik", "Paul G. Villarrubia"], "year": 2011, "MAG papers": [{"PaperId": 2133767982, "PaperTitle": "robust partitioning for hardware accelerated functional verification", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Threadmill: a post-silicon exerciser for multi-threaded processors.", "DBLP authors": ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "year": 2011, "MAG papers": [{"PaperId": 2143849045, "PaperTitle": "threadmill a post silicon exerciser for multi threaded processors", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2011, "MAG papers": [{"PaperId": 2119643695, "PaperTitle": "cacti finfet an integrated delay and power modeling framework for finfet based caches under process variations", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "A case for NEMS-based functional-unit power gating of low-power embedded microprocessors.", "DBLP authors": ["Michael B. Henry", "Meeta Srivastav", "Leyla Nazhandali"], "year": 2011, "MAG papers": [{"PaperId": 2146924161, "PaperTitle": "a case for nems based functional unit power gating of low power embedded microprocessors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Automated mapping for reconfigurable single-electron transistor arrays.", "DBLP authors": ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2011, "MAG papers": [{"PaperId": 2159022075, "PaperTitle": "automated mapping for reconfigurable single electron transistor arrays", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national tsing hua university": 2.0, "pennsylvania state university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Universal logic modules based on double-gate carbon nanotube transistors.", "DBLP authors": ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"], "year": 2011, "MAG papers": [{"PaperId": 2139822290, "PaperTitle": "universal logic modules based on double gate carbon nanotube transistors", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "year": 2011, "MAG papers": [{"PaperId": 2103811814, "PaperTitle": "virtualization of heterogeneous machines hardware description in a synthesizable object oriented language", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Process-level virtualization for runtime adaptation of embedded software.", "DBLP authors": ["Kim M. Hazelwood"], "year": 2011, "MAG papers": [{"PaperId": 2149198363, "PaperTitle": "process level virtualization for runtime adaptation of embedded software", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "Virtualizing embedded systems: why bother?", "DBLP authors": ["Gernot Heiser"], "year": 2011, "MAG papers": [{"PaperId": 2112657771, "PaperTitle": "virtualizing embedded systems why bother", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of new south wales": 1.0}}], "source": "ES"}, {"DBLP title": "Virtualizing real-time embedded systems with Java.", "DBLP authors": ["Jan Vitek"], "year": 2011, "MAG papers": [{"PaperId": 2154326968, "PaperTitle": "virtualizing real time embedded systems with java", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips.", "DBLP authors": ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "year": 2011, "MAG papers": [{"PaperId": 2126679074, "PaperTitle": "drain distributed recovery architecture for inaccessible nodes in multi core chips", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"massachusetts institute of technology": 2.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "A fault-tolerant NoC scheme using bidirectional channel.", "DBLP authors": ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "year": 2011, "MAG papers": [{"PaperId": 2149637086, "PaperTitle": "a fault tolerant noc scheme using bidirectional channel", "Year": 2011, "CitationCount": 64, "EstimatedCitation": 82, "Affiliations": {"university of wisconsin madison": 1.0, "national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Process variation-aware routing in NoC based multicores.", "DBLP authors": ["Akbar Sharifi", "Mahmut T. Kandemir"], "year": 2011, "MAG papers": [{"PaperId": 2114868962, "PaperTitle": "process variation aware routing in noc based multicores", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling system-level modeling of variation-induced faults in networks-on-chips.", "DBLP authors": ["Konstantinos Aisopos", "Chia-Hsin Owen Chen", "Li-Shiuan Peh"], "year": 2011, "MAG papers": [{"PaperId": 2103575641, "PaperTitle": "enabling system level modeling of variation induced faults in networks on chips", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 56, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "FlexiBuffer: reducing leakage power in on-chip network routers.", "DBLP authors": ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "year": 2011, "MAG papers": [{"PaperId": 2157047157, "PaperTitle": "flexibuffer reducing leakage power in on chip network routers", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 68, "Affiliations": {"kaist": 2.0, "pohang university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Capacity optimized NoC for multi-mode SoC.", "DBLP authors": ["Isask&aposhar Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "year": 2011, "MAG papers": [{"PaperId": 2120604478, "PaperTitle": "capacity optimized noc for multi mode soc", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technion israel institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems.", "DBLP authors": ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"], "year": 2011, "MAG papers": [{"PaperId": 2123700830, "PaperTitle": "dynamic cache reconfiguration and partitioning for energy optimization in real time multi core systems", "Year": 2011, "CitationCount": 62, "EstimatedCitation": 99, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "A helper thread based dynamic cache partitioning scheme for multithreaded applications.", "DBLP authors": ["Mahmut T. Kandemir", "Taylan Yemliha", "Emre Kultursay"], "year": 2011, "MAG papers": [{"PaperId": 2160206528, "PaperTitle": "a helper thread based dynamic cache partitioning scheme for multithreaded applications", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"syracuse university": 1.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "A reuse-aware prefetching scheme for scratchpad memory.", "DBLP authors": ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "year": 2011, "MAG papers": [{"PaperId": 2160545443, "PaperTitle": "a reuse aware prefetching scheme for scratchpad memory", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms.", "DBLP authors": ["Carlos Flores Fajardo", "Zhen Fang", "Ravi R. Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "year": 2011, "MAG papers": [{"PaperId": 2098361319, "PaperTitle": "buffer integrated cache a cost effective sram architecture for handheld and embedded platforms", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"intel": 5.0, "seoul national university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Wear rate leveling: lifetime enhancement of PRAM with endurance variation.", "DBLP authors": ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2101810455, "PaperTitle": "wear rate leveling lifetime enhancement of pram with endurance variation", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 55, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache.", "DBLP authors": ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "year": 2011, "MAG papers": [{"PaperId": 2140786796, "PaperTitle": "matching cache access behavior and bit error pattern for high performance low vcc l1 cache", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates.", "DBLP authors": ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design.", "DBLP authors": ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "year": 2011, "MAG papers": [{"PaperId": 2166222777, "PaperTitle": "pipeline strategy for improving optimal energy efficiency in ultra low voltage design", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of michigan": 4.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast algorithms for IR voltage drop analysis exploiting locality.", "DBLP authors": ["Sel\u00e7uk K\u00f6se", "Eby G. Friedman"], "year": 2011, "MAG papers": [{"PaperId": 2096235237, "PaperTitle": "fast algorithms for ir voltage drop analysis exploiting locality", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Decoupling for power gating: sources of power noise and design strategies.", "DBLP authors": ["Tong Xu", "Peng Li", "Boyuan Yan"], "year": 2011, "MAG papers": [{"PaperId": 2102478522, "PaperTitle": "decoupling for power gating sources of power noise and design strategies", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Error-resilient low-power DSP via path-delay shaping.", "DBLP authors": ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "year": 2011, "MAG papers": [{"PaperId": 2134698135, "PaperTitle": "error resilient low power dsp via path delay shaping", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university college london": 2.0}}], "source": "ES"}, {"DBLP title": "Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library.", "DBLP authors": ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "St\u00e9phane Badel", "Paolo Ienne", "Yusuf Leblebici"], "year": 2011, "MAG papers": [{"PaperId": 2131614885, "PaperTitle": "power gated mos current mode logic pg mcml a power aware dpa resistant standard cell library", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0, "universite catholique de louvain": 1.0}}], "source": "ES"}, {"DBLP title": "EFFEX: an embedded processor for computer vision based feature extraction.", "DBLP authors": ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "year": 2011, "MAG papers": [{"PaperId": 2136964839, "PaperTitle": "effex an embedded processor for computer vision based feature extraction", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "Run-time adaptive energy-aware motion and disparity estimation in multiview video coding.", "DBLP authors": ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2119899410, "PaperTitle": "run time adaptive energy aware motion and disparity estimation in multiview video coding", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 58, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study.", "DBLP authors": ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2117938626, "PaperTitle": "low power adaptive pipelined mpsocs for multimedia an h 264 video encoder case study", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of new south wales": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "RJOP: a customized Java processor for reactive embedded systems.", "DBLP authors": ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"], "year": 2011, "MAG papers": [{"PaperId": 2138409379, "PaperTitle": "rjop a customized java processor for reactive embedded systems", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "Hermes: an integrated CPU/GPU microarchitecture for IP routing.", "DBLP authors": ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"], "year": 2011, "MAG papers": [{"PaperId": 2165867001, "PaperTitle": "hermes an integrated cpu gpu microarchitecture for ip routing", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "MARSS: a full system simulator for multicore x86 CPUs.", "DBLP authors": ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "year": 2011, "MAG papers": [{"PaperId": 2138146350, "PaperTitle": "marss a full system simulator for multicore x86 cpus", "Year": 2011, "CitationCount": 280, "EstimatedCitation": 499, "Affiliations": {"binghamton university": 4.0}}], "source": "ES"}]