Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design Toplevel.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design Toplevel.adb.
'BA_NAME' set to 'Toplevel_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\LP-Software-FPGA\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.edn

The Import command succeeded ( 00:00:03 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P250
Package     : 100 VQFP
Source      : C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\LP-Software-FPGA\synthesis\Toplevel.edn
Format      : EDIF
Topcell     : Toplevel
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA0_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA1_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA2_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA3_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA4_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA5_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA6_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]_DOUTA7_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTA8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB2 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB3 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB4 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB5 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB6 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB7 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[3]__DOUTB8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA0_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA1_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA2_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA3_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA4_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA5_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA6_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]_DOUTA7_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTA8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB2 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB3 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB4 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB5 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB6 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB7 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[5]__DOUTB8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA0_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA1_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA2_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA3_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA4_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA5_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA6_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]_DOUTA7_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTA8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB2 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB3 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB4 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB5 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB6 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB7 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[7]__DOUTB8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA0_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA1_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA2_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA3_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA4_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA5_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA6_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]_DOUTA7_ drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTA8 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB2 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB3 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB4 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB5 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB6 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB7 drives no load.
Warning: CMP201: Net Data_Saving_0/FPGA_Buffer_0/Z_RAM4K9_QXI[1]__DOUTB8 drives no load.
Warning: CMP201: Net SweepTable_0/SweepTable_R0C0_RD8 drives no load.
Warning: CMP201: Net SweepTable_0/SweepTable_R0C0_RD17 drives no load.
Warning: CMP201: Net SweepTable_1/SweepTable_R0C0_RD8_0 drives no load.
Warning: CMP201: Net SweepTable_1/SweepTable_R0C0_RD17_0 drives no load.
Warning: Top level port AA is not connected to any IO pad
Warning: Top level port AB is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   21
  - Buffers:                0
  - Inverters:              3
  - Tieoff:                 35
  - Logic combining:        129

    Total macros optimized  188

Warning: CMP503: Remapped 8 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 71 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   2423  Total:   6144   (39.44%)
    IO (W/ clocks)             Used:     39  Total:     68   (57.35%)
    Differential IO            Used:      0  Total:     13   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      6  Total:      8   (75.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 1648         | 1648
    SEQ     | 775          | 775

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 10            | 0            | 0
    Output I/O                            | 29            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 10    | 29     | 0

I/O Placement:

    Locked  :  38 ( 97.44% )
    Placed  :   1 (  2.56% )
    UnPlaced:   0

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    8       SET/RESET_NET Net   : Data_Saving_0/FPGA_Buffer_0/READ_RESET_P_0
                          Driver: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    728     CLK_NET       Net   : CLKINT_0_Y_0
                          Driver: CLKINT_0
                          Source: NETLIST
    581     SET/RESET_NET Net   : CLKINT_1_Y
                          Driver: CLKINT_1
                          Source: NETLIST
    55      CLK_NET       Net   : CLKINT_2_Y
                          Driver: CLKINT_2
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : General_Controller_0/uc_rx_state[4]
                          Driver: General_Controller_0/uc_rx_state[4]
    24      INT_NET       Net   : General_Controller_0/uc_rx_state[2]
                          Driver: General_Controller_0/uc_rx_state[2]
    24      INT_NET       Net   : General_Controller_0/uc_rx_byte[3]
                          Driver: General_Controller_0/uc_rx_byte[3]
    24      SET/RESET_NET Net   : Data_Saving_0/FPGA_Buffer_0/READ_RESET_P_0
                          Driver: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0
    24      SET/RESET_NET Net   : Data_Saving_0/FPGA_Buffer_0/READ_RESET_P
                          Driver: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P
    24      INT_NET       Net   : Timekeeper_0/un3_old_1khz
                          Driver: Timekeeper_0/old_1kHz_RNIJVLN
    23      INT_NET       Net   : Science_0/DAC_SET_0/state[3]
                          Driver: Science_0/DAC_SET_0/state[3]
    22      INT_NET       Net   : General_Controller_0/uc_rx_byte[4]
                          Driver: General_Controller_0/uc_rx_byte[4]
    22      INT_NET       Net   : General_Controller_0/N_2781
                          Driver: General_Controller_0/flight_state_RNIB8VL[3]
    21      INT_NET       Net   : General_Controller_0/uc_send12
                          Driver: General_Controller_0/uc_tx_substate_RNI97AF2[2]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : General_Controller_0/uc_rx_state[4]
                          Driver: General_Controller_0/uc_rx_state[4]
    24      INT_NET       Net   : General_Controller_0/uc_rx_state[2]
                          Driver: General_Controller_0/uc_rx_state[2]
    24      INT_NET       Net   : General_Controller_0/uc_rx_byte[3]
                          Driver: General_Controller_0/uc_rx_byte[3]
    24      SET/RESET_NET Net   : Data_Saving_0/FPGA_Buffer_0/READ_RESET_P_0
                          Driver: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0
    24      SET/RESET_NET Net   : Data_Saving_0/FPGA_Buffer_0/READ_RESET_P
                          Driver: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P
    24      INT_NET       Net   : Timekeeper_0/un3_old_1khz
                          Driver: Timekeeper_0/old_1kHz_RNIJVLN
    23      INT_NET       Net   : Science_0/DAC_SET_0/state[3]
                          Driver: Science_0/DAC_SET_0/state[3]
    22      INT_NET       Net   : General_Controller_0/uc_rx_byte[4]
                          Driver: General_Controller_0/uc_rx_byte[4]
    22      INT_NET       Net   : General_Controller_0/N_2781
                          Driver: General_Controller_0/flight_state_RNIB8VL[3]
    21      INT_NET       Net   : General_Controller_0/uc_send12
                          Driver: General_Controller_0/uc_tx_substate_RNI97AF2[2]

The Compile command succeeded ( 00:00:02 )
Wrote status report to file: Toplevel_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Toplevel_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: Toplevel_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\LP-Software-FPGA\designer\impl1\Toplevel.adb.

The Execute Script command succeeded ( 00:00:09 )
Design closed.

