Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/project/SingleCycle/tb_SingleCycle_isim_beh.exe" -prj "C:/project/SingleCycle/tb_SingleCycle_beh.prj" "work.tb_SingleCycle" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/project/SingleCycle/MyControl.v" into library work
Analyzing Verilog file "C:/project/SingleCycle/SingleCycle.v" into library work
Analyzing Verilog file "C:/project/SingleCycle/tb_SingleCycle.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module RF
Compiling module SEU
Compiling module ALU
Compiling module MULT
Compiling module DM
Compiling module MainControl
Compiling module MyControl
Compiling module ControlTop
Compiling module SingleCycle
Compiling module tb_SingleCycle
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/project/SingleCycle/tb_SingleCycle_isim_beh.exe
Fuse Memory Usage: 30244 KB
Fuse CPU Usage: 687 ms
