/* 
 * Copyright (C) 2015 ETH Zurich and University of Bologna
 * All rights reserved.
 *
 * This software may be modified and distributed under the terms
 * of the BSD license.  See the LICENSE file for details.
 *
 * Authors: Germain Haugou (germain.haugou@gmail.com)
 */

#ifndef __RT_VIVOSOC2_H__
#define __RT_VIVOSOC2_H__

#define PLP_UDMA_SPIM0_TX_CHANNEL   0
#define PLP_UDMA_SPIM0_RX_CHANNEL   1
#define PLP_UDMA_UART_TX_CHANNEL    2
#define PLP_UDMA_UART_RX_CHANNEL    3
#define PLP_UDMA_ADC0_CHANNEL       4
#define PLP_UDMA_ADC1_CHANNEL       5
#define PLP_UDMA_ADC2_CHANNEL       6
#define PLP_UDMA_ADC3_CHANNEL       7
#define PLP_UDMA_SPIM1_TX_CHANNEL   8
#define PLP_UDMA_SPIM1_RX_CHANNEL   9
#define PLP_UDMA_I2C0_CMD_CHANNEL   10

#endif