$version Generated by VerilatedVcd $end
$date Wed Sep 29 09:34:14 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 . clk $end
  $var wire  1 4 empty $end
  $var wire  1 5 full $end
  $var wire 32 3 rdData [31:0] $end
  $var wire  1 1 read $end
  $var wire  1 / rst $end
  $var wire 32 2 wData [31:0] $end
  $var wire  1 0 write $end
  $scope module sync_fifo $end
   $var wire  1 . clk $end
   $var wire  8 - count [7:0] $end
   $var wire  1 4 empty $end
   $var wire  1 5 full $end
   $var wire 32 # mem[0] [31:0] $end
   $var wire 32 $ mem[1] [31:0] $end
   $var wire 32 % mem[2] [31:0] $end
   $var wire 32 & mem[3] [31:0] $end
   $var wire 32 ' mem[4] [31:0] $end
   $var wire 32 ( mem[5] [31:0] $end
   $var wire 32 ) mem[6] [31:0] $end
   $var wire 32 * mem[7] [31:0] $end
   $var wire  3 , r_ptr [2:0] $end
   $var wire 32 3 rdData [31:0] $end
   $var wire  1 1 read $end
   $var wire  1 / rst $end
   $var wire 32 2 wData [31:0] $end
   $var wire  3 + w_ptr [2:0] $end
   $var wire  1 0 write $end
   $scope module test $end
    $var wire  1 . clk $end
    $var wire  1 4 empty $end
    $var wire  1 5 full $end
    $var wire 32 3 rdData [31:0] $end
    $var wire  1 1 read $end
    $var wire  1 / rst $end
    $var wire 32 2 wData [31:0] $end
    $var wire  1 0 write $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b000 +
b000 ,
b00000000 -
0.
0/
00
01
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
14
05
#10
1.
#15
0.
#18
1/
#20
1.
#25
0.
