#Verilog


##--------------------------------Makefile------------------------------------
##
##				 Copyright (C) 2020 by
##				 Belinda Brown Ram√≠rez
##				 timna.brown@ucr.ac.cr
##
##-----------------------------------------------------------------------------


#******************************************************************************
#			TARGETS
#******************************************************************************
HERE = ./
U_SRC = ./source/


#******************************************************************************
qflow:
	qflow synthesize place route uart.v
#******************************************************************************

.PHONY: sta
sta:
	qflow sta uart


#******************************************************************************
############ CLEAN FOR ALL
.PHONY: clean 
clean:
	rm -rf $(U_SRC)*.par $(U_SRC)*.sh $(HERE)*.sh $(HERE)*.log ./layout/* ./synthesis/* $(A_SRC)*.blif



#******************************************************************************

