

================================================================
== Vitis HLS Report for 'data_unpacket'
================================================================
* Date:           Wed Nov  5 08:17:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   324002|   324002|  3.240 ms|  3.240 ms|  324002|  324002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_134_1  |   324000|   324000|         5|          5|          1|  64800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_cnt = alloca i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:133]   --->   Operation 9 'alloca' 'output_cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 0, i1 %data_in_V_last_V, i1 0, i1 0, void @empty_4"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %input_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, i8 %data_in_V_strb_V, i8 %data_in_V_keep_V, i64 %data_in_V_data_V, void @empty_7, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln133 = store i32 0, i32 %output_cnt" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:133]   --->   Operation 13 'store' 'store_ln133' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln134 = store i19 0, i19 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 14 'store' 'store_ln134' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln134 = br void %VITIS_LOOP_137_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 15 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i19 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_cnt_9 = load i32 %output_cnt" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147]   --->   Operation 17 'load' 'output_cnt_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln134 = icmp_ult  i19 %i_2, i19 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 18 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.end22, void %VITIS_LOOP_137_2.split" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 19 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 20 'read' 'empty' <Predicate = (icmp_ln134)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i81 %empty" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 21 'extractvalue' 'p_0' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.20ns)   --->   "%icmp_ln144 = icmp_slt  i32 %output_cnt_9, i32 259200" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 22 'icmp' 'icmp_ln144' <Predicate = (icmp_ln134)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc17, void %if.then" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 23 'br' 'br_ln144' <Predicate = (icmp_ln134)> <Delay = 0.48>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:151]   --->   Operation 71 'ret' 'ret_ln151' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%empty_48 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 24 'read' 'empty_48' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_s = extractvalue i81 %empty_48" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 25 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %p_s" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 26 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i64, i16 %trunc_ln143, i64 %p_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.16ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %input_r, i80 %tmp" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146]   --->   Operation 28 'write' 'write_ln146' <Predicate = (icmp_ln144)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (1.20ns)   --->   "%output_cnt_10 = add i32 %output_cnt_9, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147]   --->   Operation 29 'add' 'output_cnt_10' <Predicate = (icmp_ln144)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln148 = br void %for.inc17" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:148]   --->   Operation 30 'br' 'br_ln148' <Predicate = (icmp_ln144)> <Delay = 0.48>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%output_cnt_2 = phi i32 %output_cnt_10, void %if.then, i32 %output_cnt_9, void %VITIS_LOOP_137_2.split"   --->   Operation 31 'phi' 'output_cnt_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i48 @_ssdm_op_PartSelect.i48.i64.i32.i32, i64 %p_s, i32 16, i32 63" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 32 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns)   --->   "%icmp_ln144_1 = icmp_slt  i32 %output_cnt_2, i32 259200" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 33 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 34 [1/1] (1.00ns)   --->   "%empty_49 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 34 'read' 'empty_49' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i81 %empty_49" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 35 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i64 %p_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 36 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i32.i48, i32 %trunc_ln143_1, i48 %tmp_12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.48ns)   --->   "%br_ln144 = br i1 %icmp_ln144_1, void %for.inc17.1, void %if.then.1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 38 'br' 'br_ln144' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 39 [1/1] (2.16ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %input_r, i80 %tmp_s" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146]   --->   Operation 39 'write' 'write_ln146' <Predicate = (icmp_ln144_1)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (1.20ns)   --->   "%output_cnt_11 = add i32 %output_cnt_2, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147]   --->   Operation 40 'add' 'output_cnt_11' <Predicate = (icmp_ln144_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%br_ln148 = br void %for.inc17.1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:148]   --->   Operation 41 'br' 'br_ln148' <Predicate = (icmp_ln144_1)> <Delay = 0.48>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%output_cnt_4 = phi i32 %output_cnt_11, void %if.then.1, i32 %output_cnt_2, void %for.inc17"   --->   Operation 42 'phi' 'output_cnt_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_1, i32 32, i32 63" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 43 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.20ns)   --->   "%icmp_ln144_2 = icmp_slt  i32 %output_cnt_4, i32 259200" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 44 'icmp' 'icmp_ln144_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.16>
ST_4 : Operation 45 [1/1] (1.00ns)   --->   "%empty_50 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 45 'read' 'empty_50' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i81 %empty_50" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 46 'extractvalue' 'p_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i64 %p_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 47 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i48.i32, i48 %trunc_ln143_2, i32 %tmp_14" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 48 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.48ns)   --->   "%br_ln144 = br i1 %icmp_ln144_2, void %for.inc17.2, void %if.then.2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 49 'br' 'br_ln144' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 50 [1/1] (2.16ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %input_r, i80 %tmp_56" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146]   --->   Operation 50 'write' 'write_ln146' <Predicate = (icmp_ln144_2)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_4 : Operation 51 [1/1] (1.20ns)   --->   "%output_cnt_12 = add i32 %output_cnt_4, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147]   --->   Operation 51 'add' 'output_cnt_12' <Predicate = (icmp_ln144_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.48ns)   --->   "%br_ln148 = br void %for.inc17.2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:148]   --->   Operation 52 'br' 'br_ln148' <Predicate = (icmp_ln144_2)> <Delay = 0.48>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%output_cnt_6 = phi i32 %output_cnt_12, void %if.then.2, i32 %output_cnt_4, void %for.inc17.1"   --->   Operation 53 'phi' 'output_cnt_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_2, i32 48, i32 63" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 54 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.20ns)   --->   "%icmp_ln144_3 = icmp_slt  i32 %output_cnt_6, i32 259200" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 55 'icmp' 'icmp_ln144_3' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.16>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:136]   --->   Operation 56 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64800, i64 64800, i64 64800" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 58 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.00ns)   --->   "%empty_51 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 59 'read' 'empty_51' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i81 %empty_51" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139]   --->   Operation 60 'extractvalue' 'p_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i64.i16, i64 %p_3, i16 %tmp_16" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:143]   --->   Operation 61 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.48ns)   --->   "%br_ln144 = br i1 %icmp_ln144_3, void %for.inc17.3, void %if.then.3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:144]   --->   Operation 62 'br' 'br_ln144' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 63 [1/1] (2.16ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %input_r, i80 %tmp_57" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146]   --->   Operation 63 'write' 'write_ln146' <Predicate = (icmp_ln144_3)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (1.20ns)   --->   "%output_cnt_13 = add i32 %output_cnt_6, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147]   --->   Operation 64 'add' 'output_cnt_13' <Predicate = (icmp_ln144_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.48ns)   --->   "%br_ln148 = br void %for.inc17.3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:148]   --->   Operation 65 'br' 'br_ln148' <Predicate = (icmp_ln144_3)> <Delay = 0.48>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%output_cnt_8 = phi i32 %output_cnt_13, void %if.then.3, i32 %output_cnt_6, void %for.inc17.2"   --->   Operation 66 'phi' 'output_cnt_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.05ns)   --->   "%i_3 = add i19 %i_2, i19 5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 67 'add' 'i_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln133 = store i32 %output_cnt_8, i32 %output_cnt" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:133]   --->   Operation 68 'store' 'store_ln133' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln134 = store i19 %i_3, i19 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 69 'store' 'store_ln134' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln134 = br void %VITIS_LOOP_137_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134]   --->   Operation 70 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.540ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln134', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134) of constant 0 on local variable 'i', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134 [12]  (0.489 ns)
	'load' operation 19 bit ('i', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134) on local variable 'i', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln134', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134) [17]  (1.051 ns)
	axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) [23]  (1.000 ns)

 <State 2>: 3.167ns
The critical path consists of the following:
	axis read operation ('empty_48', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) [25]  (1.000 ns)
	fifo write operation ('write_ln146', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) on port 'input_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) [38]  (2.167 ns)

 <State 3>: 3.167ns
The critical path consists of the following:
	axis read operation ('empty_49', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) [27]  (1.000 ns)
	fifo write operation ('write_ln146', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) on port 'input_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) [49]  (2.167 ns)

 <State 4>: 3.167ns
The critical path consists of the following:
	axis read operation ('empty_50', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) [29]  (1.000 ns)
	fifo write operation ('write_ln146', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) on port 'input_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) [60]  (2.167 ns)

 <State 5>: 3.167ns
The critical path consists of the following:
	axis read operation ('empty_51', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) [31]  (1.000 ns)
	fifo write operation ('write_ln146', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) on port 'input_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:146) [70]  (2.167 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
