Classic Timing Analyzer report for lab3_4
Thu Oct 27 01:33:09 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                           ;
+------------------------------+-------+---------------+-------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.510 ns   ; d[3]              ; v36_cd:inst1|q[0] ; --         ; d[0]     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.181 ns    ; v36_cd:inst1|q[1] ; vq[1]             ; d[3]       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.557 ns    ; d[1]              ; sq[1]             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.167 ns    ; d[2]              ; v36_cd:inst1|q[1] ; --         ; d[3]     ; 0            ;
; Total number of failed paths ;       ;               ;             ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------+-------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; d[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; d[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; d[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; d[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                ; To Clock ;
+-------+--------------+------------+------+-------------------+----------+
; N/A   ; None         ; -0.510 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[0]     ;
; N/A   ; None         ; -0.724 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[0]     ;
; N/A   ; None         ; -0.814 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[0]     ;
; N/A   ; None         ; -0.819 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[2]     ;
; N/A   ; None         ; -1.033 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[2]     ;
; N/A   ; None         ; -1.123 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[2]     ;
; N/A   ; None         ; -1.131 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[1]     ;
; N/A   ; None         ; -1.345 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[1]     ;
; N/A   ; None         ; -1.349 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[0]     ;
; N/A   ; None         ; -1.435 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[1]     ;
; N/A   ; None         ; -1.436 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[3]     ;
; N/A   ; None         ; -1.650 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[3]     ;
; N/A   ; None         ; -1.658 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[2]     ;
; N/A   ; None         ; -1.740 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[3]     ;
; N/A   ; None         ; -1.970 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[1]     ;
; N/A   ; None         ; -2.275 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[3]     ;
+-------+--------------+------------+------+-------------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+-------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To    ; From Clock ;
+-------+--------------+------------+-------------------+-------+------------+
; N/A   ; None         ; 9.181 ns   ; v36_cd:inst1|q[1] ; vq[1] ; d[3]       ;
; N/A   ; None         ; 8.876 ns   ; v36_cd:inst1|q[1] ; vq[1] ; d[1]       ;
; N/A   ; None         ; 8.827 ns   ; v36_cd:inst1|q[0] ; vq[0] ; d[3]       ;
; N/A   ; None         ; 8.564 ns   ; v36_cd:inst1|q[1] ; vq[1] ; d[2]       ;
; N/A   ; None         ; 8.522 ns   ; v36_cd:inst1|q[0] ; vq[0] ; d[1]       ;
; N/A   ; None         ; 8.255 ns   ; v36_cd:inst1|q[1] ; vq[1] ; d[0]       ;
; N/A   ; None         ; 8.210 ns   ; v36_cd:inst1|q[0] ; vq[0] ; d[2]       ;
; N/A   ; None         ; 7.901 ns   ; v36_cd:inst1|q[0] ; vq[0] ; d[0]       ;
+-------+--------------+------------+-------------------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 5.557 ns        ; d[1] ; sq[1] ;
; N/A   ; None              ; 5.551 ns        ; d[1] ; sg    ;
; N/A   ; None              ; 5.459 ns        ; d[2] ; sq[1] ;
; N/A   ; None              ; 5.455 ns        ; d[2] ; sg    ;
; N/A   ; None              ; 5.424 ns        ; d[3] ; sq[1] ;
; N/A   ; None              ; 5.422 ns        ; d[3] ; sg    ;
; N/A   ; None              ; 5.296 ns        ; d[1] ; vg    ;
; N/A   ; None              ; 5.269 ns        ; d[0] ; sq[1] ;
; N/A   ; None              ; 5.267 ns        ; d[1] ; sq[0] ;
; N/A   ; None              ; 5.267 ns        ; d[0] ; sg    ;
; N/A   ; None              ; 5.200 ns        ; d[2] ; vg    ;
; N/A   ; None              ; 5.167 ns        ; d[3] ; vg    ;
; N/A   ; None              ; 5.138 ns        ; d[3] ; sq[0] ;
; N/A   ; None              ; 5.123 ns        ; d[2] ; sq[0] ;
; N/A   ; None              ; 5.012 ns        ; d[0] ; vg    ;
; N/A   ; None              ; 4.983 ns        ; d[0] ; sq[0] ;
+-------+-------------------+-----------------+------+-------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                ; To Clock ;
+---------------+-------------+-----------+------+-------------------+----------+
; N/A           ; None        ; 3.167 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[3]     ;
; N/A           ; None        ; 2.862 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[1]     ;
; N/A           ; None        ; 2.632 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[3]     ;
; N/A           ; None        ; 2.550 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[2]     ;
; N/A           ; None        ; 2.542 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[3]     ;
; N/A           ; None        ; 2.328 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[3]     ;
; N/A           ; None        ; 2.327 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[1]     ;
; N/A           ; None        ; 2.241 ns  ; d[2] ; v36_cd:inst1|q[1] ; d[0]     ;
; N/A           ; None        ; 2.237 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[1]     ;
; N/A           ; None        ; 2.023 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[1]     ;
; N/A           ; None        ; 2.015 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[2]     ;
; N/A           ; None        ; 1.925 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[2]     ;
; N/A           ; None        ; 1.711 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[2]     ;
; N/A           ; None        ; 1.706 ns  ; d[1] ; v36_cd:inst1|q[0] ; d[0]     ;
; N/A           ; None        ; 1.616 ns  ; d[3] ; v36_cd:inst1|q[1] ; d[0]     ;
; N/A           ; None        ; 1.402 ns  ; d[3] ; v36_cd:inst1|q[0] ; d[0]     ;
+---------------+-------------+-----------+------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Oct 27 01:33:09 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "v36_cd:inst1|q[1]" is a latch
    Warning: Node "v36_cd:inst1|q[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "d[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "d[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "d[2]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "d[3]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "v36_cd:inst1|Mux2~3" as buffer
Info: tsu for register "v36_cd:inst1|q[0]" (data pin = "d[3]", clock pin = "d[0]") is -0.510 ns
    Info: + Longest pin to register delay is 3.860 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 6; CLK Node = 'd[3]'
        Info: 2: + IC(1.671 ns) + CELL(0.571 ns) = 2.950 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = 'v36_cd:inst1|Mux0~30'
        Info: 3: + IC(0.448 ns) + CELL(0.462 ns) = 3.860 ns; Loc. = LC_X3_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst1|q[0]'
        Info: Total cell delay = 1.741 ns ( 45.10 % )
        Info: Total interconnect delay = 2.119 ns ( 54.90 % )
    Info: + Micro setup delay of destination is 0.892 ns
    Info: - Shortest clock path from clock "d[0]" to destination register is 5.262 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_15; Fanout = 4; CLK Node = 'd[0]'
        Info: 2: + IC(1.192 ns) + CELL(0.125 ns) = 2.025 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst1|Mux2~3'
        Info: 3: + IC(2.918 ns) + CELL(0.319 ns) = 5.262 ns; Loc. = LC_X3_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst1|q[0]'
        Info: Total cell delay = 1.152 ns ( 21.89 % )
        Info: Total interconnect delay = 4.110 ns ( 78.11 % )
Info: tco from clock "d[3]" to destination pin "vq[1]" through register "v36_cd:inst1|q[1]" is 9.181 ns
    Info: + Longest clock path from clock "d[3]" to source register is 6.190 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 6; CLK Node = 'd[3]'
        Info: 2: + IC(1.672 ns) + CELL(0.571 ns) = 2.951 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst1|Mux2~3'
        Info: 3: + IC(2.920 ns) + CELL(0.319 ns) = 6.190 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1|q[1]'
        Info: Total cell delay = 1.598 ns ( 25.82 % )
        Info: Total interconnect delay = 4.592 ns ( 74.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 2.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1|q[1]'
        Info: 2: + IC(1.537 ns) + CELL(1.454 ns) = 2.991 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'vq[1]'
        Info: Total cell delay = 1.454 ns ( 48.61 % )
        Info: Total interconnect delay = 1.537 ns ( 51.39 % )
Info: Longest tpd from source pin "d[1]" to destination pin "sq[1]" is 5.557 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_7; Fanout = 5; CLK Node = 'd[1]'
    Info: 2: + IC(1.619 ns) + CELL(0.319 ns) = 2.646 ns; Loc. = LC_X3_Y2_N4; Fanout = 1; COMB Node = 's36_cd:inst|inst12~40'
    Info: 3: + IC(1.457 ns) + CELL(1.454 ns) = 5.557 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'sq[1]'
    Info: Total cell delay = 2.481 ns ( 44.65 % )
    Info: Total interconnect delay = 3.076 ns ( 55.35 % )
Info: th for register "v36_cd:inst1|q[1]" (data pin = "d[2]", clock pin = "d[3]") is 3.167 ns
    Info: + Longest clock path from clock "d[3]" to destination register is 6.190 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 6; CLK Node = 'd[3]'
        Info: 2: + IC(1.672 ns) + CELL(0.571 ns) = 2.951 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst1|Mux2~3'
        Info: 3: + IC(2.920 ns) + CELL(0.319 ns) = 6.190 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1|q[1]'
        Info: Total cell delay = 1.598 ns ( 25.82 % )
        Info: Total interconnect delay = 4.592 ns ( 74.18 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_16; Fanout = 5; CLK Node = 'd[2]'
        Info: 2: + IC(1.280 ns) + CELL(0.125 ns) = 2.113 ns; Loc. = LC_X3_Y2_N2; Fanout = 1; COMB Node = 'v36_cd:inst1|Equal0~15'
        Info: 3: + IC(0.448 ns) + CELL(0.462 ns) = 3.023 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1|q[1]'
        Info: Total cell delay = 1.295 ns ( 42.84 % )
        Info: Total interconnect delay = 1.728 ns ( 57.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Thu Oct 27 01:33:09 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


