#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015e4883e720 .scope module, "HackCPU_tb" "HackCPU_tb" 2 1;
 .timescale 0 0;
v0000015e488b7dd0_0 .net "A", 15 0, L_0000015e488538e0;  1 drivers
v0000015e488b7c90_0 .net "D", 15 0, L_0000015e48853fe0;  1 drivers
v0000015e488b7790_0 .net "addressM", 15 0, v0000015e488431c0_0;  1 drivers
v0000015e488b7010_0 .net "aluNegative", 0 0, L_0000015e488b66b0;  1 drivers
v0000015e488b78d0_0 .var "clk", 0 0;
v0000015e488b6c50_0 .var "inM", 15 0;
v0000015e488b67f0_0 .var "instruction", 15 0;
v0000015e488b6570_0 .net "outM", 15 0, v0000015e488b76f0_0;  1 drivers
v0000015e488b6b10_0 .net "pc", 15 0, v0000015e488b6bb0_0;  1 drivers
v0000015e488b7970_0 .var "reset", 0 0;
v0000015e488b7bf0_0 .net "writeM", 0 0, v0000015e488b64d0_0;  1 drivers
S_0000015e4884fb00 .scope module, "cpu" "HackCPU" 2 19, 3 1 0, S_0000015e4883e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "inM";
    .port_info 3 /INPUT 16 "instruction";
    .port_info 4 /OUTPUT 16 "outM";
    .port_info 5 /OUTPUT 16 "addressM";
    .port_info 6 /OUTPUT 1 "writeM";
    .port_info 7 /OUTPUT 16 "pc";
    .port_info 8 /OUTPUT 16 "A";
    .port_info 9 /OUTPUT 16 "D";
    .port_info 10 /OUTPUT 1 "aluNegative";
L_0000015e488538e0 .functor BUFZ 16, v0000015e488424a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000015e48853fe0 .functor BUFZ 16, v0000015e48843120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000015e48843260_0 .net "A", 15 0, L_0000015e488538e0;  alias, 1 drivers
v0000015e488424a0_0 .var "A_reg", 15 0;
v0000015e48843080_0 .net "D", 15 0, L_0000015e48853fe0;  alias, 1 drivers
v0000015e48843120_0 .var "D_reg", 15 0;
v0000015e48843300_0 .net *"_ivl_5", 0 0, L_0000015e488b7a10;  1 drivers
v0000015e488431c0_0 .var "addressM", 15 0;
v0000015e48842540_0 .net "aluNegative", 0 0, L_0000015e488b66b0;  alias, 1 drivers
v0000015e48842680_0 .net "aluResult", 15 0, v0000015e48842a40_0;  1 drivers
v0000015e48842720_0 .net "aluZero", 0 0, L_0000015e488b6cf0;  1 drivers
v0000015e488427c0_0 .net "clk", 0 0, v0000015e488b78d0_0;  1 drivers
v0000015e488b7330_0 .net "inM", 15 0, v0000015e488b6c50_0;  1 drivers
v0000015e488b7e70_0 .net "instruction", 15 0, v0000015e488b67f0_0;  1 drivers
v0000015e488b76f0_0 .var "outM", 15 0;
v0000015e488b6bb0_0 .var "pc", 15 0;
v0000015e488b7830_0 .net "reset", 0 0, v0000015e488b7970_0;  1 drivers
v0000015e488b64d0_0 .var "writeM", 0 0;
E_0000015e4883cad0 .event posedge, v0000015e488427c0_0;
E_0000015e4883c1d0 .event posedge, v0000015e488b7830_0, v0000015e488427c0_0;
L_0000015e488b7a10 .part v0000015e488b67f0_0, 12, 1;
L_0000015e488b6e30 .functor MUXZ 16, v0000015e488424a0_0, v0000015e488b6c50_0, L_0000015e488b7a10, C4<>;
L_0000015e488b69d0 .part v0000015e488b67f0_0, 11, 1;
L_0000015e488b73d0 .part v0000015e488b67f0_0, 10, 1;
L_0000015e488b6930 .part v0000015e488b67f0_0, 9, 1;
L_0000015e488b62f0 .part v0000015e488b67f0_0, 8, 1;
L_0000015e488b61b0 .part v0000015e488b67f0_0, 7, 1;
L_0000015e488b6390 .part v0000015e488b67f0_0, 6, 1;
S_0000015e4884fc90 .scope module, "alu" "ALU" 3 28, 4 1 0, S_0000015e4884fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 1 "zx";
    .port_info 3 /INPUT 1 "nx";
    .port_info 4 /INPUT 1 "zy";
    .port_info 5 /INPUT 1 "ny";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "no";
    .port_info 8 /OUTPUT 16 "out";
    .port_info 9 /OUTPUT 1 "zr";
    .port_info 10 /OUTPUT 1 "ng";
L_0000015e48900088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015e48842c20_0 .net/2u *"_ivl_0", 15 0, L_0000015e48900088;  1 drivers
v0000015e488429a0_0 .net "f", 0 0, L_0000015e488b61b0;  1 drivers
v0000015e48842d60_0 .net "ng", 0 0, L_0000015e488b66b0;  alias, 1 drivers
v0000015e48842400_0 .net "no", 0 0, L_0000015e488b6390;  1 drivers
v0000015e48842e00_0 .net "nx", 0 0, L_0000015e488b73d0;  1 drivers
v0000015e48842860_0 .net "ny", 0 0, L_0000015e488b62f0;  1 drivers
v0000015e48842a40_0 .var "out", 15 0;
v0000015e488425e0_0 .var "out1", 15 0;
v0000015e48842900_0 .net "x", 15 0, v0000015e48843120_0;  1 drivers
v0000015e48842ea0_0 .var "x1", 15 0;
v0000015e48842ae0_0 .net "y", 15 0, L_0000015e488b6e30;  1 drivers
v0000015e48842fe0_0 .var "y1", 15 0;
v0000015e48842b80_0 .net "zr", 0 0, L_0000015e488b6cf0;  alias, 1 drivers
v0000015e48842cc0_0 .net "zx", 0 0, L_0000015e488b69d0;  1 drivers
v0000015e48842f40_0 .net "zy", 0 0, L_0000015e488b6930;  1 drivers
E_0000015e4883c750/0 .event anyedge, v0000015e488429a0_0, v0000015e48842ea0_0, v0000015e48842fe0_0, v0000015e48842400_0;
E_0000015e4883c750/1 .event anyedge, v0000015e488425e0_0;
E_0000015e4883c750 .event/or E_0000015e4883c750/0, E_0000015e4883c750/1;
E_0000015e4883c850 .event anyedge, v0000015e48842f40_0, v0000015e48842ae0_0, v0000015e48842860_0, v0000015e48842fe0_0;
E_0000015e4883c510 .event anyedge, v0000015e48842cc0_0, v0000015e48842900_0, v0000015e48842e00_0, v0000015e48842ea0_0;
L_0000015e488b6cf0 .cmp/eq 16, v0000015e48842a40_0, L_0000015e48900088;
L_0000015e488b66b0 .part v0000015e48842a40_0, 15, 1;
    .scope S_0000015e4884fc90;
T_0 ;
    %wait E_0000015e4883c510;
    %load/vec4 v0000015e48842cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000015e48842900_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000015e48842ea0_0, 0, 16;
    %load/vec4 v0000015e48842e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000015e48842ea0_0;
    %inv;
    %store/vec4 v0000015e48842ea0_0, 0, 16;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015e4884fc90;
T_1 ;
    %wait E_0000015e4883c850;
    %load/vec4 v0000015e48842f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000015e48842ae0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000015e48842fe0_0, 0, 16;
    %load/vec4 v0000015e48842860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000015e48842fe0_0;
    %inv;
    %store/vec4 v0000015e48842fe0_0, 0, 16;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015e4884fc90;
T_2 ;
    %wait E_0000015e4883c750;
    %load/vec4 v0000015e488429a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000015e48842ea0_0;
    %load/vec4 v0000015e48842fe0_0;
    %add;
    %store/vec4 v0000015e488425e0_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015e48842ea0_0;
    %load/vec4 v0000015e48842fe0_0;
    %and;
    %store/vec4 v0000015e488425e0_0, 0, 16;
T_2.1 ;
    %load/vec4 v0000015e48842400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000015e488425e0_0;
    %inv;
    %store/vec4 v0000015e48842a40_0, 0, 16;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000015e488425e0_0;
    %store/vec4 v0000015e48842a40_0, 0, 16;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000015e4884fb00;
T_3 ;
    %wait E_0000015e4883c1d0;
    %load/vec4 v0000015e488b7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015e488b6bb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015e488424a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015e48843120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000015e488b7e70_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0000015e488b6bb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000015e488b6bb0_0, 0;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000015e488b6bb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000015e488b6bb0_0, 0;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0000015e48842540_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0000015e48842720_0;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
T_3.12 ;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0000015e48842720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
T_3.15 ;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0000015e48842540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
T_3.17 ;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000015e48842540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
T_3.19 ;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0000015e48842720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
T_3.21 ;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0000015e48842540_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.25, 8;
    %load/vec4 v0000015e48842720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.25;
    %jmp/0xz  T_3.23, 8;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
T_3.23 ;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488b6bb0_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015e4884fb00;
T_4 ;
    %wait E_0000015e4883cad0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015e488b76f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015e488431c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015e488b64d0_0, 0;
    %load/vec4 v0000015e488b7e70_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000015e488b7e70_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %assign/vec4 v0000015e488424a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015e488b7e70_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000015e48842680_0;
    %assign/vec4 v0000015e48843120_0, 0;
    %load/vec4 v0000015e488b7e70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000015e48842680_0;
    %assign/vec4 v0000015e488b76f0_0, 0;
    %load/vec4 v0000015e488424a0_0;
    %assign/vec4 v0000015e488431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015e488b64d0_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015e4883e720;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000015e488b78d0_0;
    %inv;
    %store/vec4 v0000015e488b78d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000015e4883e720;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e488b78d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e488b7970_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000015e488b6c50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000015e488b67f0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e488b7970_0, 0, 1;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0000015e488b67f0_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 52 "$display", "Time: %0t | A: %0h | PC: %0h", $time, v0000015e488b7dd0_0, v0000015e488b6b10_0 {0 0 0};
    %pushi/vec4 60432, 0, 16;
    %store/vec4 v0000015e488b67f0_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 58 "$display", "Time: %0t | D: %0h | PC: %0h", $time, v0000015e488b7c90_0, v0000015e488b6b10_0 {0 0 0};
    %pushi/vec4 58120, 0, 16;
    %store/vec4 v0000015e488b67f0_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 64 "$display", "Time: %0t | outM: %0h | addressM: %0h | writeM: %0b", $time, v0000015e488b6570_0, v0000015e488b7790_0, v0000015e488b7bf0_0 {0 0 0};
    %pushi/vec4 58328, 0, 16;
    %store/vec4 v0000015e488b67f0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000015e488b6c50_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 71 "$display", "Time: %0t | ALU Result: %0h | ALU Negative: %0b", $time, v0000015e488b6570_0, v0000015e488b7010_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "HackCPU_tb.v";
    "HackCPU.v";
    "ALU.v";
