// Seed: 4104644650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  inout id_10;
  output id_9;
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  always @(negedge 1'b0) begin
    id_5 <= 1;
  end
  logic id_11;
  logic id_12 = 1;
  type_1 id_13 (
      .id_0(id_1),
      .id_1(1),
      .id_2(id_7),
      .id_3(id_9)
  );
  always @(posedge 1) id_1 = 1;
endmodule
