Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 264ff1da682e4132b0828177e9bb1e43 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_fibonacci_behav xil_defaultlib.tb_fibonacci -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture fsm_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture datapath_arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture fib_arch of entity xil_defaultlib.fib [fib_default]
Compiling architecture behavior of entity xil_defaultlib.tb_fibonacci
Built simulation snapshot tb_fibonacci_behav
