Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/ --output-directory=C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/ --report-file=bsf:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system.qsys
Progress: Loading digimon/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_rom
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio_keys [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_keys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/ --output-directory=C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system.html --report-file=sopcinfo:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system.sopcinfo --report-file=cmp:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system.cmp --report-file=qip:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/Qsys_system.qip --report-file=svd --report-file=regmap:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/Qsys_system.regmap --report-file=debuginfo:C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/Qsys_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system.qsys --language=VHDL
Progress: Loading digimon/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_rom
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio_keys [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_keys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys_system: Generating Qsys_system "Qsys_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 18 connections
Info: merlin_translator_transform: After transform: 13 modules, 39 connections
Info: merlin_domain_transform: After transform: 26 modules, 105 connections
Info: merlin_router_transform: After transform: 33 modules, 126 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 134 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 164 connections
Info: limiter_update_transform: After transform: 48 modules, 166 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 215 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 21 connections
Info: merlin_mm_transform: After transform: 7 modules, 21 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 24 connections
Info: reset_adaptation_transform: After transform: 10 modules, 31 connections
Info: nios2_qsys: Starting RTL generation for module 'Qsys_system_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Qsys_system_nios2_qsys --dir=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0001_nios2_qsys_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0001_nios2_qsys_gen//Qsys_system_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2018.01.23 18:26:15 (*) Starting Nios II generation
Info: nios2_qsys: # 2018.01.23 18:26:15 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2018.01.23 18:26:19 (*)   Plaintext license not found.
Info: nios2_qsys: # 2018.01.23 18:26:19 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2018.01.23 18:26:21 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2018.01.23 18:26:21 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2018.01.23 18:26:21 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2018.01.23 18:26:21 (*)     Testbench
Info: nios2_qsys: # 2018.01.23 18:26:21 (*)     Instruction decoding
Info: nios2_qsys: # 2018.01.23 18:26:21 (*)       Instruction fields
Info: nios2_qsys: # 2018.01.23 18:26:22 (*)       Instruction decodes
Info: nios2_qsys: # 2018.01.23 18:26:23 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2018.01.23 18:26:23 (*)       Instruction controls
Info: nios2_qsys: # 2018.01.23 18:26:23 (*)     Pipeline frontend
Info: nios2_qsys: # 2018.01.23 18:26:23 (*)     Pipeline backend
Info: nios2_qsys: # 2018.01.23 18:26:27 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2018.01.23 18:26:31 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2018.01.23 18:26:32 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'Qsys_system_nios2_qsys'
Info: nios2_qsys: "Qsys_system" instantiated altera_nios2_qsys "nios2_qsys"
Info: onchip_ram: Starting RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_ram --dir=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0002_onchip_ram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0002_onchip_ram_gen//Qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: onchip_rom: Starting RTL generation for module 'Qsys_system_onchip_rom'
Info: onchip_rom:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_rom --dir=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0003_onchip_rom_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0003_onchip_rom_gen//Qsys_system_onchip_rom_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_rom: Done RTL generation for module 'Qsys_system_onchip_rom'
Info: onchip_rom: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_rom"
Info: jtag_uart: Starting RTL generation for module 'Qsys_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_system_jtag_uart --dir=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0004_jtag_uart_gen//Qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Qsys_system_jtag_uart'
Info: jtag_uart: "Qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pio_keys: Starting RTL generation for module 'Qsys_system_pio_keys'
Info: pio_keys:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_keys --dir=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0005_pio_keys_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ZIV3/AppData/Local/Temp/alt7554_4921735222170769322.dir/0005_pio_keys_gen//Qsys_system_pio_keys_component_configuration.pl  --do_build_sim=0  ]
Info: pio_keys: Done RTL generation for module 'Qsys_system_pio_keys'
Info: pio_keys: "Qsys_system" instantiated altera_avalon_pio "pio_keys"
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 150 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 150 connections
Info: mm_interconnect_0: "Qsys_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "Qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/ZIV3/Documents/Coder/scutie2015-digimon/digimon/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Qsys_system: Done "Qsys_system" with 27 modules, 49 files, 1325662 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
