0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_64_serial/Skinny_64_64_serial.sim/sim_1/impl/func/xsim/Testing_IP_TB_func_impl.vhd,1529546999,vhdl,,,,cnt;is_shift_reg;is_shift_reg_0;is_shift_reg_1;is_shift_reg_2;lfsr;shift_reg;skinny_64_64;skinny_cnt;skinny_shift_reg_64;testing_ip,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_64_serial/Skinny_64_64_serial.srcs/sim_1/imports/new/skinny_NEW_TB.vhd,1529164880,vhdl,,,,skinny_tb,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_64_serial/Skinny_64_64_serial.srcs/sim_1/new/Testing_IP_TB.vhd,1529544290,vhdl,,,,testing_ip_tb,,,,,,,,
