;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	ADD 210, 60
	CMP @127, 106
	ADD #175, 427
	DAT #65, <-52
	SLT 20, @12
	SUB @121, 106
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 34
	ADD #175, 427
	ADD #175, 427
	SUB @121, 106
	SUB <-927, 100
	SUB @127, 106
	CMP @127, 106
	ADD 270, 60
	MOV @65, @-52
	DAT #65, <-52
	MOV -7, <-20
	CMP @0, @2
	ADD 210, 30
	SUB -7, <-620
	MOV -7, <-20
	SUB 30, 9
	SUB 30, 9
	DAT #65, <-52
	MOV -1, <-20
	SUB -7, <-570
	SUB 12, @10
	SUB 12, @10
	SUB -7, <-570
	SUB <0, @2
	SUB @127, 106
	JMN @12, #200
	JMN @12, #200
	SUB <-927, 100
	SUB <0, @2
	CMP @127, 106
	DJN -1, @-20
	SPL 0, <40
	SPL 0, <40
	MOV -1, <-20
	CMP -207, <-120
