

================================================================
== Vivado HLS Report for 'fft_stage_118'
================================================================
* Date:           Sat Aug  1 17:57:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1041|  1041|  1041|  1041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |  1039|  1039|        18|          2|          2|   512|    yes   |
        +---------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     87|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|     758|   1491|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    219|    -|
|Register         |        0|      -|     802|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1560|   1989|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3dEe_U7  |music_fadd_32ns_3dEe  |        0|      2|  205|  390|    0|
    |music_faddfsub_32bkb_U5  |music_faddfsub_32bkb  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3eOg_U8  |music_fmul_32ns_3eOg  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3cud_U6  |music_fsub_32ns_3cud  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      9|  758| 1491|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln184_fu_216_p2     |     +    |      0|  0|  14|          10|           1|
    |i_lower_fu_258_p2       |     +    |      0|  0|  13|           1|          11|
    |t_fu_270_p2             |     +    |      0|  0|  14|           1|          10|
    |ap_condition_446        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_450        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln184_1_fu_222_p2  |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln184_fu_210_p2    |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |j_0_mid2_fu_236_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln184_fu_228_p3  |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  87|          38|          51|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_152_p4  |   9|          2|   10|         20|
    |ap_phi_mux_j_0_phi_fu_163_p4             |   9|          2|    1|          2|
    |ap_phi_mux_t_0_phi_fu_174_p4             |   9|          2|   10|         20|
    |grp_fu_181_opcode                        |  15|          3|    2|          6|
    |grp_fu_181_p0                            |  15|          3|   32|         96|
    |grp_fu_181_p1                            |  15|          3|   32|         96|
    |grp_fu_185_p0                            |  15|          3|   32|         96|
    |grp_fu_185_p1                            |  15|          3|   32|         96|
    |grp_fu_189_p0                            |  15|          3|   32|         96|
    |grp_fu_189_p1                            |  15|          3|   32|         96|
    |grp_fu_193_p0                            |  15|          3|   32|         96|
    |indvar_flatten_reg_148                   |   9|          2|   10|         20|
    |j_0_reg_159                              |   9|          2|    1|          2|
    |t_0_reg_170                              |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 219|         45|  271|        771|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |X_I_load_1_reg_381       |  32|   0|   32|          0|
    |X_I_load_reg_325         |  32|   0|   32|          0|
    |X_R_load_1_reg_358       |  32|   0|   32|          0|
    |X_R_load_reg_319         |  32|   0|   32|          0|
    |add_ln184_reg_283        |  10|   0|   10|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |i_reg_298                |  10|   0|   10|          0|
    |icmp_ln184_reg_279       |   1|   0|    1|          0|
    |indvar_flatten_reg_148   |  10|   0|   10|          0|
    |j_0_mid2_reg_293         |   1|   0|    1|          0|
    |j_0_reg_159              |   1|   0|    1|          0|
    |reg_198                  |  32|   0|   32|          0|
    |reg_204                  |  32|   0|   32|          0|
    |select_ln184_reg_288     |  10|   0|   10|          0|
    |t_0_reg_170              |  10|   0|   10|          0|
    |t_reg_331                |  10|   0|   10|          0|
    |temp_I_reg_375           |  32|   0|   32|          0|
    |temp_R_reg_364           |  32|   0|   32|          0|
    |tmp_1_reg_336            |  32|   0|   32|          0|
    |tmp_3_reg_341            |  32|   0|   32|          0|
    |zext_ln194_reg_303       |  11|   0|   64|         53|
    |zext_ln196_reg_346       |  10|   0|   64|         54|
    |X_I_load_reg_325         |  64|  32|   32|          0|
    |X_R_load_reg_319         |  64|  32|   32|          0|
    |i_reg_298                |  64|  32|   10|          0|
    |icmp_ln184_reg_279       |  64|  32|    1|          0|
    |zext_ln194_reg_303       |  64|  32|   64|         53|
    |zext_ln196_reg_346       |  64|  32|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 802| 192|  728|        214|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_stage.118 | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R      |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I      |     array    |
|Out_R_address0  | out |   10|  ap_memory |     Out_R     |     array    |
|Out_R_ce0       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_we0       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_d0        | out |   32|  ap_memory |     Out_R     |     array    |
|Out_R_address1  | out |   10|  ap_memory |     Out_R     |     array    |
|Out_R_ce1       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_we1       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_d1        | out |   32|  ap_memory |     Out_R     |     array    |
|Out_I_address0  | out |   10|  ap_memory |     Out_I     |     array    |
|Out_I_ce0       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_we0       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_d0        | out |   32|  ap_memory |     Out_I     |     array    |
|Out_I_address1  | out |   10|  ap_memory |     Out_I     |     array    |
|Out_I_ce1       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_we1       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_d1        | out |   32|  ap_memory |     Out_I     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:181]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.73>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln184, %dft_loop ]" [src/music.cpp:184]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i1 [ false, %0 ], [ %j_0_mid2, %dft_loop ]" [src/music.cpp:184]   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_0 = phi i10 [ 0, %0 ], [ %t, %dft_loop ]"   --->   Operation 24 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln184 = icmp eq i10 %indvar_flatten, -512" [src/music.cpp:184]   --->   Operation 25 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln184 = add i10 %indvar_flatten, 1" [src/music.cpp:184]   --->   Operation 26 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %2, label %dft_loop" [src/music.cpp:184]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln184_1 = icmp eq i10 %t_0, -512" [src/music.cpp:184]   --->   Operation 28 'icmp' 'icmp_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.68ns)   --->   "%select_ln184 = select i1 %icmp_ln184_1, i10 0, i10 %t_0" [src/music.cpp:184]   --->   Operation 29 'select' 'select_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%j_0_mid2 = or i1 %icmp_ln184_1, %j_0" [src/music.cpp:184]   --->   Operation 30 'or' 'j_0_mid2' <Predicate = (!icmp_ln184)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i10 %select_ln184 to i9" [src/music.cpp:187]   --->   Operation 31 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln187, i1 %j_0_mid2)" [src/music.cpp:187]   --->   Operation 32 'bitconcatenate' 'i' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i10 %i to i11" [src/music.cpp:187]   --->   Operation 33 'zext' 'zext_ln187' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%i_lower = add i11 1, %zext_ln187" [src/music.cpp:193]   --->   Operation 34 'add' 'i_lower' <Predicate = (!icmp_ln184)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i11 %i_lower to i64" [src/music.cpp:194]   --->   Operation 35 'zext' 'zext_ln194' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln194" [src/music.cpp:194]   --->   Operation 36 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [src/music.cpp:194]   --->   Operation 37 'load' 'X_R_load' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln194" [src/music.cpp:194]   --->   Operation 38 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [src/music.cpp:194]   --->   Operation 39 'load' 'X_I_load' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [src/music.cpp:194]   --->   Operation 40 'load' 'X_R_load' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [src/music.cpp:194]   --->   Operation 41 'load' 'X_I_load' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%t = add i10 1, %select_ln184" [src/music.cpp:184]   --->   Operation 42 'add' 't' <Predicate = (!icmp_ln184)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 43 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, -0.000000e+00" [src/music.cpp:194]   --->   Operation 43 'fmul' 'tmp_1' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 44 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, -0.000000e+00" [src/music.cpp:194]   --->   Operation 44 'fmul' 'tmp_1' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, -0.000000e+00" [src/music.cpp:195]   --->   Operation 45 'fmul' 'tmp_3' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 46 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, -0.000000e+00" [src/music.cpp:194]   --->   Operation 46 'fmul' 'tmp_1' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, -0.000000e+00" [src/music.cpp:195]   --->   Operation 47 'fmul' 'tmp_3' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 48 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, -0.000000e+00" [src/music.cpp:194]   --->   Operation 48 'fmul' 'tmp_1' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, -0.000000e+00" [src/music.cpp:195]   --->   Operation 49 'fmul' 'tmp_3' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 50 [5/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_load, %tmp_1" [src/music.cpp:194]   --->   Operation 50 'fsub' 'temp_R' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, -0.000000e+00" [src/music.cpp:195]   --->   Operation 51 'fmul' 'tmp_3' <Predicate = (!icmp_ln184)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 52 [4/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_load, %tmp_1" [src/music.cpp:194]   --->   Operation 52 'fsub' 'temp_R' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [5/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_load, %tmp_3" [src/music.cpp:195]   --->   Operation 53 'fadd' 'temp_I' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 54 [3/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_load, %tmp_1" [src/music.cpp:194]   --->   Operation 54 'fsub' 'temp_R' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [4/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_load, %tmp_3" [src/music.cpp:195]   --->   Operation 55 'fadd' 'temp_I' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %i to i64" [src/music.cpp:196]   --->   Operation 56 'zext' 'zext_ln196' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln196" [src/music.cpp:196]   --->   Operation 57 'getelementptr' 'X_R_addr_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_2, align 4" [src/music.cpp:196]   --->   Operation 58 'load' 'X_R_load_1' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 59 [2/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_load, %tmp_1" [src/music.cpp:194]   --->   Operation 59 'fsub' 'temp_R' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [3/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_load, %tmp_3" [src/music.cpp:195]   --->   Operation 60 'fadd' 'temp_I' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_2, align 4" [src/music.cpp:196]   --->   Operation 61 'load' 'X_R_load_1' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 62 [1/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_load, %tmp_1" [src/music.cpp:194]   --->   Operation 62 'fsub' 'temp_R' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [2/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_load, %tmp_3" [src/music.cpp:195]   --->   Operation 63 'fadd' 'temp_I' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln196" [src/music.cpp:197]   --->   Operation 64 'getelementptr' 'X_I_addr_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_12 : Operation 65 [2/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_2, align 4" [src/music.cpp:197]   --->   Operation 65 'load' 'X_I_load_1' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 66 [1/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_load, %tmp_3" [src/music.cpp:195]   --->   Operation 66 'fadd' 'temp_I' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [5/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 67 'fsub' 'tmp_4' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_2, align 4" [src/music.cpp:197]   --->   Operation 68 'load' 'X_I_load_1' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 69 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 69 'fadd' 'tmp_6' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 70 [4/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 70 'fsub' 'tmp_4' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [5/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 71 'fsub' 'tmp_5' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 72 'fadd' 'tmp_6' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 73 'fadd' 'tmp_7' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 74 [3/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 74 'fsub' 'tmp_4' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [4/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 75 'fsub' 'tmp_5' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 76 'fadd' 'tmp_6' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 77 'fadd' 'tmp_7' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 78 [2/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 78 'fsub' 'tmp_4' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [3/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 79 'fsub' 'tmp_5' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 80 'fadd' 'tmp_6' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 81 'fadd' 'tmp_7' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 82 [1/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 82 'fsub' 'tmp_4' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [2/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 83 'fsub' 'tmp_5' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 84 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 84 'fadd' 'tmp_6' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 85 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 85 'fadd' 'tmp_7' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr [1024 x float]* %Out_R, i64 0, i64 %zext_ln194" [src/music.cpp:196]   --->   Operation 86 'getelementptr' 'Out_R_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %Out_R_addr, align 4" [src/music.cpp:196]   --->   Operation 87 'store' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 88 [1/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 88 'fsub' 'tmp_5' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%Out_R_addr_1 = getelementptr [1024 x float]* %Out_R, i64 0, i64 %zext_ln196" [src/music.cpp:198]   --->   Operation 89 'getelementptr' 'Out_R_addr_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (3.25ns)   --->   "store float %tmp_6, float* %Out_R_addr_1, align 4" [src/music.cpp:198]   --->   Operation 90 'store' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 91 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 91 'fadd' 'tmp_7' <Predicate = (!icmp_ln184)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @butterfly_loop_dft_l)"   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 93 'speclooptripcount' 'empty' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [src/music.cpp:184]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10) nounwind" [src/music.cpp:184]   --->   Operation 95 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/music.cpp:185]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr [1024 x float]* %Out_I, i64 0, i64 %zext_ln194" [src/music.cpp:197]   --->   Operation 97 'getelementptr' 'Out_I_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %Out_I_addr, align 4" [src/music.cpp:197]   --->   Operation 98 'store' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%Out_I_addr_1 = getelementptr [1024 x float]* %Out_I, i64 0, i64 %zext_ln196" [src/music.cpp:199]   --->   Operation 99 'getelementptr' 'Out_I_addr_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %Out_I_addr_1, align 4" [src/music.cpp:199]   --->   Operation 100 'store' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp_9) nounwind" [src/music.cpp:200]   --->   Operation 101 'specregionend' 'empty_20' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 102 'br' <Predicate = (!icmp_ln184)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:202]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln181           (br               ) [ 011111111111111111110]
indvar_flatten     (phi              ) [ 001000000000000000000]
j_0                (phi              ) [ 001000000000000000000]
t_0                (phi              ) [ 001000000000000000000]
icmp_ln184         (icmp             ) [ 001111111111111111110]
add_ln184          (add              ) [ 011111111111111111110]
br_ln184           (br               ) [ 000000000000000000000]
icmp_ln184_1       (icmp             ) [ 000000000000000000000]
select_ln184       (select           ) [ 000100000000000000000]
j_0_mid2           (or               ) [ 011111111111111111110]
trunc_ln187        (trunc            ) [ 000000000000000000000]
i                  (bitconcatenate   ) [ 001111111110000000000]
zext_ln187         (zext             ) [ 000000000000000000000]
i_lower            (add              ) [ 000000000000000000000]
zext_ln194         (zext             ) [ 001111111111111111110]
X_R_addr           (getelementptr    ) [ 000100000000000000000]
X_I_addr           (getelementptr    ) [ 000100000000000000000]
X_R_load           (load             ) [ 001111111111100000000]
X_I_load           (load             ) [ 001111111111110000000]
t                  (add              ) [ 011111111111111111110]
tmp_1              (fmul             ) [ 001100001111100000000]
tmp_3              (fmul             ) [ 001100000111110000000]
zext_ln196         (zext             ) [ 001100000001111111110]
X_R_addr_2         (getelementptr    ) [ 000100000001000000000]
X_R_load_1         (load             ) [ 001100000000111111000]
temp_R             (fsub             ) [ 001100000000011111000]
X_I_addr_2         (getelementptr    ) [ 000100000000010000000]
temp_I             (fadd             ) [ 001100000000001111100]
X_I_load_1         (load             ) [ 001100000000001111100]
tmp_4              (fsub             ) [ 001000000000000000100]
tmp_6              (fadd             ) [ 001000000000000000100]
Out_R_addr         (getelementptr    ) [ 000000000000000000000]
store_ln196        (store            ) [ 000000000000000000000]
tmp_5              (fsub             ) [ 000100000000000000010]
Out_R_addr_1       (getelementptr    ) [ 000000000000000000000]
store_ln198        (store            ) [ 000000000000000000000]
tmp_7              (fadd             ) [ 000100000000000000010]
specloopname_ln0   (specloopname     ) [ 000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
specloopname_ln184 (specloopname     ) [ 000000000000000000000]
tmp_9              (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln185 (specpipeline     ) [ 000000000000000000000]
Out_I_addr         (getelementptr    ) [ 000000000000000000000]
store_ln197        (store            ) [ 000000000000000000000]
Out_I_addr_1       (getelementptr    ) [ 000000000000000000000]
store_ln199        (store            ) [ 000000000000000000000]
empty_20           (specregionend    ) [ 000000000000000000000]
br_ln0             (br               ) [ 011111111111111111110]
ret_ln202          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_l"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="X_R_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="11" slack="0"/>
<pin id="52" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="10" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="2"/>
<pin id="84" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/2 X_R_load_1/10 "/>
</bind>
</comp>

<comp id="61" class="1004" name="X_I_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="11" slack="0"/>
<pin id="65" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="94" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
<pin id="96" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/2 X_I_load_1/12 "/>
</bind>
</comp>

<comp id="74" class="1004" name="X_R_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/10 "/>
</bind>
</comp>

<comp id="86" class="1004" name="X_I_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="2"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/12 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Out_R_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="16"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr/18 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="10" slack="1"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/18 store_ln198/18 "/>
</bind>
</comp>

<comp id="111" class="1004" name="Out_R_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="8"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr_1/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="Out_I_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="17"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr/19 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="10" slack="1"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/19 store_ln199/19 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Out_I_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="9"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr_1/19 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="j_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="t_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="1"/>
<pin id="172" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="t_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="10" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="5"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/8 temp_I/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_4/13 tmp_5/14 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/13 tmp_7/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 tmp_3/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln184_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln184_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln184_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln184_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln184/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_0_mid2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="j_0_mid2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln187_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln187/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln187_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_lower_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln194_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="t_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="1"/>
<pin id="273" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln196_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="8"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/10 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln184_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln184 "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln184_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln184 "/>
</bind>
</comp>

<comp id="288" class="1005" name="select_ln184_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln184 "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_0_mid2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="j_0_mid2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="8"/>
<pin id="300" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="303" class="1005" name="zext_ln194_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="16"/>
<pin id="305" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln194 "/>
</bind>
</comp>

<comp id="309" class="1005" name="X_R_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="X_I_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="1"/>
<pin id="316" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="X_R_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2"/>
<pin id="321" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="X_I_load_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="t_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="zext_ln196_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="2"/>
<pin id="348" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln196 "/>
</bind>
</comp>

<comp id="353" class="1005" name="X_R_addr_2_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="X_R_load_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="X_R_load_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="temp_R_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="370" class="1005" name="X_I_addr_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="temp_I_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="381" class="1005" name="X_I_load_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="207"><net_src comp="189" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="214"><net_src comp="152" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="152" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="174" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="174" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="222" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="163" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="228" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="236" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="282"><net_src comp="210" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="216" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="291"><net_src comp="228" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="296"><net_src comp="236" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="301"><net_src comp="246" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="306"><net_src comp="264" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="312"><net_src comp="48" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="317"><net_src comp="61" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="322"><net_src comp="55" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="328"><net_src comp="68" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="334"><net_src comp="270" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="339"><net_src comp="193" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="344"><net_src comp="193" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="349"><net_src comp="275" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="356"><net_src comp="74" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="361"><net_src comp="55" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="367"><net_src comp="181" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="373"><net_src comp="86" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="378"><net_src comp="181" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="384"><net_src comp="68" pin="7"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R | {18 }
	Port: Out_I | {19 }
 - Input state : 
	Port: fft_stage.118 : X_R | {2 3 10 11 }
	Port: fft_stage.118 : X_I | {2 3 12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln184 : 1
		add_ln184 : 1
		br_ln184 : 2
		icmp_ln184_1 : 1
		select_ln184 : 2
		j_0_mid2 : 2
		trunc_ln187 : 3
		i : 4
		zext_ln187 : 5
		i_lower : 6
		zext_ln194 : 7
		X_R_addr : 8
		X_R_load : 9
		X_I_addr : 8
		X_I_load : 9
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		X_R_addr_2 : 1
		X_R_load_1 : 2
	State 11
	State 12
		X_I_load_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln196 : 1
		store_ln198 : 1
	State 19
		store_ln197 : 1
		store_ln199 : 1
		empty_20 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_181     |    2    |   205   |   390   |
|   fadd   |      grp_fu_185     |    2    |   205   |   390   |
|          |      grp_fu_189     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_193     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln184_fu_216  |    0    |    0    |    14   |
|    add   |    i_lower_fu_258   |    0    |    0    |    14   |
|          |       t_fu_270      |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln184_fu_210  |    0    |    0    |    13   |
|          | icmp_ln184_1_fu_222 |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln184_fu_228 |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|    or    |   j_0_mid2_fu_236   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln187_fu_242 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|       i_fu_246      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln187_fu_254  |    0    |    0    |    0    |
|   zext   |  zext_ln194_fu_264  |    0    |    0    |    0    |
|          |  zext_ln196_fu_275  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    9    |   758   |   1571  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  X_I_addr_2_reg_370  |   10   |
|   X_I_addr_reg_314   |   10   |
|  X_I_load_1_reg_381  |   32   |
|   X_I_load_reg_325   |   32   |
|  X_R_addr_2_reg_353  |   10   |
|   X_R_addr_reg_309   |   10   |
|  X_R_load_1_reg_358  |   32   |
|   X_R_load_reg_319   |   32   |
|   add_ln184_reg_283  |   10   |
|       i_reg_298      |   10   |
|  icmp_ln184_reg_279  |    1   |
|indvar_flatten_reg_148|   10   |
|   j_0_mid2_reg_293   |    1   |
|      j_0_reg_159     |    1   |
|        reg_198       |   32   |
|        reg_204       |   32   |
| select_ln184_reg_288 |   10   |
|      t_0_reg_170     |   10   |
|       t_reg_331      |   10   |
|    temp_I_reg_375    |   32   |
|    temp_R_reg_364    |   32   |
|     tmp_1_reg_336    |   32   |
|     tmp_3_reg_341    |   32   |
|  zext_ln194_reg_303  |   64   |
|  zext_ln196_reg_346  |   64   |
+----------------------+--------+
|         Total        |   551  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_55 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_68 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_181    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_181    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_185    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_185    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_189    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_189    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_193    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   488  ||  19.459 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   758  |  1571  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   551  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   19   |  1309  |  1670  |
+-----------+--------+--------+--------+--------+
