[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathPackedStruct/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<131> s<130> l<1:1> el<1:0>
n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
n<> u<3> t<Struct_union> p<39> c<2> s<4> l<1:9> el<1:15>
n<> u<4> t<Packed_keyword> p<39> s<21> l<1:16> el<1:22>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:3> el<2:8>
n<19> u<6> t<IntConst> p<7> l<2:10> el<2:12>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:10> el<2:12>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:10> el<2:12>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:10> el<2:12>
n<0> u<10> t<IntConst> p<11> l<2:13> el<2:14>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:13> el<2:14>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:13> el<2:14>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:13> el<2:14>
n<> u<14> t<Constant_range> p<15> c<9> l<2:10> el<2:14>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:9> el<2:15>
n<> u<16> t<Data_type> p<17> c<5> l<2:3> el<2:15>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<2:3> el<2:15>
n<foo> u<18> t<StringConst> p<19> l<2:16> el<2:19>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<2:16> el<2:19>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<2:16> el<2:19>
n<> u<21> t<Struct_union_member> p<39> c<17> s<38> l<2:3> el<2:20>
n<> u<22> t<IntVec_TypeLogic> p<33> s<32> l<3:3> el<3:8>
n<21> u<23> t<IntConst> p<24> l<3:10> el<3:12>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:10> el<3:12>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:10> el<3:12>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:10> el<3:12>
n<0> u<27> t<IntConst> p<28> l<3:13> el<3:14>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:13> el<3:14>
n<> u<29> t<Constant_primary> p<30> c<28> l<3:13> el<3:14>
n<> u<30> t<Constant_expression> p<31> c<29> l<3:13> el<3:14>
n<> u<31> t<Constant_range> p<32> c<26> l<3:10> el<3:14>
n<> u<32> t<Packed_dimension> p<33> c<31> l<3:9> el<3:15>
n<> u<33> t<Data_type> p<34> c<22> l<3:3> el<3:15>
n<> u<34> t<Data_type_or_void> p<38> c<33> s<37> l<3:3> el<3:15>
n<bar> u<35> t<StringConst> p<36> l<3:16> el<3:19>
n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<3:16> el<3:19>
n<> u<37> t<List_of_variable_decl_assignments> p<38> c<36> l<3:16> el<3:19>
n<> u<38> t<Struct_union_member> p<39> c<34> l<3:3> el<3:20>
n<> u<39> t<Data_type> p<41> c<3> s<40> l<1:9> el<4:2>
n<fourty_two_t> u<40> t<StringConst> p<41> l<4:3> el<4:15>
n<> u<41> t<Type_declaration> p<42> c<39> l<1:1> el<4:16>
n<> u<42> t<Data_declaration> p<43> c<41> l<1:1> el<4:16>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<1:1> el<4:16>
n<> u<44> t<Package_item> p<45> c<43> l<1:1> el<4:16>
n<> u<45> t<Description> p<130> c<44> s<72> l<1:1> el<4:16>
n<> u<46> t<Struct_keyword> p<47> l<6:9> el<6:15>
n<> u<47> t<Struct_union> p<66> c<46> s<48> l<6:9> el<6:15>
n<> u<48> t<Packed_keyword> p<66> s<65> l<6:16> el<6:22>
n<fourty_two_t> u<49> t<StringConst> p<60> s<59> l<7:3> el<7:15>
n<1> u<50> t<IntConst> p<51> l<7:17> el<7:18>
n<> u<51> t<Primary_literal> p<52> c<50> l<7:17> el<7:18>
n<> u<52> t<Constant_primary> p<53> c<51> l<7:17> el<7:18>
n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<7:17> el<7:18>
n<0> u<54> t<IntConst> p<55> l<7:19> el<7:20>
n<> u<55> t<Primary_literal> p<56> c<54> l<7:19> el<7:20>
n<> u<56> t<Constant_primary> p<57> c<55> l<7:19> el<7:20>
n<> u<57> t<Constant_expression> p<58> c<56> l<7:19> el<7:20>
n<> u<58> t<Constant_range> p<59> c<53> l<7:17> el<7:20>
n<> u<59> t<Packed_dimension> p<60> c<58> l<7:16> el<7:21>
n<> u<60> t<Data_type> p<61> c<49> l<7:3> el<7:21>
n<> u<61> t<Data_type_or_void> p<65> c<60> s<64> l<7:3> el<7:21>
n<pair> u<62> t<StringConst> p<63> l<7:22> el<7:26>
n<> u<63> t<Variable_decl_assignment> p<64> c<62> l<7:22> el<7:26>
n<> u<64> t<List_of_variable_decl_assignments> p<65> c<63> l<7:22> el<7:26>
n<> u<65> t<Struct_union_member> p<66> c<61> l<7:3> el<7:27>
n<> u<66> t<Data_type> p<68> c<47> s<67> l<6:9> el<8:2>
n<foo_t> u<67> t<StringConst> p<68> l<8:3> el<8:8>
n<> u<68> t<Type_declaration> p<69> c<66> l<6:1> el<8:9>
n<> u<69> t<Data_declaration> p<70> c<68> l<6:1> el<8:9>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<6:1> el<8:9>
n<> u<71> t<Package_item> p<72> c<70> l<6:1> el<8:9>
n<> u<72> t<Description> p<130> c<71> s<129> l<6:1> el<8:9>
n<module> u<73> t<Module_keyword> p<84> s<74> l<10:1> el<10:7>
n<some_mod> u<74> t<StringConst> p<84> s<83> l<10:8> el<10:16>
n<> u<75> t<PortDir_Inp> p<80> s<79> l<10:17> el<10:22>
n<foo_t> u<76> t<StringConst> p<77> l<10:23> el<10:28>
n<> u<77> t<Data_type> p<78> c<76> l<10:23> el<10:28>
n<> u<78> t<Data_type_or_implicit> p<79> c<77> l<10:23> el<10:28>
n<> u<79> t<Net_port_type> p<80> c<78> l<10:23> el<10:28>
n<> u<80> t<Net_port_header> p<82> c<75> s<81> l<10:17> el<10:28>
n<a> u<81> t<StringConst> p<82> l<10:29> el<10:30>
n<> u<82> t<Ansi_port_declaration> p<83> c<80> l<10:17> el<10:30>
n<> u<83> t<List_of_port_declarations> p<84> c<82> l<10:16> el<10:31>
n<> u<84> t<Module_ansi_header> p<128> c<73> s<126> l<10:1> el<10:32>
n<> u<85> t<Dollar_keyword> p<99> s<86> l<14:8> el<14:9>
n<bits> u<86> t<StringConst> p<99> s<98> l<14:9> el<14:13>
n<a> u<87> t<StringConst> p<95> s<88> l<14:14> el<14:15>
n<pair> u<88> t<StringConst> p<95> s<94> l<14:16> el<14:20>
n<0> u<89> t<IntConst> p<90> l<14:21> el<14:22>
n<> u<90> t<Primary_literal> p<91> c<89> l<14:21> el<14:22>
n<> u<91> t<Primary> p<92> c<90> l<14:21> el<14:22>
n<> u<92> t<Expression> p<93> c<91> l<14:21> el<14:22>
n<> u<93> t<Bit_select> p<94> c<92> l<14:20> el<14:23>
n<> u<94> t<Select> p<95> c<93> l<14:20> el<14:23>
n<> u<95> t<Complex_func_call> p<96> c<87> l<14:14> el<14:23>
n<> u<96> t<Primary> p<97> c<95> l<14:14> el<14:23>
n<> u<97> t<Expression> p<98> c<96> l<14:14> el<14:23>
n<> u<98> t<List_of_arguments> p<99> c<97> l<14:14> el<14:23>
n<> u<99> t<Subroutine_call> p<100> c<85> l<14:8> el<14:24>
n<> u<100> t<Constant_primary> p<101> c<99> l<14:8> el<14:24>
n<> u<101> t<Constant_expression> p<107> c<100> s<106> l<14:8> el<14:24>
n<42> u<102> t<IntConst> p<103> l<14:28> el<14:30>
n<> u<103> t<Primary_literal> p<104> c<102> l<14:28> el<14:30>
n<> u<104> t<Constant_primary> p<105> c<103> l<14:28> el<14:30>
n<> u<105> t<Constant_expression> p<107> c<104> l<14:28> el<14:30>
n<> u<106> t<BinOp_Not> p<107> s<105> l<14:25> el<14:27>
n<> u<107> t<Constant_expression> p<122> c<101> s<120> l<14:8> el<14:30>
n<"pair element not expected size"> u<108> t<StringLiteral> p<109> l<15:14> el<15:46>
n<> u<109> t<Primary_literal> p<110> c<108> l<15:14> el<15:46>
n<> u<110> t<Primary> p<111> c<109> l<15:14> el<15:46>
n<> u<111> t<Expression> p<112> c<110> l<15:14> el<15:46>
n<> u<112> t<List_of_arguments> p<114> c<111> l<15:14> el<15:46>
n<error> u<113> t<StringConst> p<114> s<112> l<15:8> el<15:13>
n<> u<114> t<Elaboration_system_task> p<115> c<113> l<15:7> el<15:48>
n<> u<115> t<Module_common_item> p<116> c<114> l<15:7> el<15:48>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<15:7> el<15:48>
n<> u<117> t<Generate_item> p<119> c<116> s<118> l<15:7> el<15:48>
n<> u<118> t<END> p<119> l<16:4> el<16:7>
n<> u<119> t<Generate_begin_end_block> p<120> c<117> l<14:32> el<16:7>
n<> u<120> t<Generate_item> p<122> c<119> l<14:32> el<16:7>
n<> u<121> t<IF> p<122> s<107> l<14:4> el<14:6>
n<> u<122> t<If_generate_construct> p<123> c<121> l<14:4> el<16:7>
n<> u<123> t<Conditional_generate_construct> p<124> c<122> l<14:4> el<16:7>
n<> u<124> t<Module_common_item> p<125> c<123> l<14:4> el<16:7>
n<> u<125> t<Module_or_generate_item> p<126> c<124> l<14:4> el<16:7>
n<> u<126> t<Non_port_module_item> p<128> c<125> s<127> l<14:4> el<16:7>
n<> u<127> t<ENDMODULE> p<128> l<17:1> el<17:10>
n<> u<128> t<Module_declaration> p<129> c<84> l<10:1> el<17:10>
n<> u<129> t<Description> p<130> c<128> l<10:1> el<17:10>
n<> u<130> t<Source_text> p<131> c<45> l<1:1> el<17:10>
n<> u<131> t<Top_level_rule> c<1> l<1:1> el<18:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv:10:1: No timescale set for "some_mod".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv:10:1: Compile module "work@some_mod".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv:10:1: Top level module "work@some_mod".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
bit_select                                             2
constant                                              13
design                                                 1
gen_if                                                 1
hier_path                                              2
logic_net                                              1
logic_typespec                                         2
module_inst                                            5
operation                                              2
packed_array_typespec                                  1
port                                                   2
range                                                  3
ref_obj                                                4
ref_typespec                                           8
struct_typespec                                        2
struct_var                                             1
typespec_member                                        3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
bit_select                                             2
constant                                              13
design                                                 1
gen_if                                                 1
hier_path                                              2
logic_net                                              1
logic_typespec                                         2
module_inst                                            5
operation                                              2
packed_array_typespec                                  1
port                                                   3
range                                                  3
ref_obj                                                5
ref_typespec                                           9
struct_typespec                                        2
struct_var                                             1
typespec_member                                        3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedStruct/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathPackedStruct/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedStruct/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@some_mod)
|vpiElaborated:1
|vpiName:work@some_mod
|uhdmallModules:
\_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_design: (work@some_mod)
  |vpiFullName:work@some_mod
  |vpiDefName:work@some_mod
  |vpiNet:
  \_logic_net: (work@some_mod.a), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiName:a
    |vpiFullName:work@some_mod.a
  |vpiPort:
  \_port: (a), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@some_mod.a.a), line:10:29, endln:10:30
      |vpiParent:
      \_port: (a), line:10:29, endln:10:30
      |vpiName:a
      |vpiFullName:work@some_mod.a.a
      |vpiActual:
      \_logic_net: (work@some_mod.a), line:10:29, endln:10:30
    |vpiTypedef:
    \_ref_typespec: (work@some_mod.a)
      |vpiParent:
      \_port: (a), line:10:29, endln:10:30
      |vpiFullName:work@some_mod.a
      |vpiActual:
      \_struct_typespec: (foo_t), line:6:9, endln:8:2
  |vpiGenStmt:
  \_gen_if: , line:14:4, endln:14:6
    |vpiParent:
    \_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiCondition:
    \_operation: , line:14:8, endln:14:30
      |vpiParent:
      \_gen_if: , line:14:4, endln:14:6
      |vpiOpType:15
      |vpiOperand:
      \_constant: , line:14:8, endln:14:24
        |vpiParent:
        \_operation: , line:14:8, endln:14:30
        |vpiDecompile:42
        |vpiSize:64
        |UINT:42
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:28, endln:14:30
        |vpiParent:
        \_operation: , line:14:8, endln:14:30
        |vpiDecompile:42
        |vpiSize:64
        |UINT:42
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@some_mod)
      |vpiParent:
      \_gen_if: , line:14:4, endln:14:6
      |vpiFullName:work@some_mod
|vpiTypedef:
\_struct_typespec: (foo_t), line:6:9, endln:8:2
  |vpiParent:
  \_design: (work@some_mod)
  |vpiName:foo_t
  |vpiInstance:
  \_design: (work@some_mod)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (pair), line:7:22, endln:7:26
    |vpiParent:
    \_struct_typespec: (foo_t), line:6:9, endln:8:2
    |vpiName:pair
    |vpiTypespec:
    \_ref_typespec: (foo_t.pair)
      |vpiParent:
      \_typespec_member: (pair), line:7:22, endln:7:26
      |vpiFullName:foo_t.pair
      |vpiActual:
      \_packed_array_typespec: , line:7:3, endln:7:21
    |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv
    |vpiRefLineNo:7
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:7
    |vpiRefEndColumnNo:21
|vpiTypedef:
\_struct_typespec: (fourty_two_t), line:1:9, endln:4:2
  |vpiParent:
  \_design: (work@some_mod)
  |vpiName:fourty_two_t
  |vpiInstance:
  \_design: (work@some_mod)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (foo), line:2:16, endln:2:19
    |vpiParent:
    \_struct_typespec: (fourty_two_t), line:1:9, endln:4:2
    |vpiName:foo
    |vpiTypespec:
    \_ref_typespec: (fourty_two_t.foo)
      |vpiParent:
      \_typespec_member: (foo), line:2:16, endln:2:19
      |vpiFullName:fourty_two_t.foo
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:15
    |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv
    |vpiRefLineNo:2
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:2
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (bar), line:3:16, endln:3:19
    |vpiParent:
    \_struct_typespec: (fourty_two_t), line:1:9, endln:4:2
    |vpiName:bar
    |vpiTypespec:
    \_ref_typespec: (fourty_two_t.bar)
      |vpiParent:
      \_typespec_member: (bar), line:3:16, endln:3:19
      |vpiFullName:fourty_two_t.bar
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:15
    |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:15
|uhdmtopModules:
\_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
  |vpiName:work@some_mod
  |vpiVariables:
  \_struct_var: (work@some_mod.a), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@some_mod.a)
      |vpiParent:
      \_struct_var: (work@some_mod.a), line:10:29, endln:10:30
      |vpiFullName:work@some_mod.a
      |vpiActual:
      \_struct_typespec: (foo_t), line:6:9, endln:8:2
    |vpiName:a
    |vpiFullName:work@some_mod.a
    |vpiVisibility:1
  |vpiDefName:work@some_mod
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@some_mod.a), line:10:29, endln:10:30
      |vpiParent:
      \_port: (a), line:10:29, endln:10:30
      |vpiName:a
      |vpiFullName:work@some_mod.a
      |vpiActual:
      \_struct_var: (work@some_mod.a), line:10:29, endln:10:30
    |vpiTypedef:
    \_ref_typespec: (work@some_mod.a)
      |vpiParent:
      \_port: (a), line:10:29, endln:10:30
      |vpiFullName:work@some_mod.a
      |vpiActual:
      \_struct_typespec: (foo_t), line:6:9, endln:8:2
    |vpiInstance:
    \_module_inst: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:15
  |vpiParent:
  \_typespec_member: (foo), line:2:16, endln:2:19
  |vpiRange:
  \_range: , line:2:9, endln:2:15
    |vpiParent:
    \_logic_typespec: , line:2:3, endln:2:15
    |vpiLeftRange:
    \_constant: , line:2:10, endln:2:12
      |vpiParent:
      \_range: , line:2:9, endln:2:15
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:13, endln:2:14
      |vpiParent:
      \_range: , line:2:9, endln:2:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:3, endln:3:15
  |vpiParent:
  \_typespec_member: (bar), line:3:16, endln:3:19
  |vpiRange:
  \_range: , line:3:9, endln:3:15
    |vpiParent:
    \_logic_typespec: , line:3:3, endln:3:15
    |vpiLeftRange:
    \_constant: , line:3:10, endln:3:12
      |vpiParent:
      \_range: , line:3:9, endln:3:15
      |vpiDecompile:21
      |vpiSize:64
      |UINT:21
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:13, endln:3:14
      |vpiParent:
      \_range: , line:3:9, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_packed_array_typespec: , line:7:3, endln:7:21
  |vpiParent:
  \_typespec_member: (pair), line:7:22, endln:7:26
  |vpiRange:
  \_range: , line:7:16, endln:7:21
    |vpiParent:
    \_packed_array_typespec: , line:7:3, endln:7:21
    |vpiLeftRange:
    \_constant: , line:7:17, endln:7:18
      |vpiParent:
      \_range: , line:7:16, endln:7:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:19, endln:7:20
      |vpiParent:
      \_range: , line:7:16, endln:7:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (foo_t.pair)
    |vpiParent:
    \_packed_array_typespec: , line:7:3, endln:7:21
    |vpiFullName:foo_t.pair
    |vpiActual:
    \_struct_typespec: (fourty_two_t), line:1:9, endln:4:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv | ${SURELOG_DIR}/build/regression/HierPathPackedStruct/roundtrip/dut_000.sv | 6 | 17 |
============================== End RoundTrip Results ==============================
