library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity de1 is
Port ( x : in STD_LOGIC_VECTOR (3 downto 0);
y : in STD_LOGIC_VECTOR (3 downto 0);
S : out STD_LOGIC_VECTOR (4 downto 0));
end de1;
architecture Behavioral of de1 is
Signal Adjust:STD_LOGIC;
Signal Sum:STD_LOGIC_VECTOR (4 downto 0);
begin
Sum <= ('0'&x)+y;
Adjust <= '1' when ((Sum > 9) or Sum(4)='1') else '0';
S <= Sum when ( Adjust='0') else Sum+6;
end Behavioral;