/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [41:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_44z;
  reg [16:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [13:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_74z;
  wire [5:0] celloutsig_0_75z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_20z & celloutsig_0_3z[1]);
  assign celloutsig_1_5z = !(celloutsig_1_4z[0] ? celloutsig_1_4z[4] : celloutsig_1_4z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[7] | celloutsig_1_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z[3] | celloutsig_1_6z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z[6] | celloutsig_1_1z[3]);
  assign celloutsig_0_26z = ~(celloutsig_0_10z | celloutsig_0_18z[4]);
  assign celloutsig_0_31z = ~(celloutsig_0_2z[0] | in_data[82]);
  assign celloutsig_0_29z = ~celloutsig_0_27z[1];
  assign celloutsig_0_36z = celloutsig_0_11z[7] | ~(celloutsig_0_6z[4]);
  assign celloutsig_1_11z = { celloutsig_1_9z[11:2], celloutsig_1_10z, celloutsig_1_2z } + { celloutsig_1_3z[8:1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_12z = celloutsig_0_11z[2:0] + celloutsig_0_2z[3:1];
  assign celloutsig_0_30z = { celloutsig_0_25z[1:0], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_21z } / { 1'h1, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_15z[7:5], celloutsig_1_14z, celloutsig_1_8z } / { 1'h1, celloutsig_1_0z[10:7] };
  assign celloutsig_1_2z = { celloutsig_1_1z[6:3], celloutsig_1_0z, celloutsig_1_1z } >= { in_data[182:171], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[14:8] && in_data[42:36];
  assign celloutsig_0_21z = celloutsig_0_11z[6:2] && celloutsig_0_7z[4:0];
  assign celloutsig_0_53z = { celloutsig_0_44z[6:1], celloutsig_0_31z, celloutsig_0_36z, celloutsig_0_26z } || celloutsig_0_30z;
  assign celloutsig_1_7z = { celloutsig_1_0z[3:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z } || { celloutsig_1_3z[4:0], celloutsig_1_0z };
  assign celloutsig_1_16z = in_data[182:172] || { celloutsig_1_11z[6], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_6z[4:0] || in_data[40:36];
  assign celloutsig_0_11z = { celloutsig_0_6z[0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z } % { 1'h1, in_data[56:48], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[135:128] * celloutsig_1_0z[7:0];
  assign celloutsig_0_18z = { celloutsig_0_4z[10:8], celloutsig_0_12z } * celloutsig_0_2z;
  assign celloutsig_0_0z = in_data[21] ? { in_data[59:22], 1'h1, in_data[20:18] } : in_data[86:45];
  assign celloutsig_1_0z = in_data[97] ? in_data[185:173] : in_data[161:149];
  assign celloutsig_0_7z = in_data[93] ? celloutsig_0_5z[9:1] : { celloutsig_0_5z[12:10], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z } != celloutsig_0_5z[12:3];
  assign celloutsig_1_4z = - celloutsig_1_1z[6:2];
  assign celloutsig_0_14z = - { in_data[14:11], celloutsig_0_9z };
  assign celloutsig_1_14z = { celloutsig_1_9z[9:6], celloutsig_1_10z } !== celloutsig_1_0z[5:1];
  assign celloutsig_0_20z = { celloutsig_0_17z[3:2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_1z } !== celloutsig_0_6z[4:0];
  assign celloutsig_1_6z = | celloutsig_1_3z[9:7];
  assign celloutsig_0_10z = celloutsig_0_2z[5] & celloutsig_0_0z[31];
  assign celloutsig_0_8z = | { celloutsig_0_5z[6:3], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_14z } >> { celloutsig_1_9z[9:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_19z = celloutsig_0_6z >> { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_17z = celloutsig_0_2z[3:0] << celloutsig_0_3z[7:4];
  assign celloutsig_0_5z = in_data[16:3] >> celloutsig_0_4z[13:0];
  assign celloutsig_1_15z = { celloutsig_1_11z[11:5], celloutsig_1_2z } >> { celloutsig_1_0z[10:4], celloutsig_1_12z };
  assign celloutsig_0_25z = { celloutsig_0_7z[1], celloutsig_0_20z, celloutsig_0_1z } >> celloutsig_0_14z[4:2];
  assign celloutsig_0_27z = { celloutsig_0_25z[2:1], celloutsig_0_25z, celloutsig_0_9z } >> { celloutsig_0_14z, celloutsig_0_26z };
  assign celloutsig_0_75z = { celloutsig_0_44z[6:2], celloutsig_0_35z } <<< { celloutsig_0_2z[5:1], celloutsig_0_53z };
  assign celloutsig_0_2z = celloutsig_0_0z[29:24] <<< celloutsig_0_0z[33:28];
  assign celloutsig_0_3z = celloutsig_0_0z[13:6] - in_data[56:49];
  assign celloutsig_0_44z = celloutsig_0_0z[13:5] - { celloutsig_0_25z[2:1], celloutsig_0_19z };
  assign celloutsig_0_6z = { celloutsig_0_4z[9:4], celloutsig_0_1z } - celloutsig_0_3z[6:0];
  assign celloutsig_1_3z = in_data[162:151] - { in_data[183:174], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_11z[13:10], celloutsig_0_13z } - celloutsig_0_5z[13:9];
  assign celloutsig_1_17z = ~((celloutsig_1_11z[1] & celloutsig_1_2z) | celloutsig_1_0z[12]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_4z = celloutsig_0_0z[29:13];
  always_latch
    if (!clkin_data[32]) celloutsig_0_74z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_74z = { celloutsig_0_4z[15:13], celloutsig_0_29z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_1z[4:3], celloutsig_1_4z, celloutsig_1_4z };
  assign { out_data[140:128], out_data[100:96], out_data[35:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
