PLEASE DO NOT COPY FILES OR CODE FOR VHDL, IT IS AGAINST POLICIES SET BY RYERSON UNIVERSITY
