// Seed: 1465744120
module module_0 ();
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4["" :-1],
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_7, id_8, id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
