verilog work "../bc_structural/clk_divider.v"
