/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [37:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire [25:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  reg [4:0] celloutsig_0_3z;
  reg [20:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_46z;
  reg [3:0] celloutsig_0_47z;
  wire [28:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [11:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[88];
  assign celloutsig_1_8z = ~celloutsig_1_2z;
  assign celloutsig_0_19z = celloutsig_0_2z[0] | ~(celloutsig_0_16z);
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_2z[2];
  assign celloutsig_1_1z = celloutsig_1_0z[4] ^ in_data[118];
  assign celloutsig_1_4z = celloutsig_1_0z[7] ^ celloutsig_1_0z[2];
  assign celloutsig_0_27z = celloutsig_0_17z[0] ^ celloutsig_0_26z[1];
  assign celloutsig_0_28z = celloutsig_0_1z[6] ^ celloutsig_0_26z[0];
  assign celloutsig_1_19z = { celloutsig_1_18z[2:1], celloutsig_1_18z } + { celloutsig_1_9z[18:14], celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_3z } + { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z } < { celloutsig_1_3z[11:7], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[17:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[16:9];
  assign celloutsig_1_18z = celloutsig_1_16z[2] ? celloutsig_1_0z[6:3] : { celloutsig_1_13z[10:9], celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_0_29z = celloutsig_0_1z[7] ? celloutsig_0_26z[3:1] : { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_32z = celloutsig_0_21z[11] ? in_data[31:27] : { celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_0z };
  assign celloutsig_0_46z = - { celloutsig_0_5z[2:1], celloutsig_0_20z };
  assign celloutsig_0_14z = - celloutsig_0_9z;
  assign celloutsig_1_15z = celloutsig_1_3z[13:1] !== celloutsig_1_9z[18:6];
  assign celloutsig_1_0z = in_data[111:103] | in_data[138:130];
  assign celloutsig_0_26z = { celloutsig_0_21z[5:4], celloutsig_0_7z, celloutsig_0_19z } | { celloutsig_0_2z[4:2], celloutsig_0_11z };
  assign celloutsig_1_2z = ^ celloutsig_1_0z[4:0];
  assign celloutsig_1_6z = ^ { celloutsig_1_3z[5], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z[3:2], celloutsig_0_4z };
  assign celloutsig_0_7z = ^ celloutsig_0_1z[7:3];
  assign celloutsig_0_8z = ^ { in_data[60:45], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = ^ { celloutsig_0_1z[7:4], celloutsig_0_8z };
  assign celloutsig_0_13z = ^ { in_data[44:38], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_20z = ^ { celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[137:134], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[134:121], celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[3:0] >> celloutsig_0_3z[4:1];
  assign celloutsig_1_7z = in_data[132:122] >> { celloutsig_1_3z[14:11], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_48z = { celloutsig_0_21z[15:0], celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_46z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_13z } << { celloutsig_0_3z[3:2], celloutsig_0_14z, celloutsig_0_43z };
  assign celloutsig_0_10z = { in_data[28:22], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z } << { in_data[65], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_15z[10:3], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z } << { celloutsig_0_12z[2:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z } << { celloutsig_0_21z[10:4], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_16z = { in_data[150:143], celloutsig_1_4z } <<< { celloutsig_1_13z[6:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[29:27], celloutsig_0_4z } <<< celloutsig_0_3z[3:0];
  assign celloutsig_1_9z = in_data[146:117] ^ { in_data[123:105], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_10z[24:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z } ^ { celloutsig_0_10z[21:19], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[6:2] ^ { in_data[55:52], celloutsig_0_0z };
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_0z[5]) | celloutsig_1_1z);
  assign celloutsig_0_16z = ~((celloutsig_0_0z & celloutsig_0_2z[1]) | celloutsig_0_9z[2]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_43z = 21'h000000;
    else if (clkin_data[0]) celloutsig_0_43z = { celloutsig_0_10z[25:6], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_47z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_47z = celloutsig_0_22z[19:16];
  always_latch
    if (clkin_data[96]) celloutsig_1_13z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_13z = { celloutsig_1_9z[13:4], celloutsig_1_6z, celloutsig_1_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_17z = celloutsig_0_14z[2:0];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_3z = celloutsig_0_1z[4:0];
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_4z) | (celloutsig_1_0z[0] & celloutsig_1_0z[8]));
  assign { out_data[131:128], out_data[101:96], out_data[35:32], out_data[28:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
