 
****************************************
Report : qor
Design : riscv_core
Version: X-2025.06-SP4
Date   : Sun Feb 22 16:29:23 2026
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             120.00
  Critical Path Length:          4.34
  Critical Path Slack:           0.31
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             109.00
  Critical Path Length:          5.78
  Critical Path Slack:          -0.14
  Critical Path Clk Period:      7.00
  Total Negative Slack:         -0.31
  No. of Violating Paths:        5.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             110.00
  Critical Path Length:          5.48
  Critical Path Slack:           0.17
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:             110.00
  Critical Path Length:          7.10
  Critical Path Slack:          -0.46
  Critical Path Clk Period:      7.00
  Total Negative Slack:         -2.67
  No. of Violating Paths:       14.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              25651
  Buf/Inv Cell Count:            7801
  Buf Cell Count:                3296
  Inv Cell Count:                4685
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23207
  Sequential Cell Count:         2444
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    12284.858416
  Noncombinational Area:  2606.102491
  Buf/Inv Area:           3193.514390
  Total Buffer Area:          1689.02
  Total Inverter Area:        1773.34
  Macro/Black Box Area:      0.000000
  Net Area:              15868.614532
  -----------------------------------
  Cell Area:             14890.960908
  Design Area:           30759.575439


  Design Rules
  -----------------------------------
  Total Number of Nets:         27727
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                 71.10
  Mapping Optimization:              673.78
  -----------------------------------------
  Overall Compile Time:              769.93
  Overall Compile Wall Clock Time:   774.77

  --------------------------------------------------------------------

  Design  WNS: 0.46  TNS: 2.67  Number of Violating Paths: 14


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
