<dec f='llvm/llvm/include/llvm/CodeGen/FunctionLoweringInfo.h' l='199' type='llvm::Register llvm::FunctionLoweringInfo::CreateReg(llvm::MVT VT, bool isDivergent = false)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='368' ll='371' type='llvm::Register llvm::FunctionLoweringInfo::CreateReg(llvm::MVT VT, bool isDivergent = false)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='393' u='c' c='_ZN4llvm20FunctionLoweringInfo10CreateRegsEPNS_4TypeEb'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='367'>/// CreateReg - Allocate a single virtual register for the given type.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2473' u='c' c='_ZN4llvm19SelectionDAGBuilder20visitJumpTableHeaderERNS_8SwitchCG9JumpTableERNS1_15JumpTableHeaderEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2685' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='1286' u='c' c='_ZN4llvm19HexagonDAGToDAGISel21emitFunctionEntryCodeEv'/>
