<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="0" showClockDomains="0">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="229" />
   <export preferredWidth="290" />
   <description preferredWidth="323" />
   <name preferredWidth="304" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1248" height="1021" x="446" y="19" />
 <generation block_symbol_file="0" simulation="VERILOG" path="_PROJECT_NAME_" />
</preferences>
