<?xml version="1.0" encoding="UTF-8"?>
<module id="gprcm" HW_revision="">
    <register id="APPS_SOFT_RESET" width="32" offset="0x0" description="">
    </register>
    <register id="APPS_LPDS_WAKEUP_CFG" width="32" offset="0x4" description="">
        <bitfield id="APPS_LPDS_WAKEUP_CFG" description="Mask for LPDS Wakeup interrupt : [7] - Host IRQ from NWP [6] - NWP_LPDS_Wake_irq (TRUE_LPDS) [5] - NWP Wake-request to APPS [4] - GPIO [3:1] - Reserved [0] - LPDS Wakeup-timer" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_LPDS_WAKEUP_SRC" width="32" offset="0x8" description="">
        <bitfield id="APPS_LPDS_WAKEUP_SRC" description="Indicates the cause for wakeup from LPDS : [7] - Host IRQ from NWP [6] - NWP_LPDS_Wake_irq (TRUE_LPDS) [5] - NWP Wake-request to APPS [4] - GPIO [3:1] - Reserved [0] - LPDS Wakeup-timer" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_RESET_CAUSE" width="32" offset="0xC" description="">
        <bitfield id="APPS_RESET_CAUSE" description="Indicates the reset cause for APPS : &amp;quot;0000&amp;quot; - Wake from HIB/OFF mode; &amp;quot;0001&amp;quot; - Wake from LPDS ; &amp;quot;0010&amp;quot; - Reserved ; &amp;quot;0011&amp;quot; - Soft-reset0 (Only APPS Cortex-sysrstn is asserted); &amp;quot;0100&amp;quot; - Soft-reset1 (APPS Cortex-sysrstn and APPS peripherals are reset); &amp;quot;0101&amp;quot; - WDOG0 (APPS Cortex-sysrstn and APPS peripherals are reset); &amp;quot;0110&amp;quot; - MCU Soft-reset (APPS + NWP Cortex-sysrstn + Peripherals are reset); &amp;quot;0111&amp;quot; - Secure Init done (Indication that reset has happened after DevInit); &amp;quot;1000&amp;quot; - Dev Mode Patch Init done (During development mode, patch downloading and Cortex re-vectoring is completed)" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_LPDS_WAKETIME_OPP_CFG" width="32" offset="0x10" description="">
    </register>
    <register id="APPS_SRAM_DSLP_CFG" width="32" offset="0x18" description="">
        <bitfield id="APPS_SRAM_DSLP_CFG" description="Configuration of APPS Memories during Deep-sleep : 0 - SRAMs are OFF ; 1 - SRAMs are Retained. APPS SRAM Cluster information : [0] - 1st column in MEMSS (Applicable only when owned by APPS); [1] - 2nd column in MEMSS (Applicable only when owned by APPS); [2] - 3rd column in MEMSS (Applicable only when owned by APPS) ; [3] - 4th column in MEMSS (Applicable only when owned by APPS) ; [16] - MCU-PD - Apps cluster 0 (TBD); [19:18] - Reserved." begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_SRAM_LPDS_CFG" width="32" offset="0x1C" description="">
        <bitfield id="APPS_SRAM_LPDS_CFG" description="Configuration of APPS Memories during LPDS : 0 - SRAMs are OFF ; 1 - SRAMs are Retained. APPS SRAM Cluster information : [0] - 1st column in MEMSS (Applicable only when owned by APPS); [1] - 2nd column in MEMSS (Applicable only when owned by APPS); [2] - 3rd column in MEMSS (Applicable only when owned by APPS) ; [3] - 4th column in MEMSS (Applicable only when owned by APPS) ; [16] - MCU-PD - Apps cluster 0 (TBD); [19:18] - Reserved." begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_LPDS_WAKETIME_WAKE_CFG" width="32" offset="0x20" description="">
    </register>
    <register id="TOP_DIE_ENABLE" width="32" offset="0x100" description="">
        <bitfield id="TOP_DIE_PWR_PS" description="" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TOP_DIE_ENABLE_PARAMETERS" width="32" offset="0x104" description="">
        <bitfield id="FLASH_3P3_RSTN2D2D_POR_RSTN" description="Configuration (in slow_clks) for number of clks between Flash-3p3-rstn to D2D POR Resetn." begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN" description="Configuration (in slow_clks) for number of clks between Top-die Switch-Enable and Top-die Flash 3p3 Reset removal" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN" description="Configuration (in slow_clks) for number of clks between D2D POR Reset removal and bottom die FMC reset removal" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCU_GLOBAL_SOFT_RESET" width="32" offset="0x108" description="">
    </register>
    <register id="ADC_CLK_CONFIG" width="32" offset="0x10C" description="">
        <bitfield id="ADC_CLKGEN_OFF_TIME" description="Configuration (in number of 38.4 MHz clks) for the OFF-Time in generation of ADC_CLK" begin="10" end="6" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="ADC_CLKGEN_ON_TIME" description="Configuration (in number of 38.4 MHz clks) for the ON-Time in generation of ADC_CLK" begin="5" end="1" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_GPIO_WAKE_CONF" width="32" offset="0x110" description="">
        <bitfield id="APPS_GPIO_WAKE_CONF" description="&amp;quot;00&amp;quot; - Wake on Level0 on selected GPIO pin (GPIO is selected inside the HIB3p3 module); &amp;quot;01&amp;quot; - Wakeup on fall-edge of GPIO pin." begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="EN_NWP_BOOT_WO_DEVINIT" width="32" offset="0x114" description="">
    </register>
    <register id="MEM_HCLK_DIV_CFG" width="32" offset="0x118" description="">
        <bitfield id="MEM_HCLK_DIV_CFG" description="Division configuration for HCLKDIVOUT : &amp;quot;000&amp;quot; - Divide by 1 ; &amp;quot;001&amp;quot; - Divide by 2 ; &amp;quot;010&amp;quot; - Divide by 3 ; &amp;quot;011&amp;quot; - Divide by 4 ; &amp;quot;100&amp;quot; - Divide by 5 ; &amp;quot;101&amp;quot; - Divide by 6 ; &amp;quot;110&amp;quot; - Divide by 7 ; &amp;quot;111&amp;quot; - Divide by 8" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_SYSCLK_DIV_CFG" width="32" offset="0x11C" description="">
        <bitfield id="MEM_SYSCLK_DIV_OFF_TIME" description="" begin="5" end="3" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_SYSCLK_DIV_ON_TIME" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_LOCK_TIME_CONF" width="32" offset="0x120" description="">
        <bitfield id="MEM_APLLMCS_WLAN_LOCK_TIME" description="" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_APLLMCS_MCU_LOCK_TIME" description="" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_SOFT_RESET" width="32" offset="0x400" description="">
    </register>
    <register id="NWP_LPDS_WAKEUP_CFG" width="32" offset="0x404" description="">
        <bitfield id="NWP_LPDS_WAKEUP_CFG" description="Mask for LPDS Wakeup interrupt : 7 - WLAN Host Interrupt ; 6 - WLAN to NWP Wake request ; 5 - APPS to NWP Wake request; 4 - GPIO Wakeup ; 3 - Autonomous UART Wakeup ; 2 - SSDIO Wakeup ; 1 - Autonomous SPI Wakeup ; 0 - LPDS Wakeup-timer" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_LPDS_WAKEUP_SRC" width="32" offset="0x408" description="">
        <bitfield id="NWP_LPDS_WAKEUP_SRC" description="Indicates the cause for NWP LPDS-Wakeup : 7 - WLAN Host Interrupt ; 6 - WLAN to NWP Wake request ; 5 - APPS to NWP Wake request; 4 - GPIO Wakeup ; 3 - Autonomous UART Wakeup ; 2 - SSDIO Wakeup ; 1 - Autonomous SPI Wakeup ; 0 - LPDS Wakeup-timer" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_RESET_CAUSE" width="32" offset="0x40C" description="">
        <bitfield id="NWP_RESET_CAUSE" description="Indicates the reset cause for NWP : &amp;quot;0000&amp;quot; - Wake from HIB/OFF mode; &amp;quot;0001&amp;quot; - Wake from LPDS ; &amp;quot;0010&amp;quot; - Reserved ; &amp;quot;0011&amp;quot; - Soft-reset0 (Only NWP Cortex-sysrstn is asserted); &amp;quot;0100&amp;quot; - Soft-reset1 (NWP Cortex-sysrstn and NWP peripherals are reset); &amp;quot;0101&amp;quot; - WDOG0 (NWP Cortex-sysrstn and NWP peripherals are reset); &amp;quot;0110&amp;quot; - MCU Soft-reset (APPS + NWP Cortex-sysrstn + Peripherals are reset); &amp;quot;0111&amp;quot; - SSDIO Function2 reset (Only Cortex-sysrstn is asserted) ; &amp;quot;1000&amp;quot; - Reset due to WDOG of APPS (NWP Cortex-sysrstn and NWP peripherals are reset);" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_LPDS_WAKETIME_OPP_CFG" width="32" offset="0x410" description="">
    </register>
    <register id="NWP_SRAM_DSLP_CFG" width="32" offset="0x418" description="">
        <bitfield id="NWP_SRAM_DSLP_CFG" description="Configuration of NWP Memories during DSLP : 0 - SRAMs are OFF ; 1 - SRAMs are Retained. NWP SRAM Cluster information : [2] - 3rd column in MEMSS (Applicable only when owned by NWP) ; [3] - 4th column in MEMSS (Applicable only when owned by NWP) ; [4] - 5th column in MEMSS (Applicable only when owned by NWP) ; [5] - 6th column in MEMSS (Applicable only when owned by NWP) ; [6] - 7th column in MEMSS (Applicable only when owned by NWP) ; [7] - 8th column in MEMSS (Applicable only when owned by NWP) ; [8] - 9th column in MEMSS (Applicable only when owned by NWP) ; [9] - 10th column in MEMSS (Applicable only when owned by NWP) ; [10] - 11th column in MEMSS (Applicable only when owned by NWP) ; [11] - 12th column in MEMSS (Applicable only when owned by NWP) ; [12] - 13th column in MEMSS (Applicable only when owned by NWP) ; [13] - 14th column in MEMSS (Applicable only when owned by NWP) ; [14] - 15th column in MEMSS (Applicable only when owned by NWP) ; [19:18] - Reserved." begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_SRAM_LPDS_CFG" width="32" offset="0x41C" description="">
        <bitfield id="NWP_SRAM_LPDS_CFG" description="Configuration of NWP Memories during LPDS : 0 - SRAMs are OFF ; 1 - SRAMs are Retained. NWP SRAM Cluster information : [2] - 3rd column in MEMSS (Applicable only when owned by NWP) ; [3] - 4th column in MEMSS (Applicable only when owned by NWP) ; [4] - 5th column in MEMSS (Applicable only when owned by NWP) ; [5] - 6th column in MEMSS (Applicable only when owned by NWP) ; [6] - 7th column in MEMSS (Applicable only when owned by NWP) ; [7] - 8th column in MEMSS (Applicable only when owned by NWP) ; [8] - 9th column in MEMSS (Applicable only when owned by NWP) ; [9] - 10th column in MEMSS (Applicable only when owned by NWP) ; [10] - 11th column in MEMSS (Applicable only when owned by NWP) ; [11] - 12th column in MEMSS (Applicable only when owned by NWP) ; [12] - 13th column in MEMSS (Applicable only when owned by NWP) ; [13] - 14th column in MEMSS (Applicable only when owned by NWP) ; [14] - 15th column in MEMSS (Applicable only when owned by NWP) ; [19:18] - Reserved." begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_LPDS_WAKETIME_WAKE_CFG" width="32" offset="0x420" description="">
    </register>
    <register id="NWP_AUTONMS_SPI_MASTER_SEL" width="32" offset="0x424" description="">
        <bitfield id="F" description="" begin="31" end="17" width="15" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NWP_AUTONMS_SPI_IDLE_REQ" width="32" offset="0x428" description="">
    </register>
    <register id="WLAN_TO_NWP_WAKE_REQUEST" width="32" offset="0x42C" description="">
    </register>
    <register id="NWP_TO_WLAN_WAKE_REQUEST" width="32" offset="0x430" description="">
    </register>
    <register id="NWP_GPIO_WAKE_CONF" width="32" offset="0x434" description="">
        <bitfield id="NWP_GPIO_WAKE_CONF" description="&amp;quot;00&amp;quot; - Wakeup on level0 of the selected GPIO (GPIO gets selected inside HIB3P3-module); &amp;quot;01&amp;quot; - Wakeup on fall-edge of selected GPIO." begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="EFUSE_READ_REG12" width="32" offset="0x438" description="">
    </register>
    <register id="DIEID_READ_REG5" width="32" offset="0x448" description="">
    </register>
    <register id="DIEID_READ_REG6" width="32" offset="0x44C" description="">
    </register>
    <register id="REF_FSM_CFG0" width="32" offset="0x800" description="">
        <bitfield id="BGAP_SETTLING_TIME" description="ANA-BGAP Settling time (In number of slow_clks)" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="FREF_LDO_SETTLING_TIME" description="Slicer LDO settling time (In number of slow clks)" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="DIG_BUF_SETTLING_TIME" description="Dig-buffer settling time (In number of slow clks)" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_FSM_CFG1" width="32" offset="0x804" description="">
        <bitfield id="XTAL_SETTLING_TIME" description="XTAL settling time (In number of slow clks)" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="SLICER_LV_SETTLING_TIME" description="LV Slicer settling time" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="SLICER_HV_PD_SETTLING_TIME" description="HV Slicer Pull-down settling time" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="SLICER_HV_SETTLING_TIME" description="HV Slicer settling time" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_WLAN_CONFIG0_40" width="32" offset="0x808" description="">
        <bitfield id="APLLMCS_WLAN_N_40" description="Configuration for WLAN APLLMCS - N[6:0], if the XTAL frequency is 40 MHz (Selected by efuse)" begin="14" end="8" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_WLAN_M_40" description="Configuration for WLAN APLLMCS - M[7:0], if the XTAL frequency is 40 MHz (Selected by efuse)" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_WLAN_CONFIG1_40" width="32" offset="0x80C" description="">
        <bitfield id="APLLMCS_SELINPFREQ_40" description="Configuration for WLAN APLLMCS - Selinpfreq, if the XTAL frequency is 40 MHz (Selected by Efuse)" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_WLAN_CONFIG0_26" width="32" offset="0x810" description="">
        <bitfield id="APLLMCS_WLAN_N_26" description="Configuration for WLAN APLLMCS - N[6:0], if the XTAL frequency is 26 MHz (Selected by efuse)" begin="14" end="8" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_WLAN_M_26" description="Configuration for WLAN APLLMCS - M[7:0], if the XTAL frequency is 26 MHz (Selected by efuse)" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_WLAN_CONFIG1_26" width="32" offset="0x814" description="">
        <bitfield id="APLLMCS_SELINPFREQ_26" description="Configuration for WLAN APLLMCS - Selinpfreq, if the XTAL frequency is 26 MHz (Selected by Efuse)" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_WLAN_OVERRIDES" width="32" offset="0x818" description="">
        <bitfield id="APLLMCS_WLAN_POSTDIV_OVERRIDE" description="" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_WLAN_SPARE" description="" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_WLAN_N_7_8_OVERRIDE" description="Override value for WLAN_APLLMCS_N[8:7] bits. Applicable only when bit [1] is set to 1. (Else controlled from WTOP)" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_MCU_RUN_CONFIG0_38P4" width="32" offset="0x81C" description="">
        <bitfield id="APLLMCS_MCU_POSTDIV" description="" begin="29" end="27" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_MCU_SPARE" description="" begin="26" end="24" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_MCU_RUN_N_38P4" description="Configuration for MCU-APLLMCS : N during RUN mode. Selected if the XTAL frequency is 38.4 MHz (from Efuse)" begin="22" end="16" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_MCU_RUN_M_38P4" description="Configuration for MCU-APLLMCS : M during RUN mode. Selected if the XTAL frequency is 38.4 MHz (from Efuse)" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_MCU_RUN_N_7_8_38P4" description="Configuration for MCU-APLLMCS : N[8:7] during RUN mode. Selected if the XTAL frequency is 38.4 MHz (From Efuse)" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_MCU_RUN_CONFIG1_38P4" width="32" offset="0x820" description="">
        <bitfield id="APLLMCS_MCU_RUN_SELINPFREQ_38P4" description="Configuration for MCU-APLLMCS : SELINPFREQ during RUN mode. Selected if the XTAL frequency is 38.4 MHz (from Efuse)" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_MCU_RUN_CONFIG0_26" width="32" offset="0x824" description="">
        <bitfield id="APLLMCS_MCU_RUN_N_26" description="Configuration for MCU-APLLMCS : N during RUN mode. Selected if the XTAL frequency is 26 MHz (from Efuse)" begin="22" end="16" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_MCU_RUN_M_26" description="Configuration for MCU-APLLMCS : M during RUN mode. Selected if the XTAL frequency is 26 MHz (from Efuse)" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="APLLMCS_MCU_RUN_N_7_8_26" description="Configuration for MCU-APLLMCS : N[8:7] during RUN mode. Selected if the XTAL frequency is 26 MHz (From Efuse)" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APLLMCS_MCU_RUN_CONFIG1_26" width="32" offset="0x828" description="">
        <bitfield id="APLLMCS_MCU_RUN_SELINPFREQ_26" description="Configuration for MCU-APLLMCS : SELINPFREQ during RUN mode. Selected if the XTAL frequency is 26 MHz (from Efuse)" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SPARE_RW0" width="32" offset="0x82C" description="">
    </register>
    <register id="SPARE_RW1" width="32" offset="0x830" description="">
    </register>
    <register id="APLLMCS_MCU_OVERRIDES" width="32" offset="0x834" description="">
        <bitfield id="SYSCLK_SRC_OVERRIDE" description="Override for sysclk src (applicable only if bit [0] is set to 1. &amp;quot;00&amp;quot;- SLOW_CLK &amp;quot;01&amp;quot;- XTAL_CLK &amp;quot;10&amp;quot;- PLL_CLK" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCLK_SWITCH_STATUS" width="32" offset="0x838" description="">
    </register>
    <register id="REF_LDO_CONTROLS" width="32" offset="0x83C" description="">
        <bitfield id="REF_SPARE_CONTROL" description="Spare bits for REF_CTRL_FSM. Reaches directly on port TOP_PM_REG2[15:14] of gprcm." begin="15" end="14" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="REF_TLOAD_ENABLE" description="REF TLOAD Enable. Reaches directly on port TOP_PM_REG2[13:11] of gprcm." begin="13" end="11" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="REF_LDO_TMUX_CONTROL" description="REF_LDO Test-mux control. Reaches directly on port TOP_PM_REG2[10:8] of gprcm." begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="REF_BW_CONTROL" description="REF BW Control. Reaches directly on port TOP_PM_REG2[7:6] of gprcm." begin="7" end="6" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="REF_VTRIM_CONTROL" description="REF VTRIM Control. Reaches directly on port TOP_PM_REG2[5:2] of gprcm." begin="5" end="2" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_RTRIM_CONTROL" width="32" offset="0x840" description="">
        <bitfield id="TOP_PM_REG0_5_4" description="This is [5:4] bits of TOP_PM_REG0" begin="28" end="27" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="TOP_CLKM_REG0_15_5" description="This is [15:5] bits of TOP_CLKM_REG0" begin="26" end="16" width="11" rwaccess="R/W">
        </bitfield>
        <bitfield id="REF_CLKM_RTRIM" description="CLKM_TRIM Override. Applicable when efuse_done = 0 or bit[8] is set to 1." begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_SLICER_CONTROLS0" width="32" offset="0x844" description="">
        <bitfield id="CM_TMUX_SEL_LOWV" description="CM Test-mux select. Reaches on TOP_CLMM_REG1_IN[9:6] port of gprcm" begin="9" end="6" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="SLICER_SPARE0" description="Slicer spare0 control. Reaches on TOP_CLKM_REG1_IN[5:4] port of gprcm" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_SLICER_CONTROLS1" width="32" offset="0x848" description="">
        <bitfield id="SLICER_SPARE1" description="Slicer spare1. Reaches on port TOP_CLKM_REG2_IN[15:10] of gprcm." begin="15" end="10" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="XOSC_TRIM" description="XOSC Trim. Reaches on port TOP_CLKM_REG2_IN[9:4] of gprcm" begin="9" end="4" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="SLICER_LV_TRIM" description="LV Slicer trim. Reaches on port TOP_CLKM_REG2_IN[2:0] of gprcm." begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_ANA_BGAP_CONTROLS0" width="32" offset="0x84C" description="">
        <bitfield id="MEM_REF_TEMP_TRIM" description="REF_TEMP_TRIM override. Applicable when bit [20] of this register set to 1. (or efc_done = 0) Note : Final REF_TEMP_TRIM reaches on port TOP_PM_REG0[15:10] of gprcm." begin="15" end="10" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_REF_V2I_TRIM" description="REF_V2I_TRIM Override. Applicable when bit [21] of this register set to 1 . (of efc_done = 0) Note : Final REF_V2I_TRIM reaches on port TOP_PM_REG0[9:6] of gprcm." begin="9" end="6" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU1" description="" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_ANA_BGAP_CONTROLS1" width="32" offset="0x850" description="">
        <bitfield id="MEM_REF_BG_SPARE" description="REF_BGAP_SPARE. Reaches on port TOP_PM_REG1[15:14] of gprcm." begin="15" end="14" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_REF_BGAP_TMUX_CTRL" description="REF_BGAP_TMUX_CTRL. Reaches on port TOP_PM_REG1[13:9] of gprcm." begin="13" end="9" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_REF_FILT_TRIM" description="REF_FILT_TRIM. Reaches on port TOP_PM_REG1[8:5] of gprcm." begin="8" end="5" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_REF_MAG_TRIM" description="REF_MAG_TRIM Override. Applicable when bit[22] of REF_ANA_BGAP_CONTROLS0 [0x084C] set to 1 (of efc_done = 0). Note : Final REF_MAG_TRIM reaches on port TOP_PM_REG1[4:0] of gprcm" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_ANA_SPARE_CONTROLS0" width="32" offset="0x854" description="">
        <bitfield id="MEM_TOP_PM_REG3" description="Spare control. Reaches on TOP_PM_REG3 [15:0] of gprcm." begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_ANA_SPARE_CONTROLS1" width="32" offset="0x858" description="">
        <bitfield id="MEM_TOP_CLKM_REG3" description="Spare control. Reaches on TOP_CLKM_REG3 [15:0] of gprcm." begin="31" end="16" width="16" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_TOP_CLKM_REG4" description="Spare control. Reaches on TOP_CLKM_REG4 [15:0] of gprcm." begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEMSS_PSCON_OVERRIDES0" width="32" offset="0x85C" description="">
        <bitfield id="MEM_MEMSS_PSCON_MEM_OFF_OVERRIDE" description="" begin="31" end="16" width="16" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_MEMSS_PSCON_MEM_RETAIN_OVERRIDE" description="" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEMSS_PSCON_OVERRIDES1" width="32" offset="0x860" description="">
    </register>
    <register id="PLL_REF_LOCK_OVERRIDES" width="32" offset="0x864" description="">
    </register>
    <register id="MCU_PSCON_DEBUG" width="32" offset="0x868" description="">
        <bitfield id="MCU_PSCON_RTC_PS" description="MCU_PSCON_RTC_ON = &amp;quot;0000&amp;quot;; MCU_PSCON_RTC_OFF = &amp;quot;0001&amp;quot;; MCU_PSCON_RTC_RET = &amp;quot;0010&amp;quot;; MCU_PSCON_RTC_OFF_TO_ON = &amp;quot;0011&amp;quot;; MCU_PSCON_RTC_RET_TO_ON = &amp;quot;0100&amp;quot;; MCU_PSCON_RTC_ON_TO_RET = &amp;quot;0101&amp;quot;; MCU_PSCON_RTC_ON_TO_OFF = &amp;quot;0110&amp;quot;; MCU_PSCON_RTC_RET_TO_ON_WAIT_OPP = &amp;quot;0111&amp;quot;; MCU_PSCON_RTC_OFF_TO_ON_WAIT_OPP = &amp;quot;1000&amp;quot;;" begin="5" end="3" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCU_PSCON_SYS_PS" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEMSS_PWR_PS" width="32" offset="0x86C" description="">
        <bitfield id="PWR_PS_MEMSS" description="MEMSS_PM_SLEEP = &amp;quot;000&amp;quot;; MEMSS_PM_WAIT_OPP = &amp;quot;010&amp;quot;; MEMSS_PM_ACTIVE = &amp;quot;011&amp;quot;; MEMSS_PM_SLEEP_TO_ACTIVE = &amp;quot;100&amp;quot;; MEMSS_PM_ACTIVE_TO_SLEEP = &amp;quot;101&amp;quot;;" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REF_FSM_DEBUG" width="32" offset="0x870" description="">
        <bitfield id="FREF_MODE" description="01 - HV Mode ; 10 - LV Mode ; 11 - XTAL Mode" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="REF_FSM_PS" description="constant FREF_CLK_OFF = &amp;quot;00000&amp;quot;; constant FREF_EN_BGAP = &amp;quot;00001&amp;quot;; constant FREF_EN_LDO = &amp;quot;00010&amp;quot;; constant FREF_EN_SLI_HV = &amp;quot;00011&amp;quot;; constant FREF_EN_SLI_HV_PD = &amp;quot;00100&amp;quot;; constant FREF_EN_DIG_BUF = &amp;quot;00101&amp;quot;; constant FREF_EN_OSC = &amp;quot;00110&amp;quot;; constant FREF_EN_SLI_LV = &amp;quot;00111&amp;quot;; constant FREF_EN_CLK_REQ = &amp;quot;01000&amp;quot;; constant FREF_CLK_VALID = &amp;quot;01001&amp;quot;; constant FREF_MODE_DET0 = &amp;quot;01010&amp;quot;; constant FREF_MODE_DET1 = &amp;quot;01011&amp;quot;; constant FREF_MODE_DET2 = &amp;quot;10010&amp;quot;; constant FREF_MODE_DET3 = &amp;quot;10011&amp;quot;; constant FREF_VALID = &amp;quot;01100&amp;quot;; constant FREF_VALID0 = &amp;quot;01101&amp;quot;; constant FREF_VALID1 = &amp;quot;01110&amp;quot;; constant FREF_VALID2 = &amp;quot;01111&amp;quot;; constant FREF_WAIT_EXT_TCXO0 = &amp;quot;10000&amp;quot;; constant FREF_WAIT_EXT_TCXO1 = &amp;quot;10001&amp;quot;;" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_SYS_OPP_REQ_OVERRIDE" width="32" offset="0x874" description="">
        <bitfield id="MEM_SYS_OPP_REQ_OVERRIDE" description="&amp;quot;0001&amp;quot; - RUN ; &amp;quot;0010&amp;quot; - DSLP ; &amp;quot;0100&amp;quot; - LPDS ; Others - NA" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_TESTCTRL_PD_OPP_CONFIG" width="32" offset="0x878" description="">
    </register>
    <register id="MEM_WL_FAST_CLK_REQ_OVERRIDES" width="32" offset="0x87C" description="">
    </register>
    <register id="MEM_MCU_PD_MODE_REQ_OVERRIDES" width="32" offset="0x880" description="">
    </register>
    <register id="MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES" width="32" offset="0x884" description="">
    </register>
    <register id="MEM_WLAN_APLLMCS_OVERRIDES" width="32" offset="0x888" description="">
    </register>
    <register id="MEM_REF_FSM_CFG2" width="32" offset="0x88C" description="">
        <bitfield id="MEM_FC_DEASSERT_DELAY" description="Number of RTC clocks for keeping the FC_EN asserted high" begin="21" end="19" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_STARTUP_DEASSERT_DELAY" description="Number of RTC clocks for keeping the STARTUP_EN asserted high" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_EXT_TCXO_SETTLING_TIME" description="Number of RTC clocks for waiting for clock to settle." begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TESTCTRL_POWER_CTRL" width="32" offset="0xC10" description="">
        <bitfield id="TESTCTRL_PD_STATUS" description="" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SSDIO_POWER_CTRL" width="32" offset="0xC14" description="">
        <bitfield id="SSDIO_PD_STATUS" description="1 - SSDIO-PD is ON ; 0 - SSDIO-PD is OFF" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCSPI_N1_POWER_CTRL" width="32" offset="0xC18" description="">
        <bitfield id="MCSPI_N1_PD_STATUS" description="1 - MCSPI_N1-PD is ON ; 0 - MCSPI_N1-PD if OFF" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WELP_POWER_CTRL" width="32" offset="0xC1C" description="">
        <bitfield id="WTOP_PD_STATUS" description="" begin="12" end="10" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="WELP_PD_STATUS" description="" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WL_SDIO_POWER_CTRL" width="32" offset="0xC20" description="">
        <bitfield id="WL_SDIO_PD_STATUS" description="" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WLAN_SRAM_ACTIVE_PWR_CFG" width="32" offset="0xC24" description="">
        <bitfield id="WLAN_SRAM_ACTIVE_PWR_CFG" description="SRAM (WTOP+DRP) state during Active-mode : 1 - SRAMs are ON ; 0 - SRAMs are OFF. Cluster information : [0] - 1st column of MEMSS (Applicable only when owned by WTOP/PHY) [1] - 2nd column of MEMSS (Applicable only when owned by WTOP/PHY) ; [2] - 3rd column of MEMSS (Applicable only when owned by WTOP/PHY) ; [3] - 4th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [4] - 5th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [5] - 6th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [6] - 7th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [7] - 8th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [8] - 9th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [9] - 10th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [10] - 11th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [11] - 12th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [12] - 13th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [13] - 14th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [14] - 15th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [15] - 16th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [23:16] - Internal to WTOP Cluster" begin="23" end="0" width="24" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WLAN_SRAM_SLEEP_PWR_CFG" width="32" offset="0xC28" description="">
        <bitfield id="WLAN_SRAM_SLEEP_PWR_CFG" description="SRAM (WTOP+DRP) state during Sleep-mode : 1 - SRAMs are RET ; 0 - SRAMs are OFF. Cluster information : [0] - 1st column of MEMSS (Applicable only when owned by WTOP/PHY) [1] - 2nd column of MEMSS (Applicable only when owned by WTOP/PHY) ; [2] - 3rd column of MEMSS (Applicable only when owned by WTOP/PHY) ; [3] - 4th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [4] - 5th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [5] - 6th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [6] - 7th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [7] - 8th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [8] - 9th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [9] - 10th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [10] - 11th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [11] - 12th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [12] - 13th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [13] - 14th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [14] - 15th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [15] - 16th column of MEMSS (Applicable only when owned by WTOP/PHY) ; [23:16] - Internal to WTOP Cluster" begin="23" end="0" width="24" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_SECURE_INIT_DONE" width="32" offset="0xC30" description="">
    </register>
    <register id="APPS_DEV_MODE_INIT_DONE" width="32" offset="0xC34" description="">
    </register>
    <register id="EN_APPS_REBOOT" width="32" offset="0xC38" description="">
    </register>
    <register id="MEM_APPS_PERIPH_PRESENT" width="32" offset="0xC3C" description="">
    </register>
    <register id="MEM_NWP_PERIPH_PRESENT" width="32" offset="0xC40" description="">
    </register>
    <register id="MEM_SHARED_PERIPH_PRESENT" width="32" offset="0xC44" description="">
    </register>
    <register id="NWP_PWR_STATE" width="32" offset="0xC48" description="">
        <bitfield id="NWP_PWR_STATE_PS" description="&amp;quot;0000&amp;quot;- PORZ :- NWP is yet to be enabled by APPS during powerup (from HIB/OFF) ; &amp;quot;0011&amp;quot;- ACTIVE :- NWP is enabled, clocks and resets to NWP-SubSystem are enabled ; &amp;quot;0010&amp;quot;- LPDS :- NWP is in LPDS-mode ; Clocks and reset to NWP-SubSystem are gated ; &amp;quot;0101&amp;quot;- WAIT_FOR_OPP :- NWP is in transition from LPDS to ACTIVE, where it is waiting for OPP to be stable ; &amp;quot;1000&amp;quot;- WAKE_TIMER_OPP_REQ :- NWP is in transition from LPDS, where the wakeup cause is LPDS_Wake timer OTHERS : NA" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="NWP_RCM_PS" description="&amp;quot;000&amp;quot; - NWP_RUN : NWP is in RUN state (default) - Applicable only when NWP_PWR_STATE_PS = ACTIVE ; &amp;quot;001&amp;quot; - NWP_SLP : NWP is in SLEEP state (default) - Applicable only when NWP_PWR_STATE_PS = ACTIVE ; &amp;quot;010&amp;quot; - NWP_DSLP : NWP is in Deep-Sleep state (default) - Applicable only when NWP_PWR_STATE_PS = ACTIVE ; &amp;quot;011&amp;quot; - WAIT_FOR_ACTIVE : NWP is in transition from Deep-sleep to Run, where it is waiting for OPP to be stable ; &amp;quot;100&amp;quot; - WAIT_FOR_DSLP_TIMER_WAKE_REQ : NWP is in transition from Deep-sleep to Run, where the wakeup cause is deep-sleep wake-timer" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="APPS_PWR_STATE" width="32" offset="0xC4C" description="">
        <bitfield id="APPS_PWR_STATE_PS" description="&amp;quot;0000&amp;quot;- PORZ :- APPS is waiting for PLL_clock during powerup (from HIB/OFF) ; &amp;quot;0011&amp;quot;- ACTIVE :- APPS is enabled, clocks and resets to APPS-SubSystem are enabled ; APPS might be either in Secure or Un-secure mode during this state. &amp;quot;1001&amp;quot; - SECURE_MODE_LPDS :- While in ACTIVE (Secure-mode), APPS had to program the DevInit_done bit at the end, after which it enters into this state, where the reset to APPS will be asserted. From this state APPS might either re-boot itself or enter into LPDS depending upon whether the device is 3200 or 3100. &amp;quot;0010&amp;quot;- LPDS :- APPS is in LPDS-mode ; Clocks and reset to APPS-SubSystem are gated ; &amp;quot;0101&amp;quot;- WAIT_FOR_OPP :- APPS is in transition from LPDS to ACTIVE, where it is waiting for OPP to be stable ; &amp;quot;1000&amp;quot; - WAKE_TIMER_OPP_REQ : APPS is in transition from LPDS, where the wakeup cause is LPDS_Wake timer ; &amp;quot;1010&amp;quot; - WAIT_FOR_PATCH_INIT : APPS enters into this state during development-mode #3 (SOP = 3), where it is waiting for patch download to complete and 0x4 hack is programmed. OTHERS : NA" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="APPS_RCM_PS" description="&amp;quot;000&amp;quot; - APPS_RUN : APPS is in RUN state (default) - Applicable only when APPS_PWR_STATE_PS = ACTIVE ; &amp;quot;001&amp;quot; - APPS_SLP : APPS is in SLEEP state (default) - Applicable only when APPS_PWR_STATE_PS = ACTIVE ; &amp;quot;010&amp;quot; - APPS_DSLP : APPS is in Deep-Sleep state (default) - Applicable only when APPS_PWR_STATE_PS = ACTIVE ; &amp;quot;011&amp;quot; - WAIT_FOR_ACTIVE : APPS is in transition from Deep-sleep to Run, where it is waiting for OPP to be stable ; &amp;quot;100&amp;quot; - WAIT_FOR_DSLP_TIMER_WAKE_REQ : APPS is in transition from Deep-sleep to Run, where the wakeup cause is deep-sleep wake-timer" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCU_PWR_STATE" width="32" offset="0xC50" description="">
        <bitfield id="MCU_OPP_PS" description="TBD" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WTOP_PM_PS" width="32" offset="0xC54" description="">
        <bitfield id="WTOP_PM_PS" description="&amp;quot;011&amp;quot; - WTOP_PM_ACTIVE (Default) :- WTOP_Pd is in ACTIVE mode; &amp;quot;100&amp;quot; - WTOP_PM_ACTIVE_TO_SLEEP :- WTOP_Pd is in transition from ACTIVE to SLEEP ; &amp;quot;000&amp;quot; - WTOP_PM_SLEEP : WTOP-Pd is in Sleep-state ; &amp;quot;100&amp;quot; - WTOP_PM_SLEEP_TO_ACTIVE : WTOP_Pd is in transition from SLEEP to ACTIVE ; &amp;quot;000&amp;quot; - WTOP_PM_WAIT_FOR_OPP : Wait for OPP to be stable ;" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WTOP_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC58" description="">
    </register>
    <register id="WELP_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC5C" description="">
    </register>
    <register id="WL_SDIO_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC60" description="">
    </register>
    <register id="SSDIO_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC64" description="">
    </register>
    <register id="MCSPI_N1_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC68" description="">
    </register>
    <register id="TESTCTRL_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC6C" description="">
    </register>
    <register id="MCU_PD_RESETZ_OVERRIDE_REG" width="32" offset="0xC70" description="">
    </register>
    <register id="EFUSE_READ_REG0" width="32" offset="0xC78" description="">
    </register>
    <register id="EFUSE_READ_REG1" width="32" offset="0xC7C" description="">
    </register>
    <register id="EFUSE_READ_REG2" width="32" offset="0xC80" description="">
    </register>
    <register id="EFUSE_READ_REG3" width="32" offset="0xC84" description="">
    </register>
    <register id="WTOP_MEM_RET_CFG" width="32" offset="0xC88" description="">
    </register>
    <register id="COEX_CLK_SWALLOW_CFG0" width="32" offset="0xC8C" description="">
        <bitfield id="Q_FACTOR" description="TBD" begin="22" end="0" width="23" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="COEX_CLK_SWALLOW_CFG1" width="32" offset="0xC90" description="">
        <bitfield id="P_FACTOR" description="TBD" begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="COEX_CLK_SWALLOW_CFG2" width="32" offset="0xC94" description="">
        <bitfield id="CONSECUTIVE_SWALLOW" description="" begin="4" end="3" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="COEX_CLK_SWALLOW_ENABLE" width="32" offset="0xC98" description="">
    </register>
    <register id="DCDC_CLK_GEN_CONFIG" width="32" offset="0xC9C" description="">
    </register>
    <register id="EFUSE_READ_REG4" width="32" offset="0xCA0" description="">
    </register>
    <register id="EFUSE_READ_REG5" width="32" offset="0xCA4" description="">
    </register>
    <register id="EFUSE_READ_REG6" width="32" offset="0xCA8" description="">
    </register>
    <register id="EFUSE_READ_REG7" width="32" offset="0xCAC" description="">
    </register>
    <register id="EFUSE_READ_REG8" width="32" offset="0xCB0" description="">
    </register>
    <register id="EFUSE_READ_REG9" width="32" offset="0xCB4" description="">
    </register>
    <register id="EFUSE_READ_REG10" width="32" offset="0xCB8" description="">
    </register>
    <register id="EFUSE_READ_REG11" width="32" offset="0xCBC" description="">
    </register>
    <register id="DIEID_READ_REG0" width="32" offset="0xCC0" description="">
    </register>
    <register id="DIEID_READ_REG1" width="32" offset="0xCC4" description="">
    </register>
    <register id="DIEID_READ_REG2" width="32" offset="0xCC8" description="">
    </register>
    <register id="DIEID_READ_REG3" width="32" offset="0xCCC" description="">
    </register>
    <register id="DIEID_READ_REG4" width="32" offset="0xCD0" description="">
    </register>
    <register id="APPS_SS_OVERRIDES" width="32" offset="0xCD4" description="">
    </register>
    <register id="NWP_SS_OVERRIDES" width="32" offset="0xCD8" description="">
    </register>
    <register id="SHARED_SS_OVERRIDES" width="32" offset="0xCDC" description="">
    </register>
    <register id="IDMEM_CORE_RST_OVERRIDES" width="32" offset="0xCE0" description="">
    </register>
    <register id="TOP_DIE_FSM_OVERRIDES" width="32" offset="0xCE4" description="">
    </register>
    <register id="MCU_PSCON_OVERRIDES" width="32" offset="0xCE8" description="">
        <bitfield id="NU1" description="" begin="15" end="10" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_MCU_PSCON_MEM_OFF_OVERRIDE" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_MCU_PSCON_MEM_RETAIN_OVERRIDE" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WTOP_PSCON_OVERRIDES" width="32" offset="0xCEC" description="">
        <bitfield id="MEM_WTOP_PSCON_MEM_OFF_OVERRIDE" description="" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_WTOP_PSCON_MEM_RETAIN_OVERRIDE" description="" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WELP_PSCON_OVERRIDES" width="32" offset="0xCF0" description="">
    </register>
    <register id="WL_SDIO_PSCON_OVERRIDES" width="32" offset="0xCF4" description="">
    </register>
    <register id="MCSPI_PSCON_OVERRIDES" width="32" offset="0xCF8" description="">
    </register>
    <register id="SSDIO_PSCON_OVERRIDES" width="32" offset="0xCFC" description="">
    </register>
</module>
