Model,Property,Policy,ControlPoints,Run,Assumption,IsSafe,ExecutionTime,Iteration
regulators,R1,IFBT_UR,1,21,assume ((lcv_cmd_fcs_dps_<29.9994));,0,339.2469,30
regulators,R1,IFBT_UR,1,22,assume ((lcv_cmd_fcs_dps_<30.0003));,0,311.2340,30
regulators,R1,IFBT_UR,1,23,assume ((lcv_cmd_fcs_dps_<30.0001));,0,307.5204,30
regulators,R1,IFBT_UR,1,24,assume ((lcv_cmd_fcs_dps_<29.9997));,0,291.1678,30
regulators,R1,IFBT_UR,1,25,assume ((lcv_cmd_fcs_dps_<30.0024));,0,287.1434,30
regulators,R1,IFBT_UR,1,26,assume ((lcv_cmd_fcs_dps_<30.0011));,0,289.7562,30
regulators,R1,IFBT_UR,1,27,assume ((lcv_cmd_fcs_dps_<29.9992));,0,294.1017,30
regulators,R1,IFBT_UR,1,28,assume ((lcv_cmd_fcs_dps_<29.9986));,0,294.8302,30
regulators,R1,IFBT_UR,1,29,assume ((lcv_cmd_fcs_dps_<30.0041));,0,303.3316,30
regulators,R1,IFBT_UR,1,30,assume ((lcv_cmd_fcs_dps_<30.0017));,0,310.8339,30
regulators,R1,IFBT_UR,1,31,assume ((lcv_cmd_fcs_dps_<29.9993));,0,307.0166,30
regulators,R1,IFBT_UR,1,32,assume ((lcv_cmd_fcs_dps_<30.0001));,0,310.6900,30
regulators,R1,IFBT_UR,1,33,assume ((lcv_cmd_fcs_dps_<30.0001));,0,314.3815,30
regulators,R1,IFBT_UR,1,34,assume ((lcv_cmd_fcs_dps_<30.0001));,0,297.8913,30
regulators,R1,IFBT_UR,1,35,assume ((lcv_cmd_fcs_dps_<30.0002));,0,308.6851,30
regulators,R1,IFBT_UR,1,36,assume ((lcv_cmd_fcs_dps_<30.0011));,0,300.5797,30
regulators,R1,IFBT_UR,1,37,assume ((lcv_cmd_fcs_dps_<30.0022));,0,305.8654,30
regulators,R1,IFBT_UR,1,38,assume ((lcv_cmd_fcs_dps_<30.0003));,0,308.4562,30
regulators,R1,IFBT_UR,1,39,assume ((lcv_cmd_fcs_dps_<29.9994));,0,300.8852,30
regulators,R1,IFBT_UR,1,40,assume ((lcv_cmd_fcs_dps_<30.001));,0,295.4655,30
regulators,R1,IFBT_UR,1,41,assume ((lcv_cmd_fcs_dps_<30.0001));,0,291.7462,30
regulators,R1,IFBT_UR,1,42,assume ((lcv_cmd_fcs_dps_<29.9995));,0,290.6395,30
regulators,R1,IFBT_UR,1,43,assume ((lcv_cmd_fcs_dps_<30.0002));,0,290.7049,30
regulators,R1,IFBT_UR,1,44,assume ((lcv_cmd_fcs_dps_<30.0011));,0,290.8748,30
regulators,R1,IFBT_UR,1,45,assume ((lcv_cmd_fcs_dps_<29.9993));,0,303.5800,30
regulators,R1,IFBT_UR,1,46,assume ((lcv_cmd_fcs_dps_<30.0006));,0,301.6707,30
regulators,R1,IFBT_UR,1,47,assume ((lcv_cmd_fcs_dps_<29.9993));,0,319.7588,30
regulators,R1,IFBT_UR,1,48,assume ((lcv_cmd_fcs_dps_<30));,0,332.6110,30
regulators,R1,IFBT_UR,1,49,assume ((lcv_cmd_fcs_dps_<29.9981));,0,337.5459,30
regulators,R1,IFBT_UR,1,50,assume ((lcv_cmd_fcs_dps_<29.9995));,0,338.9089,30
