

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_5_proc'
================================================================
* Date:           Mon Feb 08 23:46:30 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.96|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i40* %pyrFilOut_V, [5 x i8]* @p_str274, i32 0, i32 0, i32 0, i32 1520, [1 x i8]* @p_str275, [1 x i8]* @p_str275, [1 x i8]* @p_str275, [1 x i8]* @p_str275)

ST_1: stg_6 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i48* %ifftPyrOut, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 1.57ns
newFuncRoot:2  br label %0


 <State 2>: 2.07ns
ST_2: i7 [1/1] 0.00ns
:0  %i7 = phi i10 [ 0, %newFuncRoot ], [ %i, %"ap_fixed_base<24, 11, true, 5, 3, 0>.exit" ]

ST_2: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %i7, -512

ST_2: i [1/1] 1.84ns
:2  %i = add i10 %i7, 1

ST_2: stg_11 [1/1] 0.00ns
:3  br i1 %exitcond, label %.exitStub, label %"ap_fixed_base<24, 11, true, 5, 3, 0>.exit"


 <State 3>: 2.96ns
ST_3: empty [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_3: tmp_s [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str277)

ST_3: stg_14 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str275) nounwind

ST_3: ifftPyrOut_read [1/1] 1.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:3  %ifftPyrOut_read = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* %ifftPyrOut)

ST_3: tmp_9 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:4  %tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i48.i32.i32(i48 %ifftPyrOut_read, i32 10, i32 23)

ST_3: p_Val2_2_cast [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:5  %p_Val2_2_cast = sext i14 %tmp_9 to i15

ST_3: tmp_3 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:6  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ifftPyrOut_read, i32 9)

ST_3: tmp_32_cast [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:7  %tmp_32_cast = zext i1 %tmp_3 to i15

ST_3: p_Val2_s [1/1] 1.96ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:8  %p_Val2_s = add i15 %tmp_32_cast, %p_Val2_2_cast

ST_3: p_Val2_6_cast [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:9  %p_Val2_6_cast = sext i15 %p_Val2_s to i17

ST_3: tmp_2 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:10  %tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i48.i32.i32(i48 %ifftPyrOut_read, i32 34, i32 47)

ST_3: p_Val2_4_cast [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:11  %p_Val2_4_cast = sext i14 %tmp_2 to i15

ST_3: tmp_4 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:12  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ifftPyrOut_read, i32 33)

ST_3: tmp_35_cast [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:13  %tmp_35_cast = zext i1 %tmp_4 to i15

ST_3: p_Val2_2 [1/1] 1.96ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:14  %p_Val2_2 = add i15 %tmp_35_cast, %p_Val2_4_cast

ST_3: tmp [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:15  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %p_Val2_2, i17 %p_Val2_6_cast)

ST_3: tmp_1 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:16  %tmp_1 = sext i32 %tmp to i34

ST_3: cast [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:17  %cast = zext i34 %tmp_1 to i40

ST_3: stg_30 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:18  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %pyrFilOut_V, i40 %cast)

ST_3: empty_75 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:19  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str277, i32 %tmp_s)

ST_3: stg_32 [1/1] 0.00ns
ap_fixed_base<24, 11, true, 5, 3, 0>.exit:20  br label %0


 <State 4>: 0.00ns
ST_4: stg_33 [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ifftPyrOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x3bee149740; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrFilOut_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3bee1492c0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5           (specinterface    ) [ 00000]
stg_6           (specinterface    ) [ 00000]
stg_7           (br               ) [ 01110]
i7              (phi              ) [ 00100]
exitcond        (icmp             ) [ 00110]
i               (add              ) [ 01110]
stg_11          (br               ) [ 00000]
empty           (speclooptripcount) [ 00000]
tmp_s           (specregionbegin  ) [ 00000]
stg_14          (specpipeline     ) [ 00000]
ifftPyrOut_read (read             ) [ 00000]
tmp_9           (partselect       ) [ 00000]
p_Val2_2_cast   (sext             ) [ 00000]
tmp_3           (bitselect        ) [ 00000]
tmp_32_cast     (zext             ) [ 00000]
p_Val2_s        (add              ) [ 00000]
p_Val2_6_cast   (sext             ) [ 00000]
tmp_2           (partselect       ) [ 00000]
p_Val2_4_cast   (sext             ) [ 00000]
tmp_4           (bitselect        ) [ 00000]
tmp_35_cast     (zext             ) [ 00000]
p_Val2_2        (add              ) [ 00000]
tmp             (bitconcatenate   ) [ 00000]
tmp_1           (sext             ) [ 00000]
cast            (zext             ) [ 00000]
stg_30          (write            ) [ 00000]
empty_75        (specregionend    ) [ 00000]
stg_32          (br               ) [ 01110]
stg_33          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ifftPyrOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifftPyrOut"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pyrFilOut_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrFilOut_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="ifftPyrOut_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="48" slack="0"/>
<pin id="62" dir="0" index="1" bw="48" slack="0"/>
<pin id="63" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifftPyrOut_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="stg_30_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="40" slack="0"/>
<pin id="69" dir="0" index="2" bw="34" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_30/3 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i7_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="1"/>
<pin id="75" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i7_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="exitcond_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="48" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_Val2_2_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_2_cast/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="48" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_32_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="14" slack="0"/>
<pin id="125" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Val2_6_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_6_cast/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="48" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="7" slack="0"/>
<pin id="137" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_4_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_4_cast/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="48" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_35_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Val2_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="14" slack="0"/>
<pin id="161" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="15" slack="0"/>
<pin id="167" dir="0" index="2" bw="15" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="exitcond_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="56" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="77" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="77" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="60" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="96" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="60" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="106" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="60" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="60" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="142" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="128" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="184"><net_src comp="84" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="90" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="77" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pyrFilOut_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i : 1
		stg_11 : 2
	State 3
		p_Val2_2_cast : 1
		tmp_32_cast : 1
		p_Val2_s : 2
		p_Val2_6_cast : 3
		p_Val2_4_cast : 1
		tmp_35_cast : 1
		p_Val2_2 : 2
		tmp : 4
		tmp_1 : 5
		cast : 6
		stg_30 : 7
		empty_75 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |           i_fu_90          |    0    |    10   |
|    add   |       p_Val2_s_fu_122      |    0    |    14   |
|          |       p_Val2_2_fu_158      |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |       exitcond_fu_84       |    0    |    4    |
|----------|----------------------------|---------|---------|
|   read   | ifftPyrOut_read_read_fu_60 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |     stg_30_write_fu_66     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp_9_fu_96        |    0    |    0    |
|          |        tmp_2_fu_132        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    p_Val2_2_cast_fu_106    |    0    |    0    |
|   sext   |    p_Val2_6_cast_fu_128    |    0    |    0    |
|          |    p_Val2_4_cast_fu_142    |    0    |    0    |
|          |        tmp_1_fu_172        |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_3_fu_110        |    0    |    0    |
|          |        tmp_4_fu_146        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     tmp_32_cast_fu_118     |    0    |    0    |
|   zext   |     tmp_35_cast_fu_154     |    0    |    0    |
|          |         cast_fu_176        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_164         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    42   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|exitcond_reg_181|    1   |
|    i7_reg_73   |   10   |
|    i_reg_185   |   10   |
+----------------+--------+
|      Total     |   21   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   42   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   42   |
+-----------+--------+--------+
