/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* TFT_CS */
.set TFT_CS__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set TFT_CS__0__MASK, 0x08
.set TFT_CS__0__PC, CYREG_PRT3_PC3
.set TFT_CS__0__PORT, 3
.set TFT_CS__0__SHIFT, 3
.set TFT_CS__AG, CYREG_PRT3_AG
.set TFT_CS__AMUX, CYREG_PRT3_AMUX
.set TFT_CS__BIE, CYREG_PRT3_BIE
.set TFT_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TFT_CS__BYP, CYREG_PRT3_BYP
.set TFT_CS__CTL, CYREG_PRT3_CTL
.set TFT_CS__DM0, CYREG_PRT3_DM0
.set TFT_CS__DM1, CYREG_PRT3_DM1
.set TFT_CS__DM2, CYREG_PRT3_DM2
.set TFT_CS__DR, CYREG_PRT3_DR
.set TFT_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set TFT_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TFT_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TFT_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set TFT_CS__MASK, 0x08
.set TFT_CS__PORT, 3
.set TFT_CS__PRT, CYREG_PRT3_PRT
.set TFT_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TFT_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TFT_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TFT_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TFT_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TFT_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TFT_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TFT_CS__PS, CYREG_PRT3_PS
.set TFT_CS__SHIFT, 3
.set TFT_CS__SLW, CYREG_PRT3_SLW

/* TFT_DC */
.set TFT_DC__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set TFT_DC__0__MASK, 0x08
.set TFT_DC__0__PC, CYREG_PRT12_PC3
.set TFT_DC__0__PORT, 12
.set TFT_DC__0__SHIFT, 3
.set TFT_DC__AG, CYREG_PRT12_AG
.set TFT_DC__BIE, CYREG_PRT12_BIE
.set TFT_DC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TFT_DC__BYP, CYREG_PRT12_BYP
.set TFT_DC__DM0, CYREG_PRT12_DM0
.set TFT_DC__DM1, CYREG_PRT12_DM1
.set TFT_DC__DM2, CYREG_PRT12_DM2
.set TFT_DC__DR, CYREG_PRT12_DR
.set TFT_DC__INP_DIS, CYREG_PRT12_INP_DIS
.set TFT_DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TFT_DC__MASK, 0x08
.set TFT_DC__PORT, 12
.set TFT_DC__PRT, CYREG_PRT12_PRT
.set TFT_DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TFT_DC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TFT_DC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TFT_DC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TFT_DC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TFT_DC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TFT_DC__PS, CYREG_PRT12_PS
.set TFT_DC__SHIFT, 3
.set TFT_DC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TFT_DC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TFT_DC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TFT_DC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TFT_DC__SLW, CYREG_PRT12_SLW

/* CLK_LED */
.set CLK_LED__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set CLK_LED__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set CLK_LED__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set CLK_LED__CFG2_SRC_SEL_MASK, 0x07
.set CLK_LED__INDEX, 0x03
.set CLK_LED__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLK_LED__PM_ACT_MSK, 0x08
.set CLK_LED__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLK_LED__PM_STBY_MSK, 0x08

/* PWM_RED */
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_RED_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_RED_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_RED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_RED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_RED_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_RED_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1

/* RED_LED */
.set RED_LED__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set RED_LED__0__MASK, 0x40
.set RED_LED__0__PC, CYREG_PRT0_PC6
.set RED_LED__0__PORT, 0
.set RED_LED__0__SHIFT, 6
.set RED_LED__AG, CYREG_PRT0_AG
.set RED_LED__AMUX, CYREG_PRT0_AMUX
.set RED_LED__BIE, CYREG_PRT0_BIE
.set RED_LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RED_LED__BYP, CYREG_PRT0_BYP
.set RED_LED__CTL, CYREG_PRT0_CTL
.set RED_LED__DM0, CYREG_PRT0_DM0
.set RED_LED__DM1, CYREG_PRT0_DM1
.set RED_LED__DM2, CYREG_PRT0_DM2
.set RED_LED__DR, CYREG_PRT0_DR
.set RED_LED__INP_DIS, CYREG_PRT0_INP_DIS
.set RED_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RED_LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RED_LED__LCD_EN, CYREG_PRT0_LCD_EN
.set RED_LED__MASK, 0x40
.set RED_LED__PORT, 0
.set RED_LED__PRT, CYREG_PRT0_PRT
.set RED_LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RED_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RED_LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RED_LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RED_LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RED_LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RED_LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RED_LED__PS, CYREG_PRT0_PS
.set RED_LED__SHIFT, 6
.set RED_LED__SLW, CYREG_PRT0_SLW

/* SEVEN_A */
.set SEVEN_A__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set SEVEN_A__0__MASK, 0x01
.set SEVEN_A__0__PC, CYREG_PRT1_PC0
.set SEVEN_A__0__PORT, 1
.set SEVEN_A__0__SHIFT, 0
.set SEVEN_A__AG, CYREG_PRT1_AG
.set SEVEN_A__AMUX, CYREG_PRT1_AMUX
.set SEVEN_A__BIE, CYREG_PRT1_BIE
.set SEVEN_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_A__BYP, CYREG_PRT1_BYP
.set SEVEN_A__CTL, CYREG_PRT1_CTL
.set SEVEN_A__DM0, CYREG_PRT1_DM0
.set SEVEN_A__DM1, CYREG_PRT1_DM1
.set SEVEN_A__DM2, CYREG_PRT1_DM2
.set SEVEN_A__DR, CYREG_PRT1_DR
.set SEVEN_A__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_A__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_A__MASK, 0x01
.set SEVEN_A__PORT, 1
.set SEVEN_A__PRT, CYREG_PRT1_PRT
.set SEVEN_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_A__PS, CYREG_PRT1_PS
.set SEVEN_A__SHIFT, 0
.set SEVEN_A__SLW, CYREG_PRT1_SLW

/* SEVEN_B */
.set SEVEN_B__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set SEVEN_B__0__MASK, 0x02
.set SEVEN_B__0__PC, CYREG_PRT1_PC1
.set SEVEN_B__0__PORT, 1
.set SEVEN_B__0__SHIFT, 1
.set SEVEN_B__AG, CYREG_PRT1_AG
.set SEVEN_B__AMUX, CYREG_PRT1_AMUX
.set SEVEN_B__BIE, CYREG_PRT1_BIE
.set SEVEN_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_B__BYP, CYREG_PRT1_BYP
.set SEVEN_B__CTL, CYREG_PRT1_CTL
.set SEVEN_B__DM0, CYREG_PRT1_DM0
.set SEVEN_B__DM1, CYREG_PRT1_DM1
.set SEVEN_B__DM2, CYREG_PRT1_DM2
.set SEVEN_B__DR, CYREG_PRT1_DR
.set SEVEN_B__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_B__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_B__MASK, 0x02
.set SEVEN_B__PORT, 1
.set SEVEN_B__PRT, CYREG_PRT1_PRT
.set SEVEN_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_B__PS, CYREG_PRT1_PS
.set SEVEN_B__SHIFT, 1
.set SEVEN_B__SLW, CYREG_PRT1_SLW

/* SEVEN_C */
.set SEVEN_C__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set SEVEN_C__0__MASK, 0x04
.set SEVEN_C__0__PC, CYREG_PRT1_PC2
.set SEVEN_C__0__PORT, 1
.set SEVEN_C__0__SHIFT, 2
.set SEVEN_C__AG, CYREG_PRT1_AG
.set SEVEN_C__AMUX, CYREG_PRT1_AMUX
.set SEVEN_C__BIE, CYREG_PRT1_BIE
.set SEVEN_C__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_C__BYP, CYREG_PRT1_BYP
.set SEVEN_C__CTL, CYREG_PRT1_CTL
.set SEVEN_C__DM0, CYREG_PRT1_DM0
.set SEVEN_C__DM1, CYREG_PRT1_DM1
.set SEVEN_C__DM2, CYREG_PRT1_DM2
.set SEVEN_C__DR, CYREG_PRT1_DR
.set SEVEN_C__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_C__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_C__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_C__MASK, 0x04
.set SEVEN_C__PORT, 1
.set SEVEN_C__PRT, CYREG_PRT1_PRT
.set SEVEN_C__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_C__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_C__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_C__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_C__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_C__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_C__PS, CYREG_PRT1_PS
.set SEVEN_C__SHIFT, 2
.set SEVEN_C__SLW, CYREG_PRT1_SLW

/* SEVEN_D */
.set SEVEN_D__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set SEVEN_D__0__MASK, 0x08
.set SEVEN_D__0__PC, CYREG_PRT1_PC3
.set SEVEN_D__0__PORT, 1
.set SEVEN_D__0__SHIFT, 3
.set SEVEN_D__AG, CYREG_PRT1_AG
.set SEVEN_D__AMUX, CYREG_PRT1_AMUX
.set SEVEN_D__BIE, CYREG_PRT1_BIE
.set SEVEN_D__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_D__BYP, CYREG_PRT1_BYP
.set SEVEN_D__CTL, CYREG_PRT1_CTL
.set SEVEN_D__DM0, CYREG_PRT1_DM0
.set SEVEN_D__DM1, CYREG_PRT1_DM1
.set SEVEN_D__DM2, CYREG_PRT1_DM2
.set SEVEN_D__DR, CYREG_PRT1_DR
.set SEVEN_D__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_D__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_D__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_D__MASK, 0x08
.set SEVEN_D__PORT, 1
.set SEVEN_D__PRT, CYREG_PRT1_PRT
.set SEVEN_D__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_D__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_D__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_D__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_D__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_D__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_D__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_D__PS, CYREG_PRT1_PS
.set SEVEN_D__SHIFT, 3
.set SEVEN_D__SLW, CYREG_PRT1_SLW

/* SEVEN_E */
.set SEVEN_E__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set SEVEN_E__0__MASK, 0x10
.set SEVEN_E__0__PC, CYREG_PRT1_PC4
.set SEVEN_E__0__PORT, 1
.set SEVEN_E__0__SHIFT, 4
.set SEVEN_E__AG, CYREG_PRT1_AG
.set SEVEN_E__AMUX, CYREG_PRT1_AMUX
.set SEVEN_E__BIE, CYREG_PRT1_BIE
.set SEVEN_E__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_E__BYP, CYREG_PRT1_BYP
.set SEVEN_E__CTL, CYREG_PRT1_CTL
.set SEVEN_E__DM0, CYREG_PRT1_DM0
.set SEVEN_E__DM1, CYREG_PRT1_DM1
.set SEVEN_E__DM2, CYREG_PRT1_DM2
.set SEVEN_E__DR, CYREG_PRT1_DR
.set SEVEN_E__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_E__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_E__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_E__MASK, 0x10
.set SEVEN_E__PORT, 1
.set SEVEN_E__PRT, CYREG_PRT1_PRT
.set SEVEN_E__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_E__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_E__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_E__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_E__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_E__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_E__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_E__PS, CYREG_PRT1_PS
.set SEVEN_E__SHIFT, 4
.set SEVEN_E__SLW, CYREG_PRT1_SLW

/* SEVEN_F */
.set SEVEN_F__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set SEVEN_F__0__MASK, 0x20
.set SEVEN_F__0__PC, CYREG_PRT1_PC5
.set SEVEN_F__0__PORT, 1
.set SEVEN_F__0__SHIFT, 5
.set SEVEN_F__AG, CYREG_PRT1_AG
.set SEVEN_F__AMUX, CYREG_PRT1_AMUX
.set SEVEN_F__BIE, CYREG_PRT1_BIE
.set SEVEN_F__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_F__BYP, CYREG_PRT1_BYP
.set SEVEN_F__CTL, CYREG_PRT1_CTL
.set SEVEN_F__DM0, CYREG_PRT1_DM0
.set SEVEN_F__DM1, CYREG_PRT1_DM1
.set SEVEN_F__DM2, CYREG_PRT1_DM2
.set SEVEN_F__DR, CYREG_PRT1_DR
.set SEVEN_F__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_F__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_F__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_F__MASK, 0x20
.set SEVEN_F__PORT, 1
.set SEVEN_F__PRT, CYREG_PRT1_PRT
.set SEVEN_F__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_F__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_F__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_F__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_F__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_F__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_F__PS, CYREG_PRT1_PS
.set SEVEN_F__SHIFT, 5
.set SEVEN_F__SLW, CYREG_PRT1_SLW

/* SEVEN_G */
.set SEVEN_G__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set SEVEN_G__0__MASK, 0x40
.set SEVEN_G__0__PC, CYREG_PRT1_PC6
.set SEVEN_G__0__PORT, 1
.set SEVEN_G__0__SHIFT, 6
.set SEVEN_G__AG, CYREG_PRT1_AG
.set SEVEN_G__AMUX, CYREG_PRT1_AMUX
.set SEVEN_G__BIE, CYREG_PRT1_BIE
.set SEVEN_G__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_G__BYP, CYREG_PRT1_BYP
.set SEVEN_G__CTL, CYREG_PRT1_CTL
.set SEVEN_G__DM0, CYREG_PRT1_DM0
.set SEVEN_G__DM1, CYREG_PRT1_DM1
.set SEVEN_G__DM2, CYREG_PRT1_DM2
.set SEVEN_G__DR, CYREG_PRT1_DR
.set SEVEN_G__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_G__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_G__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_G__MASK, 0x40
.set SEVEN_G__PORT, 1
.set SEVEN_G__PRT, CYREG_PRT1_PRT
.set SEVEN_G__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_G__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_G__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_G__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_G__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_G__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_G__PS, CYREG_PRT1_PS
.set SEVEN_G__SHIFT, 6
.set SEVEN_G__SLW, CYREG_PRT1_SLW

/* TFT_LED */
.set TFT_LED__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set TFT_LED__0__MASK, 0x04
.set TFT_LED__0__PC, CYREG_PRT12_PC2
.set TFT_LED__0__PORT, 12
.set TFT_LED__0__SHIFT, 2
.set TFT_LED__AG, CYREG_PRT12_AG
.set TFT_LED__BIE, CYREG_PRT12_BIE
.set TFT_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TFT_LED__BYP, CYREG_PRT12_BYP
.set TFT_LED__DM0, CYREG_PRT12_DM0
.set TFT_LED__DM1, CYREG_PRT12_DM1
.set TFT_LED__DM2, CYREG_PRT12_DM2
.set TFT_LED__DR, CYREG_PRT12_DR
.set TFT_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set TFT_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TFT_LED__MASK, 0x04
.set TFT_LED__PORT, 12
.set TFT_LED__PRT, CYREG_PRT12_PRT
.set TFT_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TFT_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TFT_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TFT_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TFT_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TFT_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TFT_LED__PS, CYREG_PRT12_PS
.set TFT_LED__SHIFT, 2
.set TFT_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TFT_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TFT_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TFT_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TFT_LED__SLW, CYREG_PRT12_SLW

/* TFT_RES */
.set TFT_RES__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set TFT_RES__0__MASK, 0x10
.set TFT_RES__0__PC, CYREG_PRT3_PC4
.set TFT_RES__0__PORT, 3
.set TFT_RES__0__SHIFT, 4
.set TFT_RES__AG, CYREG_PRT3_AG
.set TFT_RES__AMUX, CYREG_PRT3_AMUX
.set TFT_RES__BIE, CYREG_PRT3_BIE
.set TFT_RES__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TFT_RES__BYP, CYREG_PRT3_BYP
.set TFT_RES__CTL, CYREG_PRT3_CTL
.set TFT_RES__DM0, CYREG_PRT3_DM0
.set TFT_RES__DM1, CYREG_PRT3_DM1
.set TFT_RES__DM2, CYREG_PRT3_DM2
.set TFT_RES__DR, CYREG_PRT3_DR
.set TFT_RES__INP_DIS, CYREG_PRT3_INP_DIS
.set TFT_RES__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TFT_RES__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TFT_RES__LCD_EN, CYREG_PRT3_LCD_EN
.set TFT_RES__MASK, 0x10
.set TFT_RES__PORT, 3
.set TFT_RES__PRT, CYREG_PRT3_PRT
.set TFT_RES__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TFT_RES__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TFT_RES__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TFT_RES__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TFT_RES__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TFT_RES__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TFT_RES__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TFT_RES__PS, CYREG_PRT3_PS
.set TFT_RES__SHIFT, 4
.set TFT_RES__SLW, CYREG_PRT3_SLW

/* TFT_SCL */
.set TFT_SCL__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set TFT_SCL__0__MASK, 0x10
.set TFT_SCL__0__PC, CYREG_PRT12_PC4
.set TFT_SCL__0__PORT, 12
.set TFT_SCL__0__SHIFT, 4
.set TFT_SCL__AG, CYREG_PRT12_AG
.set TFT_SCL__BIE, CYREG_PRT12_BIE
.set TFT_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TFT_SCL__BYP, CYREG_PRT12_BYP
.set TFT_SCL__DM0, CYREG_PRT12_DM0
.set TFT_SCL__DM1, CYREG_PRT12_DM1
.set TFT_SCL__DM2, CYREG_PRT12_DM2
.set TFT_SCL__DR, CYREG_PRT12_DR
.set TFT_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set TFT_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TFT_SCL__MASK, 0x10
.set TFT_SCL__PORT, 12
.set TFT_SCL__PRT, CYREG_PRT12_PRT
.set TFT_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TFT_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TFT_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TFT_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TFT_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TFT_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TFT_SCL__PS, CYREG_PRT12_PS
.set TFT_SCL__SHIFT, 4
.set TFT_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TFT_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TFT_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TFT_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TFT_SCL__SLW, CYREG_PRT12_SLW

/* TFT_SDA */
.set TFT_SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set TFT_SDA__0__MASK, 0x20
.set TFT_SDA__0__PC, CYREG_PRT12_PC5
.set TFT_SDA__0__PORT, 12
.set TFT_SDA__0__SHIFT, 5
.set TFT_SDA__AG, CYREG_PRT12_AG
.set TFT_SDA__BIE, CYREG_PRT12_BIE
.set TFT_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TFT_SDA__BYP, CYREG_PRT12_BYP
.set TFT_SDA__DM0, CYREG_PRT12_DM0
.set TFT_SDA__DM1, CYREG_PRT12_DM1
.set TFT_SDA__DM2, CYREG_PRT12_DM2
.set TFT_SDA__DR, CYREG_PRT12_DR
.set TFT_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set TFT_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TFT_SDA__MASK, 0x20
.set TFT_SDA__PORT, 12
.set TFT_SDA__PRT, CYREG_PRT12_PRT
.set TFT_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TFT_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TFT_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TFT_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TFT_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TFT_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TFT_SDA__PS, CYREG_PRT12_PS
.set TFT_SDA__SHIFT, 5
.set TFT_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TFT_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TFT_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TFT_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TFT_SDA__SLW, CYREG_PRT12_SLW

/* TFT_SPI */
.set TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set TFT_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set TFT_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set TFT_SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set TFT_SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set TFT_SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set TFT_SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set TFT_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set TFT_SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set TFT_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set TFT_SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set TFT_SPI_BSPIM_RxStsReg__4__POS, 4
.set TFT_SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set TFT_SPI_BSPIM_RxStsReg__5__POS, 5
.set TFT_SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set TFT_SPI_BSPIM_RxStsReg__6__POS, 6
.set TFT_SPI_BSPIM_RxStsReg__MASK, 0x70
.set TFT_SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set TFT_SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set TFT_SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set TFT_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set TFT_SPI_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set TFT_SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set TFT_SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set TFT_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set TFT_SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB13_A0
.set TFT_SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB13_A1
.set TFT_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set TFT_SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB13_D0
.set TFT_SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB13_D1
.set TFT_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set TFT_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set TFT_SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB13_F0
.set TFT_SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB13_F1
.set TFT_SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set TFT_SPI_BSPIM_TxStsReg__0__POS, 0
.set TFT_SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set TFT_SPI_BSPIM_TxStsReg__1__POS, 1
.set TFT_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set TFT_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set TFT_SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set TFT_SPI_BSPIM_TxStsReg__2__POS, 2
.set TFT_SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set TFT_SPI_BSPIM_TxStsReg__3__POS, 3
.set TFT_SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set TFT_SPI_BSPIM_TxStsReg__4__POS, 4
.set TFT_SPI_BSPIM_TxStsReg__MASK, 0x1F
.set TFT_SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set TFT_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set TFT_SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set TFT_SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set TFT_SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set TFT_SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set TFT_SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set TFT_SPI_IntClock__INDEX, 0x00
.set TFT_SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set TFT_SPI_IntClock__PM_ACT_MSK, 0x01
.set TFT_SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set TFT_SPI_IntClock__PM_STBY_MSK, 0x01

/* SEVEN_DP */
.set SEVEN_DP__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set SEVEN_DP__0__MASK, 0x80
.set SEVEN_DP__0__PC, CYREG_PRT1_PC7
.set SEVEN_DP__0__PORT, 1
.set SEVEN_DP__0__SHIFT, 7
.set SEVEN_DP__AG, CYREG_PRT1_AG
.set SEVEN_DP__AMUX, CYREG_PRT1_AMUX
.set SEVEN_DP__BIE, CYREG_PRT1_BIE
.set SEVEN_DP__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_DP__BYP, CYREG_PRT1_BYP
.set SEVEN_DP__CTL, CYREG_PRT1_CTL
.set SEVEN_DP__DM0, CYREG_PRT1_DM0
.set SEVEN_DP__DM1, CYREG_PRT1_DM1
.set SEVEN_DP__DM2, CYREG_PRT1_DM2
.set SEVEN_DP__DR, CYREG_PRT1_DR
.set SEVEN_DP__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_DP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_DP__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_DP__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_DP__MASK, 0x80
.set SEVEN_DP__PORT, 1
.set SEVEN_DP__PRT, CYREG_PRT1_PRT
.set SEVEN_DP__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_DP__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_DP__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_DP__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_DP__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_DP__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_DP__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_DP__PS, CYREG_PRT1_PS
.set SEVEN_DP__SHIFT, 7
.set SEVEN_DP__SLW, CYREG_PRT1_SLW

/* UART_LOG */
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_LOG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_LOG_BUART_sRX_RxSts__3__POS, 3
.set UART_LOG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_LOG_BUART_sRX_RxSts__4__POS, 4
.set UART_LOG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_LOG_BUART_sRX_RxSts__5__POS, 5
.set UART_LOG_BUART_sRX_RxSts__MASK, 0x38
.set UART_LOG_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_LOG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_LOG_BUART_sTX_TxSts__0__POS, 0
.set UART_LOG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_LOG_BUART_sTX_TxSts__1__POS, 1
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_LOG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_LOG_BUART_sTX_TxSts__2__POS, 2
.set UART_LOG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_LOG_BUART_sTX_TxSts__3__POS, 3
.set UART_LOG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_LOG_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_LOG_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_LOG_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_LOG_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_LOG_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_LOG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_LOG_IntClock__INDEX, 0x02
.set UART_LOG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_LOG_IntClock__PM_ACT_MSK, 0x04
.set UART_LOG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_LOG_IntClock__PM_STBY_MSK, 0x04

/* GREEN_LED */
.set GREEN_LED__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set GREEN_LED__0__MASK, 0x80
.set GREEN_LED__0__PC, CYREG_PRT0_PC7
.set GREEN_LED__0__PORT, 0
.set GREEN_LED__0__SHIFT, 7
.set GREEN_LED__AG, CYREG_PRT0_AG
.set GREEN_LED__AMUX, CYREG_PRT0_AMUX
.set GREEN_LED__BIE, CYREG_PRT0_BIE
.set GREEN_LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set GREEN_LED__BYP, CYREG_PRT0_BYP
.set GREEN_LED__CTL, CYREG_PRT0_CTL
.set GREEN_LED__DM0, CYREG_PRT0_DM0
.set GREEN_LED__DM1, CYREG_PRT0_DM1
.set GREEN_LED__DM2, CYREG_PRT0_DM2
.set GREEN_LED__DR, CYREG_PRT0_DR
.set GREEN_LED__INP_DIS, CYREG_PRT0_INP_DIS
.set GREEN_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set GREEN_LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set GREEN_LED__LCD_EN, CYREG_PRT0_LCD_EN
.set GREEN_LED__MASK, 0x80
.set GREEN_LED__PORT, 0
.set GREEN_LED__PRT, CYREG_PRT0_PRT
.set GREEN_LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set GREEN_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set GREEN_LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set GREEN_LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set GREEN_LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set GREEN_LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set GREEN_LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set GREEN_LED__PS, CYREG_PRT0_PS
.set GREEN_LED__SHIFT, 7
.set GREEN_LED__SLW, CYREG_PRT0_SLW

/* PWM_Clock */
.set PWM_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PWM_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PWM_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PWM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set PWM_Clock__INDEX, 0x01
.set PWM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_Clock__PM_ACT_MSK, 0x02
.set PWM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_Clock__PM_STBY_MSK, 0x02

/* PWM_GREEN */
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* SEVEN_reg */
.set SEVEN_reg_Sync_ctrl_reg__0__MASK, 0x01
.set SEVEN_reg_Sync_ctrl_reg__0__POS, 0
.set SEVEN_reg_Sync_ctrl_reg__1__MASK, 0x02
.set SEVEN_reg_Sync_ctrl_reg__1__POS, 1
.set SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__2__MASK, 0x04
.set SEVEN_reg_Sync_ctrl_reg__2__POS, 2
.set SEVEN_reg_Sync_ctrl_reg__3__MASK, 0x08
.set SEVEN_reg_Sync_ctrl_reg__3__POS, 3
.set SEVEN_reg_Sync_ctrl_reg__4__MASK, 0x10
.set SEVEN_reg_Sync_ctrl_reg__4__POS, 4
.set SEVEN_reg_Sync_ctrl_reg__5__MASK, 0x20
.set SEVEN_reg_Sync_ctrl_reg__5__POS, 5
.set SEVEN_reg_Sync_ctrl_reg__6__MASK, 0x40
.set SEVEN_reg_Sync_ctrl_reg__6__POS, 6
.set SEVEN_reg_Sync_ctrl_reg__7__MASK, 0x80
.set SEVEN_reg_Sync_ctrl_reg__7__POS, 7
.set SEVEN_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SEVEN_reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set SEVEN_reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SEVEN_reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set SEVEN_reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SEVEN_reg_Sync_ctrl_reg__MASK, 0xFF
.set SEVEN_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SEVEN_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SEVEN_reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* ButtonLeft */
.set ButtonLeft__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set ButtonLeft__0__MASK, 0x08
.set ButtonLeft__0__PC, CYREG_PRT0_PC3
.set ButtonLeft__0__PORT, 0
.set ButtonLeft__0__SHIFT, 3
.set ButtonLeft__AG, CYREG_PRT0_AG
.set ButtonLeft__AMUX, CYREG_PRT0_AMUX
.set ButtonLeft__BIE, CYREG_PRT0_BIE
.set ButtonLeft__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ButtonLeft__BYP, CYREG_PRT0_BYP
.set ButtonLeft__CTL, CYREG_PRT0_CTL
.set ButtonLeft__DM0, CYREG_PRT0_DM0
.set ButtonLeft__DM1, CYREG_PRT0_DM1
.set ButtonLeft__DM2, CYREG_PRT0_DM2
.set ButtonLeft__DR, CYREG_PRT0_DR
.set ButtonLeft__INP_DIS, CYREG_PRT0_INP_DIS
.set ButtonLeft__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ButtonLeft__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ButtonLeft__LCD_EN, CYREG_PRT0_LCD_EN
.set ButtonLeft__MASK, 0x08
.set ButtonLeft__PORT, 0
.set ButtonLeft__PRT, CYREG_PRT0_PRT
.set ButtonLeft__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ButtonLeft__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ButtonLeft__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ButtonLeft__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ButtonLeft__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ButtonLeft__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ButtonLeft__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ButtonLeft__PS, CYREG_PRT0_PS
.set ButtonLeft__SHIFT, 3
.set ButtonLeft__SLW, CYREG_PRT0_SLW

/* PWM_YELLOW */
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_YELLOW_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* YELLOW_LED */
.set YELLOW_LED__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set YELLOW_LED__0__MASK, 0x01
.set YELLOW_LED__0__PC, CYREG_PRT2_PC0
.set YELLOW_LED__0__PORT, 2
.set YELLOW_LED__0__SHIFT, 0
.set YELLOW_LED__AG, CYREG_PRT2_AG
.set YELLOW_LED__AMUX, CYREG_PRT2_AMUX
.set YELLOW_LED__BIE, CYREG_PRT2_BIE
.set YELLOW_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set YELLOW_LED__BYP, CYREG_PRT2_BYP
.set YELLOW_LED__CTL, CYREG_PRT2_CTL
.set YELLOW_LED__DM0, CYREG_PRT2_DM0
.set YELLOW_LED__DM1, CYREG_PRT2_DM1
.set YELLOW_LED__DM2, CYREG_PRT2_DM2
.set YELLOW_LED__DR, CYREG_PRT2_DR
.set YELLOW_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set YELLOW_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set YELLOW_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set YELLOW_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set YELLOW_LED__MASK, 0x01
.set YELLOW_LED__PORT, 2
.set YELLOW_LED__PRT, CYREG_PRT2_PRT
.set YELLOW_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set YELLOW_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set YELLOW_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set YELLOW_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set YELLOW_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set YELLOW_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set YELLOW_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set YELLOW_LED__PS, CYREG_PRT2_PS
.set YELLOW_LED__SHIFT, 0
.set YELLOW_LED__SLW, CYREG_PRT2_SLW

/* isr_button */
.set isr_button__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button__INTC_MASK, 0x01
.set isr_button__INTC_NUMBER, 0
.set isr_button__INTC_PRIOR_NUM, 7
.set isr_button__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_button__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ButtonRight */
.set ButtonRight__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ButtonRight__0__MASK, 0x10
.set ButtonRight__0__PC, CYREG_PRT0_PC4
.set ButtonRight__0__PORT, 0
.set ButtonRight__0__SHIFT, 4
.set ButtonRight__AG, CYREG_PRT0_AG
.set ButtonRight__AMUX, CYREG_PRT0_AMUX
.set ButtonRight__BIE, CYREG_PRT0_BIE
.set ButtonRight__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ButtonRight__BYP, CYREG_PRT0_BYP
.set ButtonRight__CTL, CYREG_PRT0_CTL
.set ButtonRight__DM0, CYREG_PRT0_DM0
.set ButtonRight__DM1, CYREG_PRT0_DM1
.set ButtonRight__DM2, CYREG_PRT0_DM2
.set ButtonRight__DR, CYREG_PRT0_DR
.set ButtonRight__INP_DIS, CYREG_PRT0_INP_DIS
.set ButtonRight__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ButtonRight__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ButtonRight__LCD_EN, CYREG_PRT0_LCD_EN
.set ButtonRight__MASK, 0x10
.set ButtonRight__PORT, 0
.set ButtonRight__PRT, CYREG_PRT0_PRT
.set ButtonRight__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ButtonRight__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ButtonRight__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ButtonRight__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ButtonRight__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ButtonRight__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ButtonRight__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ButtonRight__PS, CYREG_PRT0_PS
.set ButtonRight__SHIFT, 4
.set ButtonRight__SLW, CYREG_PRT0_SLW

/* SEVEN_SELECT */
.set SEVEN_SELECT__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SEVEN_SELECT__0__MASK, 0x20
.set SEVEN_SELECT__0__PC, CYREG_PRT3_PC5
.set SEVEN_SELECT__0__PORT, 3
.set SEVEN_SELECT__0__SHIFT, 5
.set SEVEN_SELECT__AG, CYREG_PRT3_AG
.set SEVEN_SELECT__AMUX, CYREG_PRT3_AMUX
.set SEVEN_SELECT__BIE, CYREG_PRT3_BIE
.set SEVEN_SELECT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SEVEN_SELECT__BYP, CYREG_PRT3_BYP
.set SEVEN_SELECT__CTL, CYREG_PRT3_CTL
.set SEVEN_SELECT__DM0, CYREG_PRT3_DM0
.set SEVEN_SELECT__DM1, CYREG_PRT3_DM1
.set SEVEN_SELECT__DM2, CYREG_PRT3_DM2
.set SEVEN_SELECT__DR, CYREG_PRT3_DR
.set SEVEN_SELECT__INP_DIS, CYREG_PRT3_INP_DIS
.set SEVEN_SELECT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SEVEN_SELECT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SEVEN_SELECT__LCD_EN, CYREG_PRT3_LCD_EN
.set SEVEN_SELECT__MASK, 0x20
.set SEVEN_SELECT__PORT, 3
.set SEVEN_SELECT__PRT, CYREG_PRT3_PRT
.set SEVEN_SELECT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SEVEN_SELECT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SEVEN_SELECT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SEVEN_SELECT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SEVEN_SELECT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SEVEN_SELECT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SEVEN_SELECT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SEVEN_SELECT__PS, CYREG_PRT3_PS
.set SEVEN_SELECT__SHIFT, 5
.set SEVEN_SELECT__SLW, CYREG_PRT3_SLW

/* TFT_BackLight */
.set TFT_BackLight_PWMHW__CAP0, CYREG_TMR0_CAP0
.set TFT_BackLight_PWMHW__CAP1, CYREG_TMR0_CAP1
.set TFT_BackLight_PWMHW__CFG0, CYREG_TMR0_CFG0
.set TFT_BackLight_PWMHW__CFG1, CYREG_TMR0_CFG1
.set TFT_BackLight_PWMHW__CFG2, CYREG_TMR0_CFG2
.set TFT_BackLight_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set TFT_BackLight_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set TFT_BackLight_PWMHW__PER0, CYREG_TMR0_PER0
.set TFT_BackLight_PWMHW__PER1, CYREG_TMR0_PER1
.set TFT_BackLight_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set TFT_BackLight_PWMHW__PM_ACT_MSK, 0x01
.set TFT_BackLight_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set TFT_BackLight_PWMHW__PM_STBY_MSK, 0x01
.set TFT_BackLight_PWMHW__RT0, CYREG_TMR0_RT0
.set TFT_BackLight_PWMHW__RT1, CYREG_TMR0_RT1
.set TFT_BackLight_PWMHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
