xilinx rtfpga
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
WARNING: [Synth 8-3917] design ddr4_v2_2_8_cal_pi__GB0 has port rdDataEnd driven by constant 1
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port casSlot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mccasSlot2
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port calrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mcrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL0[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL0[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL1[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL1[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL2[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL2[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL3[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mCL3[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port calRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port calRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mcwinRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port mcwinRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__4 has unconnected port calDone
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port casSlot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mccasSlot2
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port calrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mcrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL0[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL0[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL1[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL1[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL2[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL2[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL3[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mCL3[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port calRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port calRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mcwinRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port mcwinRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__3 has unconnected port calDone
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port casSlot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mccasSlot2
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port calrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mcrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL0[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL0[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL1[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL1[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL2[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL2[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL3[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mCL3[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port calRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port calRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mcwinRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port mcwinRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__2 has unconnected port calDone
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port casSlot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mccasSlot2
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port calrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mcrdCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL0[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL0[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL1[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL1[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL2[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL2[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL3[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mCL3[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port calRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port calRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mcwinRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port mcwinRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_rd_en__1 has unconnected port calDone
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__7 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__6 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__5 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__4 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__3 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__2 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_wr_byte__1 has unconnected port rst
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port casSlot[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port casSlot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port winRank[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port winRank[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port wrCAS
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[7]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[6]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[3]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_low[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[7]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[6]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[3]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_cal_write has unconnected port cal_oe_dis_upp[1]
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_write/wrQ_reg[13][1]' (FD) to 'u_ddr_mc_write/wrQ_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[7][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[5][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[3][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[1][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[6][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[4][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[2][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[0][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[2].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[5][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[3][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[1][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[6][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[4][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[2][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[0][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[3].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][0]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[5][0]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[3][0]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[1][0]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[6][17]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[4][17]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[2][17]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[0][17]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]' (FD) to 'rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[6].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][0]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[5][0]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[3][0]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[1][0]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][17]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[4][17]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[2][17]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[0][17]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][18]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[4][18]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[2][18]' (FD) to 'rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[7].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/read_lat_shift_cal_dq_valid_reg' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_write/oe_0_mux_cal_reg[2]' (FDR) to 'u_ddr_mc_write/oe_0_mux_cal_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_write/oe_0_mux_cal_reg[3]' (FDR) to 'u_ddr_mc_write/oe_0_mux_cal_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\oe_0_mux_cal_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[0]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[1]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[2]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[3]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[4]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[5]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[6]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[7]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[8]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[9]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[10]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[11]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[12]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[13]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[14]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[15]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[16]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[17]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[18]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[19]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[20]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[21]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[22]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[23]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[24]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[25]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[26]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[27]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[28]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[29]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[30]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[31]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[32]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[33]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[34]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[35]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[36]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[37]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[38]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[39]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[40]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[41]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[42]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[43]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[44]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[45]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[46]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[47]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[48]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[48]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[49]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[49]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[50]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[50]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[51]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[51]' (FD) to 'u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[52]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[2][9] )
