

================================================================
== Vitis HLS Report for 'fft_stage_5_023'
================================================================
* Date:           Thu Oct 13 07:49:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       26|  15.000 ns|  0.130 us|    3|   26|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46           |fft_stage_5_023_Pipeline_SKIP_X           |        2|       25|  10.000 ns|   0.125 us|    2|   25|       no|
        |grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59  |fft_stage_5_023_Pipeline_VITIS_LOOP_40_1  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      15|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    1643|    1440|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     191|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    1664|    1646|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46           |fft_stage_5_023_Pipeline_SKIP_X           |        0|  20|  1621|  1371|    0|
    |grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59  |fft_stage_5_023_Pipeline_VITIS_LOOP_40_1  |        0|   0|    22|    69|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                          |        0|  20|  1643|  1440|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln1069_fu_83_p2             |      icmp|   0|  0|  11|           8|           3|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  15|          10|           5|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |IN_r_address0   |  14|          3|    6|         18|
    |IN_r_address1   |  14|          3|    6|         18|
    |IN_r_ce0        |  14|          3|    1|          3|
    |IN_r_ce1        |  14|          3|    1|          3|
    |OUT_r_address0  |  14|          3|    6|         18|
    |OUT_r_address1  |  14|          3|    6|         18|
    |OUT_r_ce0       |  14|          3|    1|          3|
    |OUT_r_ce1       |  14|          3|    1|          3|
    |OUT_r_d0        |  14|          3|   32|         96|
    |OUT_r_d1        |  14|          3|   32|         96|
    |OUT_r_we0       |  14|          3|    1|          3|
    |OUT_r_we1       |  14|          3|    1|          3|
    |ap_NS_fsm       |  14|          3|    1|          3|
    |ap_done         |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 191|         41|   96|        287|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                        |  2|   0|    2|          0|
    |ap_done_reg                                                      |  1|   0|    1|          0|
    |empty_reg_100                                                    |  8|   0|    8|          0|
    |grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46_ap_start_reg           |  1|   0|    1|          0|
    |grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1069_reg_105                                              |  1|   0|    1|          0|
    |trunc_ln2_reg_109                                                |  7|   0|    7|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            | 21|   0|   21|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|ap_return       |  out|    8|  ap_ctrl_hs|  fft_stage.5.023|  return value|
|IN_r_address0   |  out|    6|   ap_memory|             IN_r|         array|
|IN_r_ce0        |  out|    1|   ap_memory|             IN_r|         array|
|IN_r_q0         |   in|   32|   ap_memory|             IN_r|         array|
|IN_r_address1   |  out|    6|   ap_memory|             IN_r|         array|
|IN_r_ce1        |  out|    1|   ap_memory|             IN_r|         array|
|IN_r_q1         |   in|   32|   ap_memory|             IN_r|         array|
|OUT_r_address0  |  out|    6|   ap_memory|            OUT_r|         array|
|OUT_r_ce0       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_we0       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_d0        |  out|   32|   ap_memory|            OUT_r|         array|
|OUT_r_address1  |  out|    6|   ap_memory|            OUT_r|         array|
|OUT_r_ce1       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_we1       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_d1        |  out|   32|   ap_memory|            OUT_r|         array|
|p_read          |   in|   16|     ap_none|           p_read|        scalar|
+----------------+-----+-----+------------+-----------------+--------------+

