Analysis & Synthesis report for ov5640_rgb565_lcd
Fri Dec 20 09:29:26 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state
 11. State Machine - |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state
 12. State Machine - |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component
 19. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated
 20. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component
 41. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated
 42. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p
 43. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p
 44. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram
 45. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp
 46. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_se9:dffpipe3
 47. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp
 48. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp
 49. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 50. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4
 51. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component
 52. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated
 53. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p
 54. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p
 55. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram
 56. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp
 57. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_se9:dffpipe3
 58. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp
 59. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp
 60. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 61. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4
 62. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 63. Parameter Settings for User Entity Instance: lcd:u_lcd|clk_div:u_clk_div
 64. Parameter Settings for User Entity Instance: lcd:u_lcd|lcd_driver:u_lcd_driver
 65. Parameter Settings for User Entity Instance: picture_size:u_picture_size
 66. Parameter Settings for User Entity Instance: ov5640_dri:u0_ov5640_dri
 67. Parameter Settings for User Entity Instance: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr
 68. Parameter Settings for User Entity Instance: ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data
 69. Parameter Settings for User Entity Instance: ov5640_dri:u1_ov5640_dri
 70. Parameter Settings for User Entity Instance: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr
 71. Parameter Settings for User Entity Instance: ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data
 72. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component
 73. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component
 74. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component
 75. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component
 76. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 77. altpll Parameter Settings by Entity Instance
 78. dcfifo Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "sdram_top:u_sdram_top"
 80. Port Connectivity Checks: "ov5640_dri:u1_ov5640_dri"
 81. Port Connectivity Checks: "ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr"
 82. Port Connectivity Checks: "ov5640_dri:u0_ov5640_dri"
 83. Port Connectivity Checks: "lcd:u_lcd|lcd_driver:u_lcd_driver"
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages
 86. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 20 09:29:26 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov5640_rgb565_lcd                           ;
; Top-level Entity Name              ; ov5640_rgb565_lcd                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,612                                       ;
;     Total combinational functions  ; 2,312                                       ;
;     Dedicated logic registers      ; 943                                         ;
; Total registers                    ; 943                                         ;
; Total pins                         ; 93                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ov5640_rgb565_lcd  ; ov5640_rgb565_lcd  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+---------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+---------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/ov5640/ov5640_dri.v            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v            ;         ;
; ../rtl/lcd/rd_id.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/rd_id.v                    ;         ;
; ../rtl/lcd/lcd_driver.v               ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd_driver.v               ;         ;
; ../rtl/lcd/lcd.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v                      ;         ;
; ../rtl/lcd/clk_div.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/clk_div.v                  ;         ;
; ../rtl/sdram/wrfifo.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v                 ;         ;
; ../rtl/sdram/sdram_top.v              ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v              ;         ;
; ../rtl/sdram/sdram_para.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_para.v             ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v        ;         ;
; ../rtl/sdram/sdram_data.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_data.v             ;         ;
; ../rtl/sdram/sdram_ctrl.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_ctrl.v             ;         ;
; ../rtl/sdram/sdram_controller.v       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v       ;         ;
; ../rtl/sdram/sdram_cmd.v              ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_cmd.v              ;         ;
; ../rtl/sdram/rdfifo.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v                 ;         ;
; ../rtl/ov5640/picture_size.v          ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/picture_size.v          ;         ;
; ../rtl/ov5640/i2c_ov5640_rgb565_cfg.v ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_ov5640_rgb565_cfg.v ;         ;
; ../rtl/ov5640/i2c_dri.v               ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v               ;         ;
; ../rtl/ov5640/cmos_capture_data.v     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/cmos_capture_data.v     ;         ;
; ../rtl/ov5640_rgb565_lcd.v            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v            ;         ;
; ipcore/pll.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v                   ;         ;
; altpll.tdf                            ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal131.inc                        ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/aglobal131.inc                                            ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/pll_altpll.v                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v                ;         ;
; dcfifo.tdf                            ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; altdpram.inc                          ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; a_graycounter.inc                     ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_graycounter.inc                                         ;         ;
; a_fefifo.inc                          ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_fefifo.inc                                              ;         ;
; a_gray2bin.inc                        ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                            ;         ;
; dffpipe.inc                           ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/dffpipe.inc                                               ;         ;
; alt_sync_fifo.inc                     ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                         ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;         ;
; altsyncram_fifo.inc                   ; yes             ; Megafunction                 ; e:/quartusii_13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                       ;         ;
; db/dcfifo_0ol1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf             ;         ;
; db/a_gray2bin_8ib.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_gray2bin_8ib.tdf          ;         ;
; db/a_graycounter_777.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_777.tdf       ;         ;
; db/a_graycounter_3lc.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_3lc.tdf       ;         ;
; db/altsyncram_gm31.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/altsyncram_gm31.tdf         ;         ;
; db/dffpipe_se9.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dffpipe_se9.tdf             ;         ;
; db/alt_synch_pipe_1e8.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_1e8.tdf      ;         ;
; db/dffpipe_te9.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dffpipe_te9.tdf             ;         ;
; db/cmpr_c66.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/cmpr_c66.tdf                ;         ;
; db/mux_j28.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/mux_j28.tdf                 ;         ;
; db/dcfifo_jol1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_jol1.tdf             ;         ;
; db/alt_synch_pipe_f98.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_f98.tdf      ;         ;
; db/alt_synch_pipe_2e8.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_2e8.tdf      ;         ;
; db/dffpipe_ue9.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dffpipe_ue9.tdf             ;         ;
+---------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 2,612   ;
;                                             ;         ;
; Total combinational functions               ; 2312    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1396    ;
;     -- 3 input functions                    ; 449     ;
;     -- <=2 input functions                  ; 467     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1978    ;
;     -- arithmetic mode                      ; 334     ;
;                                             ;         ;
; Total registers                             ; 943     ;
;     -- Dedicated logic registers            ; 943     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 93      ;
; Total memory bits                           ; 131072  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 936     ;
; Total fan-out                               ; 13159   ;
; Average fan-out                             ; 3.72    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_rgb565_lcd                                  ; 2312 (1)          ; 943 (0)      ; 131072      ; 0            ; 0       ; 0         ; 93   ; 0            ; |ov5640_rgb565_lcd                                                                                                                                                                              ; work         ;
;    |lcd:u_lcd|                                      ; 187 (0)           ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|lcd:u_lcd                                                                                                                                                                    ; work         ;
;       |clk_div:u_clk_div|                           ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|lcd:u_lcd|clk_div:u_clk_div                                                                                                                                                  ; work         ;
;       |lcd_driver:u_lcd_driver|                     ; 176 (176)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|lcd:u_lcd|lcd_driver:u_lcd_driver                                                                                                                                            ; work         ;
;       |rd_id:u_rd_id|                               ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|lcd:u_lcd|rd_id:u_rd_id                                                                                                                                                      ; work         ;
;    |ov5640_dri:u0_ov5640_dri|                       ; 575 (0)           ; 133 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri                                                                                                                                                     ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data                                                                                                               ; work         ;
;       |i2c_dri:u_i2c_dr|                            ; 102 (102)         ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr                                                                                                                                    ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|             ; 438 (438)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                     ; work         ;
;    |ov5640_dri:u1_ov5640_dri|                       ; 564 (2)           ; 123 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri                                                                                                                                                     ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data                                                                                                               ; work         ;
;       |i2c_dri:u_i2c_dr|                            ; 92 (92)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr                                                                                                                                    ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|             ; 435 (435)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                     ; work         ;
;    |picture_size:u_picture_size|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|picture_size:u_picture_size                                                                                                                                                  ; work         ;
;    |pll:u_pll|                                      ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|pll:u_pll                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|pll:u_pll|altpll:altpll_component                                                                                                                                            ; work         ;
;          |pll_altpll:auto_generated|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                  ; work         ;
;    |sdram_top:u_sdram_top|                          ; 980 (0)           ; 651 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top                                                                                                                                                        ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 181 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                    ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 76 (76)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                              ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 102 (102)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                            ; work         ;
;          |sdram_data:u_sdram_data|                  ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                            ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 799 (315)         ; 549 (125)    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                      ; work         ;
;          |rdfifo:u0_rdfifo|                         ; 122 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 122 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_jol1:auto_generated|         ; 122 (16)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_2e8:ws_dgrp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                       ; work         ;
;                      |dffpipe_ue9:dffpipe4|         ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4  ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_se9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp                               ; work         ;
;                   |dffpipe_se9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |rdfifo:u1_rdfifo|                         ; 120 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 120 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_jol1:auto_generated|         ; 120 (16)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_2e8:ws_dgrp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                       ; work         ;
;                      |dffpipe_ue9:dffpipe4|         ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4  ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                    ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_msb|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb                    ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_msb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb                     ; work         ;
;                   |dffpipe_se9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp                               ; work         ;
;                   |dffpipe_se9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u0_wrfifo|                         ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_0ol1:auto_generated|         ; 121 (18)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_1e8:rs_dgwp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                       ; work         ;
;                      |dffpipe_te9:dffpipe11|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_msb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_se9:rs_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp                               ; work         ;
;                   |dffpipe_se9:rs_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u1_wrfifo|                         ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_0ol1:auto_generated|         ; 121 (18)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_1e8:rs_dgwp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                       ; work         ;
;                      |dffpipe_te9:dffpipe11|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_msb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_se9:rs_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp                               ; work         ;
;                   |dffpipe_se9:rs_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                             ; IP Include File                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |ov5640_rgb565_lcd|pll:u_pll                                                                ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state              ;
+------------------------+----------------------+----------------------+------------------------+------------------+
; Name                   ; rw_state.st_rd_sdram ; rw_state.st_wr_sdram ; rw_state.st_sdram_done ; rw_state.st_idle ;
+------------------------+----------------------+----------------------+------------------------+------------------+
; rw_state.st_idle       ; 0                    ; 0                    ; 0                      ; 0                ;
; rw_state.st_sdram_done ; 0                    ; 0                    ; 1                      ; 1                ;
; rw_state.st_wr_sdram   ; 0                    ; 1                    ; 0                      ; 1                ;
; rw_state.st_rd_sdram   ; 1                    ; 0                    ; 0                      ; 1                ;
+------------------------+----------------------+----------------------+------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state                                                                                                             ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state                                                                                                             ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                          ; Stuck at GND due to stuck port data_in                                                ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14,23]                                                                                   ; Stuck at GND due to stuck port data_in                                                ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14,23]                                                                                   ; Stuck at GND due to stuck port data_in                                                ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[3..15]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[6,15]                                                                                                     ; Stuck at GND due to stuck port data_in                                                ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[6,15]                                                                                                     ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[0..6]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[7] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[0..6]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[7] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..6]                                                                                ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[7]  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[1..7]                                                                                ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                         ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                         ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                                                                                                       ; Merged with ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[7]                                                                                   ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                         ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                         ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state~8                                                                                         ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state~9                                                                                         ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state~10                                                                                        ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state~11                                                                                        ; Lost fanout                                                                           ;
; Total Number of Removed Registers = 99                                                                                                                     ;                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[15]                                    ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[8], ;
;                                                                       ; due to stuck port data_in ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[7], ;
;                                                                       ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[8], ;
;                                                                       ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0],  ;
;                                                                       ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[7]   ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[23] ; Stuck at GND              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[15]                       ;
;                                                                       ; due to stuck port data_in ;                                                                            ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14] ; Stuck at GND              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[6]                        ;
;                                                                       ; due to stuck port data_in ;                                                                            ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[23] ; Stuck at GND              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[15]                       ;
;                                                                       ; due to stuck port data_in ;                                                                            ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14] ; Stuck at GND              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[6]                        ;
;                                                                       ; due to stuck port data_in ;                                                                            ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 943   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 938   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 441   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                                                                                                                      ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                                                                                                  ; 90      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                                                                                                  ; 90      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                                                                                                                  ; 12      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                                  ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                                                                                                                  ; 12      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                                  ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                 ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 4       ;
; Total number of inverted registers = 53                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[14]                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[9]                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]      ;
; 26:1               ; 7 bits    ; 119 LEs       ; 70 LEs               ; 49 LEs                 ; Yes        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector1                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -2083                 ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:u_lcd|clk_div:u_clk_div ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ID_4342        ; 0     ; Signed Integer                                  ;
; ID_7084        ; 1     ; Signed Integer                                  ;
; ID_7016        ; 2     ; Signed Integer                                  ;
; ID_1018        ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:u_lcd|lcd_driver:u_lcd_driver ;
+----------------+-------------+-------------------------------------------------+
; Parameter Name ; Value       ; Type                                            ;
+----------------+-------------+-------------------------------------------------+
; H_SYNC_4342    ; 00000101001 ; Unsigned Binary                                 ;
; H_BACK_4342    ; 00000000010 ; Unsigned Binary                                 ;
; H_DISP_4342    ; 00111100000 ; Unsigned Binary                                 ;
; H_FRONT_4342   ; 00000000010 ; Unsigned Binary                                 ;
; H_TOTAL_4342   ; 01000001101 ; Unsigned Binary                                 ;
; V_SYNC_4342    ; 00000001010 ; Unsigned Binary                                 ;
; V_BACK_4342    ; 00000000010 ; Unsigned Binary                                 ;
; V_DISP_4342    ; 00100010000 ; Unsigned Binary                                 ;
; V_FRONT_4342   ; 00000000010 ; Unsigned Binary                                 ;
; V_TOTAL_4342   ; 00100011110 ; Unsigned Binary                                 ;
; H_SYNC_7084    ; 00010000000 ; Unsigned Binary                                 ;
; H_BACK_7084    ; 00001011000 ; Unsigned Binary                                 ;
; H_DISP_7084    ; 01100100000 ; Unsigned Binary                                 ;
; H_FRONT_7084   ; 00000101000 ; Unsigned Binary                                 ;
; H_TOTAL_7084   ; 10000100000 ; Unsigned Binary                                 ;
; V_SYNC_7084    ; 00000000010 ; Unsigned Binary                                 ;
; V_BACK_7084    ; 00000100001 ; Unsigned Binary                                 ;
; V_DISP_7084    ; 00111100000 ; Unsigned Binary                                 ;
; V_FRONT_7084   ; 00000001010 ; Unsigned Binary                                 ;
; V_TOTAL_7084   ; 01000001101 ; Unsigned Binary                                 ;
; H_SYNC_7016    ; 00000010100 ; Unsigned Binary                                 ;
; H_BACK_7016    ; 00010001100 ; Unsigned Binary                                 ;
; H_DISP_7016    ; 10000000000 ; Unsigned Binary                                 ;
; H_FRONT_7016   ; 00010100000 ; Unsigned Binary                                 ;
; H_TOTAL_7016   ; 10101000000 ; Unsigned Binary                                 ;
; V_SYNC_7016    ; 00000000011 ; Unsigned Binary                                 ;
; V_BACK_7016    ; 00000010100 ; Unsigned Binary                                 ;
; V_DISP_7016    ; 01001011000 ; Unsigned Binary                                 ;
; V_FRONT_7016   ; 00000001100 ; Unsigned Binary                                 ;
; V_TOTAL_7016   ; 01001111011 ; Unsigned Binary                                 ;
; H_SYNC_1018    ; 00000001010 ; Unsigned Binary                                 ;
; H_BACK_1018    ; 00001010000 ; Unsigned Binary                                 ;
; H_DISP_1018    ; 10100000000 ; Unsigned Binary                                 ;
; H_FRONT_1018   ; 00001000110 ; Unsigned Binary                                 ;
; H_TOTAL_1018   ; 10110100000 ; Unsigned Binary                                 ;
; V_SYNC_1018    ; 00000000011 ; Unsigned Binary                                 ;
; V_BACK_1018    ; 00000001010 ; Unsigned Binary                                 ;
; V_DISP_1018    ; 01100100000 ; Unsigned Binary                                 ;
; V_FRONT_1018   ; 00000001010 ; Unsigned Binary                                 ;
; V_TOTAL_1018   ; 01100110111 ; Unsigned Binary                                 ;
; ID_4342        ; 0           ; Signed Integer                                  ;
; ID_7084        ; 1           ; Signed Integer                                  ;
; ID_7016        ; 2           ; Signed Integer                                  ;
; ID_1018        ; 5           ; Signed Integer                                  ;
+----------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picture_size:u_picture_size ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ID_4342        ; 0     ; Signed Integer                                  ;
; ID_7084        ; 1     ; Signed Integer                                  ;
; ID_7016        ; 2     ; Signed Integer                                  ;
; ID_1018        ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_dri:u0_ov5640_dri ;
+----------------+-----------------------------+------------------------+
; Parameter Name ; Value                       ; Type                   ;
+----------------+-----------------------------+------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary        ;
; BIT_CTRL       ; 1                           ; Unsigned Binary        ;
; CLK_FREQ       ; 101111101011110000100000000 ; Unsigned Binary        ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary        ;
+----------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr ;
+----------------+-----------------------------+-----------------------------------------+
; Parameter Name ; Value                       ; Type                                    ;
+----------------+-----------------------------+-----------------------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary                         ;
; CLK_FREQ       ; 101111101011110000100000000 ; Unsigned Binary                         ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary                         ;
+----------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_dri:u1_ov5640_dri ;
+----------------+-----------------------------+------------------------+
; Parameter Name ; Value                       ; Type                   ;
+----------------+-----------------------------+------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary        ;
; BIT_CTRL       ; 1                           ; Unsigned Binary        ;
; CLK_FREQ       ; 101111101011110000100000000 ; Unsigned Binary        ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary        ;
+----------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr ;
+----------------+-----------------------------+-----------------------------------------+
; Parameter Name ; Value                       ; Type                                    ;
+----------------+-----------------------------+-----------------------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary                         ;
; CLK_FREQ       ; 101111101011110000100000000 ; Unsigned Binary                         ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary                         ;
+----------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_0ol1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_0ol1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_jol1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_jol1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"   ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; wr_len[8..0]      ; Input ; Info     ; Stuck at GND ;
; wr_len[9]         ; Input ; Info     ; Stuck at VCC ;
; wr_min_addr       ; Input ; Info     ; Stuck at GND ;
; rd_min_addr       ; Input ; Info     ; Stuck at GND ;
; rd_len[8..0]      ; Input ; Info     ; Stuck at GND ;
; rd_len[9]         ; Input ; Info     ; Stuck at VCC ;
; sdram_read_valid  ; Input ; Info     ; Stuck at VCC ;
; sdram_pingpang_en ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_dri:u1_ov5640_dri"                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_h_pixel     ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "cmos_h_pixel[12..12]" will be connected to GND. ;
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr" ;
+----------+-------+----------+-----------------------------------------+
; Port     ; Type  ; Severity ; Details                                 ;
+----------+-------+----------+-----------------------------------------+
; bit_ctrl ; Input ; Info     ; Stuck at VCC                            ;
+----------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_dri:u0_ov5640_dri"                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_h_pixel     ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "cmos_h_pixel[12..12]" will be connected to GND. ;
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "lcd:u_lcd|lcd_driver:u_lcd_driver" ;
+------------+--------+----------+------------------------------+
; Port       ; Type   ; Severity ; Details                      ;
+------------+--------+----------+------------------------------+
; pixel_xpos ; Output ; Info     ; Explicitly unconnected       ;
; pixel_ypos ; Output ; Info     ; Explicitly unconnected       ;
+------------+--------+----------+------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 20 09:29:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v
    Info (12023): Found entity 1: ov5640_dri
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/rd_id.v
    Info (12023): Found entity 1: rd_id
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v
    Info (12023): Found entity 1: lcd
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/picture_size.v
    Info (12023): Found entity 1: picture_size
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov5640_rgb565_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v
    Info (12023): Found entity 1: ov5640_rgb565_lcd
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "ov5640_rgb565_lcd" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:u_lcd"
Info (12128): Elaborating entity "rd_id" for hierarchy "lcd:u_lcd|rd_id:u_rd_id"
Info (12128): Elaborating entity "clk_div" for hierarchy "lcd:u_lcd|clk_div:u_clk_div"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd:u_lcd|lcd_driver:u_lcd_driver"
Info (12128): Elaborating entity "picture_size" for hierarchy "picture_size:u_picture_size"
Info (12128): Elaborating entity "ov5640_dri" for hierarchy "ov5640_dri:u0_ov5640_dri"
Info (12128): Elaborating entity "i2c_ov5640_rgb565_cfg" for hierarchy "ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 27 to match size of target (9)
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0ol1.tdf
    Info (12023): Found entity 1: dcfifo_0ol1
Info (12128): Elaborating entity "dcfifo_0ol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf
    Info (12023): Found entity 1: altsyncram_gm31
Info (12128): Elaborating entity "altsyncram_gm31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jol1.tdf
    Info (12023): Found entity 1: dcfifo_jol1
Info (12128): Elaborating entity "dcfifo_jol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f98
Info (12128): Elaborating entity "alt_synch_pipe_f98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer lcd:u_lcd|lcd_driver:u_lcd_driver|v_sync~0
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam0_rst_n" is stuck at VCC
    Warning (13410): Pin "cam0_pwdn" is stuck at GND
    Warning (13410): Pin "cam1_rst_n" is stuck at VCC
    Warning (13410): Pin "cam1_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "lcd_hs" is stuck at VCC
    Warning (13410): Pin "lcd_vs" is stuck at VCC
    Warning (13410): Pin "lcd_bl" is stuck at VCC
    Warning (13410): Pin "lcd_rst" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2801 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 34 bidirectional pins
    Info (21061): Implemented 2643 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Fri Dec 20 09:29:26 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.map.smsg.


