[CacheGeometry geo-l1i]
Sets = 256
Assoc = 1 
BlockSize = 64
Latency = 2
Policy = LRU
Ports = 2


[CacheGeometry geo-l1d]
Sets = 64 
Assoc = 4
BlockSize = 64 
Latency = 2
Policy = LRU
Ports = 2

;EnablePrefetcher = t
;PrefetcherType = STRIDE
;PrefetcherGHBSize = 256
;PrefetcherITSize = 64
;PrefetcherLookupDepth = 2
;Pf_degree = 4
;Pf_distance = 1

EnablePrefetcher = t
PrefetcherType = DCU
;PrefetcherGHBSize = 256
;PrefetcherITSize = 64
;PrefetcherLookupDepth = 2
Pf_degree = 1
L1DCUHint = 1
L1DCUHintCoreID = 1
;L1hint_Sets = 1
L1DCUHintPrefetchDistance = 1
;Pf_distance = 1
;EnableThrottle = 1
;ThrottleType = EVENT
;FineGrainedCtrl = 1
;TLB_Sets = 1
;TLB_Assoc = 16

[CacheGeometry geo-l2]
Sets = 2048 
Assoc = 8
BlockSize = 64
Latency = 20
Policy = LRU
Ports = 4 

EnablePrefetcher = t
PrefetcherType = DCU
Pf_degree = 4
Pf_distance = 1
L1hint_Sets = 1
;L2 has 64 prefetching stream
L1hint_BlockSize = 16
;L1hint_Assoc = 64
;16 entry * 4 cores
L2DCUActbyHint = 1

[Module C0L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0 
LowNetworkNode = C0L1I 
LowModules = L2 

[Module C0L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0 
LowNetworkNode = C0L1D
LowModules = L2

[Module C1L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C1L1I
LowModules = L2

[Module C1L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C1L1D
LowModules = L2

[Module C2L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C2L1I
LowModules = L2

[Module C2L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C2L1D
LowModules = L2

[Module C3L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C3L1I
LowModules = L2

[Module C3L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C3L1D
LowModules = L2

[Module L2]
Type = Cache
Geometry = geo-l2
HighNetwork = net0 
HighNetworkNode = L2
LowNetwork = net-l2-mm
LowModules = MM

[Module MM]
Type = MainMemory
BlockSize = 64
Latency = 1
;EnableDram = T
;DramBanks = 8
;DramChannels = 2

HighNetwork = net-l2-mm

[Network net-l2-mm]
DefaultInputBufferSize = 2048 
DefaultOutputBufferSize = 2048
DefaultBandwidth = 64 

[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = C0L1D
InstModule = C0L1I

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = C1L1D
InstModule = C1L1I

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = C2L1D
InstModule = C2L1I

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = C3L1D
InstModule = C3L1I




