

================================================================
== Vivado HLS Report for 'wrapper_img_hist_equaliz1'
================================================================
* Date:           Tue Dec 15 23:17:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_hist_src4_prj
* Solution:       test4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 5.391 ns |   0.78 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   311091|  2272566| 1.944 ms | 14.204 ms |  311091|  2272566|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+-----------+--------+---------+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+-----------+--------+---------+---------+
        |grp_top_img_hist_equaliz_fu_349  |top_img_hist_equaliz  |   307250|  2073650| 1.920 ms | 12.960 ms |  307250|  2073650|   none  |
        +---------------------------------+----------------------+---------+---------+----------+-----------+--------+---------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- memcpy_prev_hist  |      767|      767|         3|          -|          -|      256|    no    |
        |- CDF_L1            |     1275|   196350|  5 ~ 770 |          -|          -|      255|    no    |
        | + CDF_L2           |        3|      768|         3|          -|          -| 1 ~ 256 |    no    |
        |- Loop 3            |      768|      768|         3|          -|          -|      256|    no    |
        |- Loop 4            |      768|      768|         3|          -|          -|      256|    no    |
        |- L0                |      256|      256|         3|          1|          1|      255|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    220|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      7|    4219|   3967|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    365|    -|
|Register         |        -|      -|     373|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|      7|    4592|   4552|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      3|       4|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+------------------------------------------+---------+-------+------+------+-----+
    |                  Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------+------------------------------------------+---------+-------+------+------+-----+
    |grp_top_img_hist_equaliz_fu_349             |top_img_hist_equaliz                      |        0|      7|  3979|  3723|    0|
    |wrapper_img_hist_equaliz1_AXILiteS_s_axi_U  |wrapper_img_hist_equaliz1_AXILiteS_s_axi  |        4|      0|   240|   244|    0|
    +--------------------------------------------+------------------------------------------+---------+-------+------+------+-----+
    |Total                                       |                                          |        4|      7|  4219|  3967|    0|
    +--------------------------------------------+------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |wrapper_img_hist_equ_1_U  |wrapper_img_hist_jbC  |        1|  0|   0|    0|   256|   15|     1|         3840|
    |prev_hist_U               |wrapper_img_hist_kbM  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |cdf_U                     |wrapper_img_hist_kbM  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |hist_bram_U               |wrapper_img_hist_mb6  |        2|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                      |        5|  0|   0|    0|  1024|  111|     4|        28416|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln240_fu_391_p2                              |     +    |      0|  0|  15|           8|           1|
    |add_ln32_fu_446_p2                               |     +    |      0|  0|  15|           8|           1|
    |i_1_fu_430_p2                                    |     +    |      0|  0|  15|           8|           1|
    |i_2_fu_480_p2                                    |     +    |      0|  0|  15|           9|           1|
    |i_3_fu_497_p2                                    |     +    |      0|  0|  15|           8|           1|
    |i_fu_463_p2                                      |     +    |      0|  0|  15|           9|           1|
    |k_fu_418_p2                                      |     +    |      0|  0|  15|           8|           1|
    |tmp_cdf_fu_452_p2                                |     +    |      0|  0|  39|          32|          32|
    |grp_top_img_hist_equaliz_fu_349_out_strm_TREADY  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_491_p2                              |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln240_fu_402_p2                             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln255_fu_457_p2                             |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln294_fu_474_p2                             |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln32_fu_412_p2                              |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln35_fu_424_p2                              |   icmp   |      0|  0|  11|           8|           8|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                          |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 220|         144|          77|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |cdf_address0             |  21|          4|    8|         32|
    |cdf_ce0                  |  15|          3|    1|          3|
    |hist_address0            |  21|          4|    8|         32|
    |hist_bram_address0       |  21|          4|    8|         32|
    |hist_bram_ce0            |  15|          3|    1|          3|
    |hist_bram_ce1            |   9|          2|    1|          2|
    |hist_bram_d0             |  15|          3|   32|         96|
    |hist_bram_we0            |  15|          3|    1|          3|
    |hist_bram_we1            |   9|          2|    1|          2|
    |i1_0_reg_327             |   9|          2|    9|         18|
    |i_0_i5_reg_338           |   9|          2|    8|         16|
    |i_0_i_reg_292            |   9|          2|    8|         16|
    |i_0_reg_316              |   9|          2|    9|         18|
    |in_strm_TREADY_int       |   9|          2|    1|          2|
    |indvars_iv_i_reg_268     |   9|          2|    8|         16|
    |k_0_i_reg_280            |   9|          2|    8|         16|
    |phi_ln240_reg_257        |   9|          2|    8|         16|
    |prev_hist_address0       |  21|          4|    8|         32|
    |prev_hist_d0             |  15|          3|   32|         96|
    |tmp_cdf_0_i_reg_303      |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 365|         75|  195|        537|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln240_reg_519                             |   8|   0|    8|          0|
    |ap_CS_fsm                                     |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |cdf_load_reg_646                              |  32|   0|   32|          0|
    |grp_top_img_hist_equaliz_fu_349_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_509                           |  16|   0|   16|          0|
    |hist_bram_load_reg_616                        |  32|   0|   32|          0|
    |i1_0_reg_327                                  |   9|   0|    9|          0|
    |i_0_i5_reg_338                                |   8|   0|    8|          0|
    |i_0_i_reg_292                                 |   8|   0|    8|          0|
    |i_0_reg_316                                   |   9|   0|    9|          0|
    |i_1_reg_554                                   |   8|   0|    8|          0|
    |i_2_reg_601                                   |   9|   0|    9|          0|
    |i_reg_582                                     |   9|   0|    9|          0|
    |icmp_ln13_reg_621                             |   1|   0|    1|          0|
    |icmp_ln13_reg_621_pp0_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln240_reg_534                            |   1|   0|    1|          0|
    |indvars_iv_i_reg_268                          |   8|   0|    8|          0|
    |k_0_i_reg_280                                 |   8|   0|    8|          0|
    |k_reg_546                                     |   8|   0|    8|          0|
    |phi_ln240_reg_257                             |   8|   0|    8|          0|
    |prev_hist_load_reg_569                        |  32|   0|   32|          0|
    |reg_385                                       |  32|   0|   32|          0|
    |tmp_cdf_0_i_reg_303                           |  32|   0|   32|          0|
    |width_read_reg_514                            |  16|   0|   16|          0|
    |wrapper_img_hist_equ_3_reg_538                |  15|   0|   15|          0|
    |zext_ln16_reg_630                             |   8|   0|   64|         56|
    |zext_ln16_reg_630_pp0_iter1_reg               |   8|   0|   64|         56|
    |zext_ln240_reg_524                            |   8|   0|   64|         56|
    |zext_ln256_reg_587                            |   9|   0|   64|         55|
    |zext_ln295_reg_606                            |   9|   0|   64|         55|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 373|   0|  651|        278|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   12|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   12|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |          AXILiteS         |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |          AXILiteS         |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | wrapper_img_hist_equaliz1 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | wrapper_img_hist_equaliz1 | return value |
|interrupt               | out |    1| ap_ctrl_hs | wrapper_img_hist_equaliz1 | return value |
|in_strm_TDATA           |  in |   32|    axis    |      in_strm_V_data_V     |    pointer   |
|in_strm_TVALID          |  in |    1|    axis    |      in_strm_V_dest_V     |    pointer   |
|in_strm_TREADY          | out |    1|    axis    |      in_strm_V_dest_V     |    pointer   |
|in_strm_TDEST           |  in |    1|    axis    |      in_strm_V_dest_V     |    pointer   |
|in_strm_TKEEP           |  in |    4|    axis    |      in_strm_V_keep_V     |    pointer   |
|in_strm_TSTRB           |  in |    4|    axis    |      in_strm_V_strb_V     |    pointer   |
|in_strm_TUSER           |  in |    1|    axis    |      in_strm_V_user_V     |    pointer   |
|in_strm_TLAST           |  in |    1|    axis    |      in_strm_V_last_V     |    pointer   |
|in_strm_TID             |  in |    1|    axis    |       in_strm_V_id_V      |    pointer   |
|out_strm_TDATA          | out |   32|    axis    |     out_strm_V_data_V     |    pointer   |
|out_strm_TVALID         | out |    1|    axis    |     out_strm_V_dest_V     |    pointer   |
|out_strm_TREADY         |  in |    1|    axis    |     out_strm_V_dest_V     |    pointer   |
|out_strm_TDEST          | out |    1|    axis    |     out_strm_V_dest_V     |    pointer   |
|out_strm_TKEEP          | out |    4|    axis    |     out_strm_V_keep_V     |    pointer   |
|out_strm_TSTRB          | out |    4|    axis    |     out_strm_V_strb_V     |    pointer   |
|out_strm_TUSER          | out |    1|    axis    |     out_strm_V_user_V     |    pointer   |
|out_strm_TLAST          | out |    1|    axis    |     out_strm_V_last_V     |    pointer   |
|out_strm_TID            | out |    1|    axis    |      out_strm_V_id_V      |    pointer   |
+------------------------+-----+-----+------------+---------------------------+--------------+

