// Seed: 64809131
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor module_0,
    input supply0 id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10
    , id_39,
    input supply0 id_11,
    input tri1 id_12,
    output wand id_13,
    input wand id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri0 id_17,
    output uwire id_18,
    output supply1 id_19,
    output wor id_20,
    input uwire id_21,
    input tri id_22,
    input wor id_23,
    input tri0 id_24,
    input tri1 id_25,
    input supply0 id_26
    , id_40,
    output wand id_27,
    input supply1 id_28,
    input wor id_29,
    output tri id_30,
    output supply1 id_31,
    output tri0 id_32,
    input supply0 id_33,
    input tri1 id_34,
    input wand id_35,
    input supply1 id_36,
    input wand id_37
);
  assign id_3 = -1 - id_26;
  wire id_41;
  ;
  assign module_1.id_1 = 0;
  logic id_42;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output supply0 id_2
);
  logic id_4;
  ;
  always @(-1'b0 or 1) begin : LABEL_0
    id_1 = 1;
  end
  logic id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_4 = id_4;
endmodule
