--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 519 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.132ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_25 (SLICE_X64Y151.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X64Y139.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X64Y139.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X64Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X64Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (2.378ns logic, 0.566ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y140.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X64Y140.F2     net (fanout=3)        0.532   CntTest/count<2>
    SLICE_X64Y140.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (2.304ns logic, 0.532ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_5 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_5 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y141.YQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_5
    SLICE_X64Y141.G1     net (fanout=1)        0.566   CntTest/count<5>
    SLICE_X64Y141.COUT   Topcyg                0.561   CntTest/count<4>
                                                       CntTest/count<5>_rt
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (2.200ns logic, 0.566ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_24 (SLICE_X64Y151.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X64Y139.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X64Y139.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X64Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X64Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (2.323ns logic, 0.566ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y140.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X64Y140.F2     net (fanout=3)        0.532   CntTest/count<2>
    SLICE_X64Y140.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (2.249ns logic, 0.532ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_5 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.711ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_5 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y141.YQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_5
    SLICE_X64Y141.G1     net (fanout=1)        0.566   CntTest/count<5>
    SLICE_X64Y141.COUT   Topcyg                0.561   CntTest/count<4>
                                                       CntTest/count<5>_rt
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X64Y151.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (2.145ns logic, 0.566ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X64Y150.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X64Y139.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X64Y139.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X64Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X64Y140.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (2.289ns logic, 0.566ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y140.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X64Y140.F2     net (fanout=3)        0.532   CntTest/count<2>
    SLICE_X64Y140.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X64Y141.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (2.215ns logic, 0.532ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_5 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_5 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y141.YQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_5
    SLICE_X64Y141.G1     net (fanout=1)        0.566   CntTest/count<5>
    SLICE_X64Y141.COUT   Topcyg                0.561   CntTest/count<4>
                                                       CntTest/count<5>_rt
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X64Y142.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X64Y143.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X64Y144.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X64Y145.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X64Y146.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X64Y147.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X64Y148.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X64Y149.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X64Y150.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (2.111ns logic, 0.566ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_4 (SLICE_X64Y141.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_4 (FF)
  Destination:          CntTest/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_4 to CntTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y141.XQ     Tcko                  0.331   CntTest/count<4>
                                                       CntTest/count_4
    SLICE_X64Y141.F4     net (fanout=1)        0.308   CntTest/count<4>
    SLICE_X64Y141.CLK    Tckf        (-Th)    -0.157   CntTest/count<4>
                                                       CntTest/count<4>_rt
                                                       CntTest/Mcount_count_xor<4>
                                                       CntTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_14 (SLICE_X64Y146.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_14 (FF)
  Destination:          CntTest/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_14 to CntTest/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y146.XQ     Tcko                  0.331   CntTest/count<14>
                                                       CntTest/count_14
    SLICE_X64Y146.F4     net (fanout=1)        0.308   CntTest/count<14>
    SLICE_X64Y146.CLK    Tckf        (-Th)    -0.157   CntTest/count<14>
                                                       CntTest/count<14>_rt
                                                       CntTest/Mcount_count_xor<14>
                                                       CntTest/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_18 (SLICE_X64Y148.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_18 (FF)
  Destination:          CntTest/count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_18 to CntTest/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y148.XQ     Tcko                  0.331   CntTest/count<18>
                                                       CntTest/count_18
    SLICE_X64Y148.F4     net (fanout=1)        0.308   CntTest/count<18>
    SLICE_X64Y148.CLK    Tckf        (-Th)    -0.157   CntTest/count<18>
                                                       CntTest/count<18>_rt
                                                       CntTest/Mcount_count_xor<18>
                                                       CntTest/count_18
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X43Y150.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X64Y139.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X64Y139.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y4.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y4.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y4.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.121ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0 (SLICE_X1Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.542ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.993 - 1.012)
  Source Clock:         Test_8_OBUF falling at 1.562ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y71.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[3].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1
    SLICE_X1Y73.BY       net (fanout=1)        0.689   adc_deser_i/LVDS_buf_ADC[3].SERDES/Data_n
    SLICE_X1Y73.CLK      Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.853ns logic, 0.689ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0 (SLICE_X3Y96.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (1.900 - 1.977)
  Source Clock:         Test_8_OBUF falling at 1.562ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y95.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[2].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1
    SLICE_X3Y96.BY       net (fanout=1)        0.617   adc_deser_i/LVDS_buf_ADC[2].SERDES/Data_n
    SLICE_X3Y96.CLK      Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.853ns logic, 0.617ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[0].SERDES/DataOut_0 (SLICE_X55Y159.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[0].SERDES/DataN_0 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[0].SERDES/DataOut_0 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.362ns (1.574 - 1.936)
  Source Clock:         Test_8_OBUF rising at 0.000ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[0].SERDES/DataN_0 to adc_deser_i/LVDS_buf_ADC[0].SERDES/DataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y130.YQ      Tcko                  0.340   adc_deser_i/LVDS_buf_ADC[0].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[0].SERDES/DataN_0
    SLICE_X55Y159.BY     net (fanout=2)        2.055   adc_deser_i/LVDS_buf_ADC[0].SERDES/DataN<0>
    SLICE_X55Y159.CLK    Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[0].SERDES/DataOut<1>
                                                       adc_deser_i/LVDS_buf_ADC[0].SERDES/DataOut_0
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.632ns logic, 2.055ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_a (SLICE_X20Y84.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.908 - 0.900)
  Source Clock:         Test_8_OBUF rising at 3.125ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y85.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1
    SLICE_X20Y84.BY      net (fanout=2)        0.312   adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>
    SLICE_X20Y84.CLK     Tckdi       (-Th)     0.109   adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_a
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_a
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.204ns logic, 0.312ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1 (SLICE_X59Y156.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF rising at 3.125ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y156.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1
    SLICE_X59Y156.G4     net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv<1>
    SLICE_X59Y156.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[0].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 (SLICE_X57Y98.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF rising at 3.125ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y98.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1
    SLICE_X57Y98.G4      net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv<1>
    SLICE_X57Y98.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1/CK
  Location pin: SLICE_X23Y85.CLK
  Clock network: Test_8_OBUF
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1/CK
  Location pin: SLICE_X59Y156.CLK
  Clock network: Test_8_OBUF
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1/CK
  Location pin: SLICE_X41Y145.CLK
  Clock network: Test_8_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.017ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0 (SLICE_X7Y107.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.980 - 1.009)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y107.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[7].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1
    SLICE_X7Y107.BY      net (fanout=1)        0.627   adc_deser_i/LVDS_buf_ADC[7].SERDES/Data_n
    SLICE_X7Y107.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.853ns logic, 0.627ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0 (SLICE_X3Y127.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.997 - 1.016)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y123.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[6].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1
    SLICE_X3Y127.BY      net (fanout=1)        0.624   adc_deser_i/LVDS_buf_ADC[6].SERDES/Data_n
    SLICE_X3Y127.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.853ns logic, 0.624ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0 (SLICE_X2Y92.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.996 - 1.011)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[4].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1
    SLICE_X2Y92.BY       net (fanout=1)        0.626   adc_deser_i/LVDS_buf_ADC[4].SERDES/Data_n
    SLICE_X2Y92.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.841ns logic, 0.626ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 (SLICE_X23Y158.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y158.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1
    SLICE_X23Y158.G4     net (fanout=2)        0.314   adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>
    SLICE_X23Y158.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.188ns logic, 0.314ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1 (SLICE_X47Y114.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y114.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1
    SLICE_X47Y114.G4     net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv<1>
    SLICE_X47Y114.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 (SLICE_X39Y90.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y90.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1
    SLICE_X39Y90.G4      net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv<1>
    SLICE_X39Y90.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1/CK
  Location pin: SLICE_X47Y114.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_1/CK
  Location pin: SLICE_X27Y157.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1/CK
  Location pin: SLICE_X23Y158.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.997ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0 (SLICE_X6Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.987 - 1.014)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y91.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[11].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1
    SLICE_X6Y90.BY       net (fanout=1)        0.631   adc_deser_i/LVDS_buf_ADC[11].SERDES/Data_n
    SLICE_X6Y90.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.841ns logic, 0.631ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_0 (SLICE_X6Y116.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[9].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.986 - 1.008)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[9].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y117.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[9].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[9].SERDES/IDDR_inst/FF1
    SLICE_X6Y116.BY      net (fanout=1)        0.631   adc_deser_i/LVDS_buf_ADC[9].SERDES/Data_n
    SLICE_X6Y116.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[9].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.841ns logic, 0.631ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0 (SLICE_X4Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.984 - 1.005)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y83.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[10].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1
    SLICE_X4Y85.BY       net (fanout=1)        0.624   adc_deser_i/LVDS_buf_ADC[10].SERDES/Data_n
    SLICE_X4Y85.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.841ns logic, 0.624ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1 (SLICE_X12Y159.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_0 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_0 to adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y158.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<0>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_0
    SLICE_X12Y159.G4     net (fanout=3)        0.337   adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<0>
    SLICE_X12Y159.CLK    Tckg        (-Th)     0.143   adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.170ns logic, 0.337ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (SLICE_X23Y76.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    SLICE_X23Y76.G4      net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
    SLICE_X23Y76.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_a (SLICE_X22Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    SLICE_X22Y76.BY      net (fanout=2)        0.312   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
    SLICE_X22Y76.CLK     Tckdi       (-Th)     0.109   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_a
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_a
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.204ns logic, 0.312ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1/CK
  Location pin: SLICE_X12Y159.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[9].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[9].SERDES/clkdiv_1/CK
  Location pin: SLICE_X5Y108.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1/CK
  Location pin: SLICE_X23Y76.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.079ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_0 (SLICE_X0Y117.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[15].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (1.003 - 1.013)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[15].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y119.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[15].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[15].SERDES/IDDR_inst/FF1
    SLICE_X0Y117.BY      net (fanout=1)        0.689   adc_deser_i/LVDS_buf_ADC[15].SERDES/Data_n
    SLICE_X0Y117.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[15].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.841ns logic, 0.689ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0 (SLICE_X3Y105.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[14].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.481ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.999 - 1.008)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[14].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[14].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/IDDR_inst/FF1
    SLICE_X3Y105.BY      net (fanout=1)        0.628   adc_deser_i/LVDS_buf_ADC[14].SERDES/Data_n
    SLICE_X3Y105.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.853ns logic, 0.628ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0 (SLICE_X2Y109.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.993 - 1.014)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y105.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[12].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1
    SLICE_X2Y109.BY      net (fanout=1)        0.626   adc_deser_i/LVDS_buf_ADC[12].SERDES/Data_n
    SLICE_X2Y109.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.841ns logic, 0.626ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_a (SLICE_X18Y71.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.917 - 0.913)
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1
    SLICE_X18Y71.BY      net (fanout=2)        0.312   adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>
    SLICE_X18Y71.CLK     Tckdi       (-Th)     0.109   adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_a
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_a
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.204ns logic, 0.312ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1 (SLICE_X21Y70.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1
    SLICE_X21Y70.G4      net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>
    SLICE_X21Y70.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/DataOut_7 (SLICE_X7Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_3 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/DataOut_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_3 to adc_deser_i/LVDS_buf_ADC[13].SERDES/DataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y98.XQ       Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP<3>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_3
    SLICE_X7Y99.BX       net (fanout=1)        0.289   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP<3>
    SLICE_X7Y99.CLK      Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataOut<7>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataOut_7
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_1/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1/CK
  Location pin: SLICE_X21Y70.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[15].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[15].SERDES/clkdiv_1/CK
  Location pin: SLICE_X0Y133.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.767ns.
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X67Y141.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.714 - 0.731)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X67Y141.F2     net (fanout=4)        0.965   PowerUp1/Trig
    SLICE_X67Y141.X      Tilo                  0.194   PowerUp2/Trig
                                                       PowerUp2/Trig_not00011
    SLICE_X67Y141.CE     net (fanout=1)        0.430   PowerUp2/Trig_not0001
    SLICE_X67Y141.CLK    Tceck                 0.553   PowerUp2/Trig
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (1.107ns logic, 1.395ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X68Y133.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.YQ     Tcko                  0.360   PowerUp0
                                                       PowerUp0
    SLICE_X69Y132.G1     net (fanout=3)        0.803   PowerUp0
    SLICE_X69Y132.Y      Tilo                  0.194   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X68Y133.CE     net (fanout=1)        0.430   PowerUp1/Trig_not0001
    SLICE_X68Y133.CLK    Tceck                 0.554   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (1.108ns logic, 1.233ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X67Y141.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.714 - 0.731)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X67Y141.G2     net (fanout=4)        0.958   PowerUp1/Trig
    SLICE_X67Y141.CLK    Tgck                  0.231   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.591ns logic, 0.958ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X67Y141.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp2/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp2/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.YQ     Tcko                  0.313   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X67Y141.G3     net (fanout=2)        0.386   PowerUp2/Trig
    SLICE_X67Y141.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.188ns logic, 0.386ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X68Y133.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.XQ     Tcko                  0.331   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X68Y133.BX     net (fanout=4)        0.307   PowerUp1/Trig
    SLICE_X68Y133.CLK    Tckdi       (-Th)    -0.123   PowerUp1/Trig
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.454ns logic, 0.307ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X68Y133.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.731 - 0.719)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.YQ     Tcko                  0.331   PowerUp0
                                                       PowerUp0
    SLICE_X68Y133.F4     net (fanout=3)        0.529   PowerUp0
    SLICE_X68Y133.CLK    Tckf        (-Th)    -0.161   PowerUp1/Trig
                                                       PowerUp1/Trig_mux00001
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.492ns logic, 0.529ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp1/Trig/CLK
  Logical resource: PowerUp1/Trig/CK
  Location pin: SLICE_X68Y133.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp2/Trig/CLK
  Logical resource: PowerUp2/Trig/CK
  Location pin: SLICE_X67Y141.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp0/CLK
  Logical resource: PowerUp0/CK
  Location pin: SLICE_X66Y137.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.468ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X50Y182.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y147.YQ     Tcko                  0.360   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    SLICE_X50Y182.BY     net (fanout=3)        1.666   FindMaxAmp_i/FastTrig_o
    SLICE_X50Y182.CLK    Tdick                 0.280   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.640ns logic, 1.666ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y183.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y182.XQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X50Y183.F1     net (fanout=2)        0.575   Led_B/ES1/Trig1
    SLICE_X50Y183.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X50Y183.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X50Y183.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (1.109ns logic, 1.004ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y182.YQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X50Y183.F3     net (fanout=3)        0.416   Led_B/ES1/Trig0
    SLICE_X50Y183.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X50Y183.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X50Y183.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.109ns logic, 0.845ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X50Y182.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y182.YQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X50Y182.BX     net (fanout=3)        0.597   Led_B/ES1/Trig0
    SLICE_X50Y182.CLK    Tdick                 0.279   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.639ns logic, 0.597ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y183.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y183.YQ     Tcko                  0.331   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X50Y183.G4     net (fanout=2)        0.337   Led_B/DurTrig_SRFF/Trig
    SLICE_X50Y183.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y183.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y182.YQ     Tcko                  0.331   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X50Y183.G3     net (fanout=3)        0.402   Led_B/ES1/Trig0
    SLICE_X50Y183.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.188ns logic, 0.402ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y183.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y182.XQ     Tcko                  0.331   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X50Y183.G1     net (fanout=2)        0.531   Led_B/ES1/Trig1
    SLICE_X50Y183.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.188ns logic, 0.531ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X50Y183.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X50Y182.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X50Y182.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.266ns.
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_5 (SLICE_X56Y151.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (5.351 - 5.414)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X66Y141.G2     net (fanout=4)        0.966   PowerUp1/Trig
    SLICE_X66Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y151.SR     net (fanout=4)        1.504   PwrUpReset
    SLICE_X56Y151.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.712ns logic, 2.470ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (5.351 - 5.397)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X66Y141.G3     net (fanout=2)        0.428   PowerUp2/Trig
    SLICE_X66Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y151.SR     net (fanout=4)        1.504   PwrUpReset
    SLICE_X56Y151.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.692ns logic, 1.932ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_0 (SLICE_X56Y150.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (5.351 - 5.414)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X66Y141.G2     net (fanout=4)        0.966   PowerUp1/Trig
    SLICE_X66Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y150.SR     net (fanout=4)        1.504   PwrUpReset
    SLICE_X56Y150.CLK    Tsrck                 1.157   ADCTest/count<0>
                                                       ADCTest/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.712ns logic, 2.470ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (5.351 - 5.397)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X66Y141.G3     net (fanout=2)        0.428   PowerUp2/Trig
    SLICE_X66Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y150.SR     net (fanout=4)        1.504   PwrUpReset
    SLICE_X56Y150.CLK    Tsrck                 1.157   ADCTest/count<0>
                                                       ADCTest/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.692ns logic, 1.932ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_1 (SLICE_X56Y150.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (5.351 - 5.414)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X66Y141.G2     net (fanout=4)        0.966   PowerUp1/Trig
    SLICE_X66Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y150.SR     net (fanout=4)        1.504   PwrUpReset
    SLICE_X56Y150.CLK    Tsrck                 1.157   ADCTest/count<0>
                                                       ADCTest/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.712ns logic, 2.470ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (5.351 - 5.397)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X66Y141.G3     net (fanout=2)        0.428   PowerUp2/Trig
    SLICE_X66Y141.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y150.SR     net (fanout=4)        1.504   PwrUpReset
    SLICE_X56Y150.CLK    Tsrck                 1.157   ADCTest/count<0>
                                                       ADCTest/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.692ns logic, 1.932ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_15 (SLICE_X55Y127.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_14 (FF)
  Destination:          ShiftReg_test/tmp_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_14 to ShiftReg_test/tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y127.YQ     Tcko                  0.313   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_14
    SLICE_X55Y127.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<14>
    SLICE_X55Y127.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_19 (SLICE_X55Y128.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_18 (FF)
  Destination:          ShiftReg_test/tmp_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_18 to ShiftReg_test/tmp_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y128.YQ     Tcko                  0.313   ShiftReg_test/tmp<19>
                                                       ShiftReg_test/tmp_18
    SLICE_X55Y128.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<18>
    SLICE_X55Y128.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<19>
                                                       ShiftReg_test/tmp_19
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_37 (SLICE_X55Y140.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_36 (FF)
  Destination:          ShiftReg_test/tmp_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_36 to ShiftReg_test/tmp_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y140.YQ     Tcko                  0.313   ShiftReg_test/tmp<37>
                                                       ShiftReg_test/tmp_36
    SLICE_X55Y140.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<36>
    SLICE_X55Y140.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<37>
                                                       ShiftReg_test/tmp_37
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<13>/SR
  Logical resource: ShiftReg_test/tmp_13/SR
  Location pin: SLICE_X55Y126.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<13>/SR
  Logical resource: ShiftReg_test/tmp_13/SR
  Location pin: SLICE_X55Y126.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<13>/SR
  Logical resource: ShiftReg_test/tmp_12/SR
  Location pin: SLICE_X55Y126.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10860 paths analyzed, 659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.183ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[0].Threshold/Trig (SLICE_X27Y128.F3), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.859ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.858 - 0.894)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y128.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.F2     net (fanout=4)        1.211   FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X27Y125.G3     net (fanout=1)        0.395   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X27Y125.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X26Y127.F2     net (fanout=1)        0.756   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X26Y127.YMUX   Topy                  0.782   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<5>
    SLICE_X27Y128.G2     net (fanout=1)        0.533   FindMaxAmp_i/GroupSum<0><5>
    SLICE_X27Y128.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_SW1
    SLICE_X27Y128.F3     net (fanout=1)        0.222   FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_SW1/O
    SLICE_X27Y128.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (2.742ns logic, 3.117ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.762ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.858 - 0.894)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y128.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.F2     net (fanout=4)        1.211   FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X27Y125.G3     net (fanout=1)        0.395   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X27Y125.COUT   Topcyg                0.462   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X26Y127.F2     net (fanout=1)        0.756   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X26Y127.YMUX   Topy                  0.782   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<5>
    SLICE_X27Y128.G2     net (fanout=1)        0.533   FindMaxAmp_i/GroupSum<0><5>
    SLICE_X27Y128.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_SW1
    SLICE_X27Y128.F3     net (fanout=1)        0.222   FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_SW1/O
    SLICE_X27Y128.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (2.645ns logic, 3.117ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.748ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.858 - 0.894)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y128.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.F2     net (fanout=4)        1.211   FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X27Y125.G3     net (fanout=1)        0.395   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X27Y125.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X26Y127.F2     net (fanout=1)        0.756   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X26Y127.YMUX   Topy                  0.671   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<5>
    SLICE_X27Y128.G2     net (fanout=1)        0.533   FindMaxAmp_i/GroupSum<0><5>
    SLICE_X27Y128.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_SW1
    SLICE_X27Y128.F3     net (fanout=1)        0.222   FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_SW1/O
    SLICE_X27Y128.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (2.631ns logic, 3.117ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[0].Threshold/Trig (SLICE_X27Y128.F2), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.856ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.858 - 0.894)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y128.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.F2     net (fanout=4)        1.211   FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X27Y125.G3     net (fanout=1)        0.395   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X27Y125.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X26Y127.F2     net (fanout=1)        0.756   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X26Y127.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X26Y128.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X26Y128.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X27Y128.F2     net (fanout=1)        0.717   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X27Y128.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (2.777ns logic, 3.079ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.759ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.858 - 0.894)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y128.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.F2     net (fanout=4)        1.211   FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X27Y125.G3     net (fanout=1)        0.395   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X27Y125.COUT   Topcyg                0.462   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X26Y127.F2     net (fanout=1)        0.756   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X26Y127.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X26Y128.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X26Y128.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X27Y128.F2     net (fanout=1)        0.717   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X27Y128.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (2.680ns logic, 3.079ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.745ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.858 - 0.894)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y128.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.F2     net (fanout=4)        1.211   FindMaxAmp_i/Aver2_1_2
    SLICE_X29Y125.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X27Y125.G3     net (fanout=1)        0.395   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X27Y125.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X27Y126.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X26Y127.F2     net (fanout=1)        0.756   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X26Y127.COUT   Topcyf                0.465   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X26Y128.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X26Y128.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X27Y128.F2     net (fanout=1)        0.717   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X27Y128.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (2.666ns logic, 3.079ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[8].Threshold/Trig (SLICE_X17Y106.F1), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_14_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[8].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.851ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (1.935 - 1.953)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_14_1 to FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y92.YQ      Tcko                  0.340   FindMaxAmp_i/Aver2_14_0
                                                       FindMaxAmp_i/Aver2_14_1
    SLICE_X19Y102.G3     net (fanout=3)        1.239   FindMaxAmp_i/Aver2_14_1
    SLICE_X19Y102.Y      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_5_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X17Y103.F2     net (fanout=1)        0.505   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C
    SLICE_X17Y103.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X17Y104.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X17Y104.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X16Y104.G3     net (fanout=1)        0.675   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X16Y104.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X16Y105.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<8><7>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<6>
    SLICE_X17Y106.F1     net (fanout=1)        0.591   FindMaxAmp_i/GroupSum<8><6>
    SLICE_X17Y106.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.841ns logic, 3.010ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_14_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[8].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.759ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (1.935 - 1.953)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_14_1 to FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y92.YQ      Tcko                  0.340   FindMaxAmp_i/Aver2_14_0
                                                       FindMaxAmp_i/Aver2_14_1
    SLICE_X19Y102.G3     net (fanout=3)        1.239   FindMaxAmp_i/Aver2_14_1
    SLICE_X19Y102.Y      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_5_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X17Y103.F2     net (fanout=1)        0.505   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C
    SLICE_X17Y103.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X17Y104.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X17Y104.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X16Y104.G3     net (fanout=1)        0.675   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X16Y104.COUT   Topcyg                0.469   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X16Y105.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<8><7>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<6>
    SLICE_X17Y106.F1     net (fanout=1)        0.591   FindMaxAmp_i/GroupSum<8><6>
    SLICE_X17Y106.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (2.749ns logic, 3.010ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_14_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[8].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (1.935 - 1.953)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_14_1 to FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y92.YQ      Tcko                  0.340   FindMaxAmp_i/Aver2_14_0
                                                       FindMaxAmp_i/Aver2_14_1
    SLICE_X19Y102.G3     net (fanout=3)        1.239   FindMaxAmp_i/Aver2_14_1
    SLICE_X19Y102.Y      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_5_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X17Y103.F2     net (fanout=1)        0.505   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C
    SLICE_X17Y103.COUT   Topcyf                0.460   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X17Y104.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X17Y104.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X16Y104.G3     net (fanout=1)        0.675   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X16Y104.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X16Y105.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<8><7>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<6>
    SLICE_X17Y106.F1     net (fanout=1)        0.591   FindMaxAmp_i/GroupSum<8><6>
    SLICE_X17Y106.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (2.728ns logic, 3.010ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_13_7 (SLICE_X14Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_13_7 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_13_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (1.013 - 0.970)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_13_7 to FindMaxAmp_i/Sub_ped_delay_13_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.XQ     Tcko                  0.313   FindMaxAmp_i/Sub_ped_13_7
                                                       FindMaxAmp_i/Sub_ped_13_7
    SLICE_X14Y102.BX     net (fanout=2)        0.307   FindMaxAmp_i/Sub_ped_13_7
    SLICE_X14Y102.CLK    Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_13_7
                                                       FindMaxAmp_i/Sub_ped_delay_13_7
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.231ns logic, 0.307ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Inhibit_srff/Trig (SLICE_X74Y145.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Destination:          FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Inhibit_srff/Trig to FindMaxAmp_i/Inhibit_srff/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y145.YQ     Tcko                  0.331   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X74Y145.G4     net (fanout=2)        0.337   FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X74Y145.CLK    Tckg        (-Th)     0.143   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig_mux00001
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_13_6 (SLICE_X14Y102.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_13_6 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_13_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (1.013 - 0.970)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_13_6 to FindMaxAmp_i/Sub_ped_delay_13_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.YQ     Tcko                  0.313   FindMaxAmp_i/Sub_ped_13_7
                                                       FindMaxAmp_i/Sub_ped_13_6
    SLICE_X14Y102.BY     net (fanout=2)        0.338   FindMaxAmp_i/Sub_ped_13_6
    SLICE_X14Y102.CLK    Tckdi       (-Th)     0.081   FindMaxAmp_i/Sub_ped_delay_13_7
                                                       FindMaxAmp_i/Sub_ped_delay_13_6
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.232ns logic, 0.338ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X74Y149.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X38Y118.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X74Y149.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     24.732ns|            0|            0|            0|        10992|
| TS_DLL_CLK0_BUF               |     25.000ns|      2.767ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      5.468ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      9.266ns|          N/A|            0|            0|          118|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.183ns|          N/A|            0|            0|        10860|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    3.049|    1.561|         |         |
ADC_DCO_LVDS_n<0>|    3.049|    1.561|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<1>  |    2.942|    1.509|         |         |
ADC_DCO_LVDS_n<1>|    2.942|    1.509|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<2>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<2>  |    2.865|    1.499|         |         |
ADC_DCO_LVDS_n<2>|    2.865|    1.499|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<3>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<3>  |    2.642|    1.540|         |         |
ADC_DCO_LVDS_n<3>|    2.642|    1.540|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    3.049|    1.561|         |         |
ADC_DCO_LVDS_n<0>|    3.049|    1.561|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<1>  |    2.942|    1.509|         |         |
ADC_DCO_LVDS_n<1>|    2.942|    1.509|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<2>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<2>  |    2.865|    1.499|         |         |
ADC_DCO_LVDS_n<2>|    2.865|    1.499|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<3>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<3>  |    2.642|    1.540|         |         |
ADC_DCO_LVDS_n<3>|    2.642|    1.540|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.183|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.132|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12023 paths, 0 nets, and 2369 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 07 16:34:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



