Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:36:40 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_87 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_89 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_87/CK (DFF_X2)                       0.0000     0.0000 r
  R_87/Q (DFF_X2)                        0.6323     0.6323 f
  U757/ZN (XNOR2_X2)                     0.2700     0.9023 f
  U594/ZN (XNOR2_X1)                     0.3027     1.2050 f
  U673/ZN (XNOR2_X2)                     0.2805     1.4855 f
  U560/ZN (AND2_X1)                      0.2280     1.7135 f
  U1096/ZN (AOI22_X1)                    0.3952     2.1087 r
  R_89/D (DFF_X1)                        0.0000     2.1087 r
  data arrival time                                 2.1087

  clock clk (rise edge)                  2.4360     2.4360
  clock network delay (ideal)            0.0000     2.4360
  clock uncertainty                     -0.0500     2.3860
  R_89/CK (DFF_X1)                       0.0000     2.3860 r
  library setup time                    -0.2763     2.1097
  data required time                                2.1097
  -----------------------------------------------------------
  data required time                                2.1097
  data arrival time                                -2.1087
  -----------------------------------------------------------
  slack (MET)                                       0.0010


1
