# 1 "arch/arm/boot/dts/qcom-msm8660-surf.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-msm8660-surf.dts"

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 3 "arch/arm/boot/dts/qcom-msm8660-surf.dts" 2

# 1 "arch/arm/boot/dts/qcom-msm8660.dtsi" 1

/dts-v1/;

/include/ "skeleton.dtsi"

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 7 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 8 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8660.h" 1
# 9 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gsbi.h" 1
# 10 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2

/ {
 model = "Qualcomm MSM8660";
 compatible = "qcom,msm8660";
 interrupt-parent = <&intc>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "qcom,scorpion";
   enable-method = "qcom,gcc-msm8660";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
  };

  cpu@1 {
   compatible = "qcom,scorpion";
   enable-method = "qcom,gcc-msm8660";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
  };

  L2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 cpu-pmu {
  compatible = "qcom,scorpion-mp-pmu";
  interrupts = <1 9 0x304>;
 };

 clocks {
  cxo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  pxo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <27000000>;
  };

  sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };






 iio-hwmon {
  compatible = "iio-hwmon";
  io-channels = <&xoadc 0x00 0x01>,
       <&xoadc 0x00 0x02>,
       <&xoadc 0x00 0x04>,
       <&xoadc 0x00 0x0b>,
       <&xoadc 0x00 0x0c>,
       <&xoadc 0x00 0x0d>,
       <&xoadc 0x00 0x0e>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  intc: interrupt-controller@2080000 {
   compatible = "qcom,msm-8660-qgic";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = < 0x02080000 0x1000 >,
         < 0x02081000 0x1000 >;
  };

  timer@2000000 {
   compatible = "qcom,scss-timer", "qcom,msm-timer";
   interrupts = <1 0 0x301>,
         <1 1 0x301>,
         <1 2 0x301>;
   reg = <0x02000000 0x100>;
   clock-frequency = <27000000>,
       <32768>;
   cpu-offset = <0x40000>;
  };

  tlmm: pinctrl@800000 {
   compatible = "qcom,msm8660-pinctrl";
   reg = <0x800000 0x4000>;

   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 16 0x4>;
   interrupt-controller;
   #interrupt-cells = <2>;

  };

  gcc: clock-controller@900000 {
   compatible = "qcom,gcc-msm8660";
   #clock-cells = <1>;
   #reset-cells = <1>;
   reg = <0x900000 0x4000>;
  };


  gsbi8: gsbi@19800000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <12>;
   reg = <0x19800000 0x100>;
   clocks = <&gcc 132>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   syscon-tcsr = <&tcsr>;

   gsbi8_i2c: i2c@19880000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x19880000 0x1000>;
    interrupts = <0 161 0>;
    clocks = <&gcc 176>, <&gcc 132>;
    clock-names = "core", "iface";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gsbi12: gsbi@19c00000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <12>;
   reg = <0x19c00000 0x100>;
   clocks = <&gcc 136>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   syscon-tcsr = <&tcsr>;

   gsbi12_serial: serial@19c40000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x19c40000 0x1000>,
          <0x19c00000 0x1000>;
    interrupts = <0 195 0>;
    clocks = <&gcc 160>, <&gcc 136>;
    clock-names = "core", "iface";
    status = "disabled";
   };

   gsbi12_i2c: i2c@19c80000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x19c80000 0x1000>;
    interrupts = <0 196 0>;
    clocks = <&gcc 184>, <&gcc 136>;
    clock-names = "core", "iface";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  external-bus@1a100000 {
   compatible = "qcom,msm8660-ebi2";
   #address-cells = <2>;
   #size-cells = <1>;
   ranges = <0 0x0 0x1a800000 0x00800000>,
     <1 0x0 0x1b000000 0x00800000>,
     <2 0x0 0x1b800000 0x00800000>,
     <3 0x0 0x1d000000 0x08000000>,
     <4 0x0 0x1c800000 0x00800000>,
     <5 0x0 0x1c000000 0x00800000>;
   reg = <0x1a100000 0x1000>, <0x1a110000 0x1000>;
   reg-names = "ebi2", "xmem";
   clocks = <&gcc 66>, <&gcc 67>;
   clock-names = "ebi2x", "ebi2";
   status = "disabled";
  };

  qcom,ssbi@500000 {
   compatible = "qcom,ssbi";
   reg = <0x500000 0x1000>;
   qcom,controller-type = "pmic-arbiter";

   pm8058: pmic@0 {
    compatible = "qcom,pm8058";
    interrupt-parent = <&tlmm>;
    interrupts = <88 8>;
    #interrupt-cells = <2>;
    interrupt-controller;
    #address-cells = <1>;
    #size-cells = <0>;

    pm8058_gpio: gpio@150 {
     compatible = "qcom,pm8058-gpio",
           "qcom,ssbi-gpio";
     reg = <0x150>;
     interrupt-parent = <&pm8058>;
     interrupts = <192 0>,
           <193 0>,
           <194 0>,
           <195 0>,
           <196 0>,
           <197 0>,
           <198 0>,
           <199 0>,
           <200 0>,
           <201 0>,
           <202 0>,
           <203 0>,
           <204 0>,
           <205 0>,
           <206 0>,
           <207 0>,
           <208 0>,
           <209 0>,
           <210 0>,
           <211 0>,
           <212 0>,
           <213 0>,
           <214 0>,
           <215 0>,
           <216 0>,
           <217 0>,
           <218 0>,
           <219 0>,
           <220 0>,
           <221 0>,
           <222 0>,
           <223 0>,
           <224 0>,
           <225 0>,
           <226 0>,
           <227 0>,
           <228 0>,
           <229 0>,
           <230 0>,
           <231 0>,
           <232 0>,
           <233 0>,
           <234 0>,
           <235 0>;
     gpio-controller;
     #gpio-cells = <2>;

    };

    pm8058_mpps: mpps@50 {
     compatible = "qcom,pm8058-mpp",
           "qcom,ssbi-mpp";
     reg = <0x50>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-parent = <&pm8058>;
     interrupts =
     <128 0>,
     <129 0>,
     <130 0>,
     <131 0>,
     <132 0>,
     <133 0>,
     <134 0>,
     <135 0>,
     <136 0>,
     <137 0>,
     <138 0>,
     <139 0>;
    };

    pwrkey@1c {
     compatible = "qcom,pm8058-pwrkey";
     reg = <0x1c>;
     interrupt-parent = <&pm8058>;
     interrupts = <50 1>, <51 1>;
     debounce = <15625>;
     pull-up;
    };

    keypad@148 {
     compatible = "qcom,pm8058-keypad";
     reg = <0x148>;
     interrupt-parent = <&pm8058>;
     interrupts = <74 1>, <75 1>;
     debounce = <15>;
     scan-delay = <32>;
     row-hold = <91500>;
    };

    xoadc: xoadc@197 {
     compatible = "qcom,pm8058-adc";
     reg = <0x197>;
     interrupts-extended = <&pm8058 76 1>;
     #address-cells = <2>;
     #size-cells = <0>;
     #io-channel-cells = <2>;

     vcoin: adc-channel@00 {
      reg = <0x00 0x00>;
     };
     vbat: adc-channel@01 {
      reg = <0x00 0x01>;
     };
     dcin: adc-channel@02 {
      reg = <0x00 0x02>;
     };
     ichg: adc-channel@03 {
      reg = <0x00 0x03>;
     };
     vph_pwr: adc-channel@04 {
      reg = <0x00 0x04>;
     };
     usb_vbus: adc-channel@0a {
      reg = <0x00 0x0a>;
     };
     die_temp: adc-channel@0b {
      reg = <0x00 0x0b>;
     };
     ref_625mv: adc-channel@0c {
      reg = <0x00 0x0c>;
     };
     ref_1250mv: adc-channel@0d {
      reg = <0x00 0x0d>;
     };
     ref_325mv: adc-channel@0e {
      reg = <0x00 0x0e>;
     };
     ref_muxoff: adc-channel@0f {
      reg = <0x00 0x0f>;
     };
    };

    rtc@1e8 {
     compatible = "qcom,pm8058-rtc";
     reg = <0x1e8>;
     interrupt-parent = <&pm8058>;
     interrupts = <39 1>;
     allow-set-time;
    };

    vibrator@4a {
     compatible = "qcom,pm8058-vib";
     reg = <0x4a>;
    };
   };
  };

  l2cc: clock-controller@2082000 {
   compatible = "syscon";
   reg = <0x02082000 0x1000>;
  };

  rpm: rpm@104000 {
   compatible = "qcom,rpm-msm8660";
   reg = <0x00104000 0x1000>;
   qcom,ipc = <&l2cc 0x8 2>;

   interrupts = <0 19 1>,
       <0 21 1>,
       <0 22 1>;
   interrupt-names = "ack", "err", "wakeup";
   clocks = <&gcc 88>;
   clock-names = "ram";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-apq8660", "qcom,rpmcc";
    #clock-cells = <1>;
   };

   pm8901-regulators {
    compatible = "qcom,rpm-pm8901-regulators";

    pm8901_l0: l0 {};
    pm8901_l1: l1 {};
    pm8901_l2: l2 {};
    pm8901_l3: l3 {};
    pm8901_l4: l4 {};
    pm8901_l5: l5 {};
    pm8901_l6: l6 {};


    pm8901_s2: s2 {};
    pm8901_s3: s3 {};
    pm8901_s4: s4 {};

    pm8901_lvs0: lvs0 {};
    pm8901_lvs1: lvs1 {};
    pm8901_lvs2: lvs2 {};
    pm8901_lvs3: lvs3 {};

    pm8901_mvs: mvs {};
   };

   pm8058-regulators {
    compatible = "qcom,rpm-pm8058-regulators";

    pm8058_l0: l0 {};
    pm8058_l1: l1 {};
    pm8058_l2: l2 {};
    pm8058_l3: l3 {};
    pm8058_l4: l4 {};
    pm8058_l5: l5 {};
    pm8058_l6: l6 {};
    pm8058_l7: l7 {};
    pm8058_l8: l8 {};
    pm8058_l9: l9 {};
    pm8058_l10: l10 {};
    pm8058_l11: l11 {};
    pm8058_l12: l12 {};
    pm8058_l13: l13 {};
    pm8058_l14: l14 {};
    pm8058_l15: l15 {};
    pm8058_l16: l16 {};
    pm8058_l17: l17 {};
    pm8058_l18: l18 {};
    pm8058_l19: l19 {};
    pm8058_l20: l20 {};
    pm8058_l21: l21 {};
    pm8058_l22: l22 {};
    pm8058_l23: l23 {};
    pm8058_l24: l24 {};
    pm8058_l25: l25 {};

    pm8058_s0: s0 {};
    pm8058_s1: s1 {};
    pm8058_s2: s2 {};
    pm8058_s3: s3 {};
    pm8058_s4: s4 {};

    pm8058_lvs0: lvs0 {};
    pm8058_lvs1: lvs1 {};

    pm8058_ncp: ncp {};
   };
  };

  amba {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   sdcc1: sdcc@12400000 {
    status = "disabled";
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    reg = <0x12400000 0x8000>;
    interrupts = <0 104 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 105>, <&gcc 95>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <8>;
    max-frequency = <48000000>;
    non-removable;
    cap-sd-highspeed;
    cap-mmc-highspeed;
   };

   sdcc2: sdcc@12140000 {
    status = "disabled";
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    reg = <0x12140000 0x8000>;
    interrupts = <0 103 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 106>, <&gcc 96>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <8>;
    max-frequency = <48000000>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
   };

   sdcc3: sdcc@12180000 {
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    status = "disabled";
    reg = <0x12180000 0x8000>;
    interrupts = <0 102 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 107>, <&gcc 97>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <4>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <48000000>;
    no-1-8-v;
   };

   sdcc4: sdcc@121c0000 {
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    status = "disabled";
    reg = <0x121c0000 0x8000>;
    interrupts = <0 101 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 108>, <&gcc 98>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <4>;
    max-frequency = <48000000>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
   };

   sdcc5: sdcc@12200000 {
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    status = "disabled";
    reg = <0x12200000 0x8000>;
    interrupts = <0 188 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 109>, <&gcc 99>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <4>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <48000000>;
   };
  };

  tcsr: syscon@1a400000 {
   compatible = "qcom,tcsr-msm8660", "syscon";
   reg = <0x1a400000 0x100>;
  };
 };

};
# 5 "arch/arm/boot/dts/qcom-msm8660-surf.dts" 2

/ {
 model = "Qualcomm MSM8660 SURF";
 compatible = "qcom,msm8660-surf", "qcom,msm8660";

 aliases {
  serial0 = &gsbi12_serial;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 soc {
  gsbi@19c00000 {
   status = "ok";
   qcom,mode = <6>;
   serial@19c40000 {
    status = "ok";
   };
  };


  vsdcc_fixed: vsdcc-regulator {
   compatible = "regulator-fixed";
   regulator-name = "SDCC Power";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   regulator-always-on;
  };

  amba {

   sdcc1: sdcc@12400000 {
    status = "okay";
    vmmc-supply = <&vsdcc_fixed>;
   };


   sdcc3: sdcc@12180000 {
    status = "okay";
    vmmc-supply = <&vsdcc_fixed>;
   };
  };
 };
};

&pm8058 {
 keypad@148 {
  linux,keymap = <
   ((((0) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((0x1d2) & 0xFFFF))
   ((((0) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((103) & 0xFFFF))
   ((((0) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((105) & 0xFFFF))
   ((((0) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((115) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((0x1d3) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((106) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((108) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((114) & 0xFFFF))
   ((((2) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((28) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((0x210) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((103) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((105) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((102) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((4) & 0xFF) << 16) | ((0x1d4) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((212) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((106) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((108) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((158) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((4) & 0xFF) << 16) | ((139) & 0xFFFF))
   >;
  keypad,num-rows = <6>;
  keypad,num-columns = <5>;
 };
};
