# systemVerilogPiplineMips
Pipeline Microarchitecture of MIPS by SystemVerilog for Basys3
 
Hazards are controlled and prevented; only the original ten instructions are implemented.

7-segment display will show the first 2 hex values of ALU results for further debugging, one led will show read/write activity.
