#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Dec 23 15:53:54 2024
# Process ID         : 404599
# Current directory  : /home/lukas/fpga_vivado/projects/Divider/execution
# Command line       : vivado
# Log file           : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.log
# Journal file       : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 4012.504 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 24305 MB
#-----------------------------------------------------------
start_gui
open_project /home/lukas/fpga_vivado/projects/Divider/Divider.xpr
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse /home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.sv
current_fileset -simset [ get_filesets sim_2 ]
set_property top Divider_tb [get_filesets sim_2]
launch_simulation -simset [get_filesets sim_2 ]
source Divider_tb.tcl
launch_simulation -simset [get_filesets sim_2 ]
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source Divider_tb.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source Divider_tb.tcl
launch_simulation -simset [get_filesets sim_2 ]
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source Divider_tb.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source Divider_tb.tcl
