<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>csl_emif4b.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_b42819496e9f7978589d8cbf11fae139.html">emif4</a></li><li class="navelem"><a class="el" href="dir_cd0421a052c72de1a05f6766335183d4.html">V4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">csl_emif4b.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the main header file for the EMIF4F Module which defines all the data structures and exported API.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="soc_8h.html">ti/csl/soc.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl_8h.html">ti/csl/csl.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/cslr_emif4f.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html">EMIFB_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html">EMIFB_SDRFC_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Refresh Control Register Configuration.  <a href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIFB_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIFB_TIMING2_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing2 Configuration.  <a href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html">EMIFB_SDCFG2_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM configuration 2 register.  <a href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html">EMIFB_BPRIO_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Bus Burst Priority Register.  <a href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html">EMIFB_PCC_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration Register.  <a href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html">EMIFB_PCMRS_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Master Region Select Register.  <a href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIFB_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html">EMIFB_PERF_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIFB_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIFB_TEMP_ALERT_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature Alert Configuration.  <a href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIFB_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIFB_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html">EMIFB_ECC_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac8aa7b9ee3245c7ff73557a09c624deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gac8aa7b9ee3245c7ff73557a09c624deb">hEmifb</a>&#160;&#160;&#160;((CSL_EmifbRegs*)CSL_EMIFB_0_REGS)</td></tr>
<tr class="separator:gac8aa7b9ee3245c7ff73557a09c624deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad153e897c078e2c6328292f716956bbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad153e897c078e2c6328292f716956bbb"></a>
typedef volatile CSL_EmifbRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad153e897c078e2c6328292f716956bbb">CSL_EmifbHandle</a></td></tr>
<tr class="memdesc:gad153e897c078e2c6328292f716956bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:gad153e897c078e2c6328292f716956bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f2d87cf4a64737316409791fc3b09c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html">EMIFB_SDRAM_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad4f2d87cf4a64737316409791fc3b09c">EMIFB_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:gad4f2d87cf4a64737316409791fc3b09c"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad4f2d87cf4a64737316409791fc3b09c">More...</a><br /></td></tr>
<tr class="separator:gad4f2d87cf4a64737316409791fc3b09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c56c8d69b78338fdfce5da57bf456e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html">EMIFB_SDRFC_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaa4c56c8d69b78338fdfce5da57bf456e">EMIFB_SDRFC_CONFIG</a></td></tr>
<tr class="memdesc:gaa4c56c8d69b78338fdfce5da57bf456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Refresh Control Register Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaa4c56c8d69b78338fdfce5da57bf456e">More...</a><br /></td></tr>
<tr class="separator:gaa4c56c8d69b78338fdfce5da57bf456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2d636062406119638dc3578e576fe2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIFB_TIMING1_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaef2d636062406119638dc3578e576fe2">EMIFB_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:gaef2d636062406119638dc3578e576fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaef2d636062406119638dc3578e576fe2">More...</a><br /></td></tr>
<tr class="separator:gaef2d636062406119638dc3578e576fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa12e55c03ee105c6fdeefee8a0804d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIFB_TIMING2_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaefa12e55c03ee105c6fdeefee8a0804d">EMIFB_TIMING2_CONFIG</a></td></tr>
<tr class="memdesc:gaefa12e55c03ee105c6fdeefee8a0804d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing2 Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaefa12e55c03ee105c6fdeefee8a0804d">More...</a><br /></td></tr>
<tr class="separator:gaefa12e55c03ee105c6fdeefee8a0804d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77aaedef9736e25a0f5154fafe50e631"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html">EMIFB_SDCFG2_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga77aaedef9736e25a0f5154fafe50e631">EMIFB_SDCFG2_REG</a></td></tr>
<tr class="memdesc:ga77aaedef9736e25a0f5154fafe50e631"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM configuration 2 register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga77aaedef9736e25a0f5154fafe50e631">More...</a><br /></td></tr>
<tr class="separator:ga77aaedef9736e25a0f5154fafe50e631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad814cf5d993e4c3a17a49cd8ac114f0b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html">EMIFB_BPRIO_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad814cf5d993e4c3a17a49cd8ac114f0b">EMIFB_BPRIO_REG</a></td></tr>
<tr class="memdesc:gad814cf5d993e4c3a17a49cd8ac114f0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Bus Burst Priority Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad814cf5d993e4c3a17a49cd8ac114f0b">More...</a><br /></td></tr>
<tr class="separator:gad814cf5d993e4c3a17a49cd8ac114f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13f8034531efff4144cd1ac8a75d2e5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html">EMIFB_PCC_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf13f8034531efff4144cd1ac8a75d2e5">EMIFB_PCC_CONFIG</a></td></tr>
<tr class="memdesc:gaf13f8034531efff4144cd1ac8a75d2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf13f8034531efff4144cd1ac8a75d2e5">More...</a><br /></td></tr>
<tr class="separator:gaf13f8034531efff4144cd1ac8a75d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7478516874682c7514107d21b14575b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html">EMIFB_PCMRS_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab7478516874682c7514107d21b14575b">EMIFB_PCMRS_REG</a></td></tr>
<tr class="memdesc:gab7478516874682c7514107d21b14575b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Master Region Select Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab7478516874682c7514107d21b14575b">More...</a><br /></td></tr>
<tr class="separator:gab7478516874682c7514107d21b14575b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef18a2f87dc76f99086968a9b460a6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIFB_IODFT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga68ef18a2f87dc76f99086968a9b460a6">EMIFB_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:ga68ef18a2f87dc76f99086968a9b460a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga68ef18a2f87dc76f99086968a9b460a6">More...</a><br /></td></tr>
<tr class="separator:ga68ef18a2f87dc76f99086968a9b460a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d613466fb5e2d3d545d15848bf3af5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html">EMIFB_PERF_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf7d613466fb5e2d3d545d15848bf3af5">EMIFB_PERF_CONFIG</a></td></tr>
<tr class="memdesc:gaf7d613466fb5e2d3d545d15848bf3af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf7d613466fb5e2d3d545d15848bf3af5">More...</a><br /></td></tr>
<tr class="separator:gaf7d613466fb5e2d3d545d15848bf3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960ef16e3a845449ead4faf3b089d694"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIFB_OUTPUT_IMP_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga960ef16e3a845449ead4faf3b089d694">EMIFB_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:ga960ef16e3a845449ead4faf3b089d694"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga960ef16e3a845449ead4faf3b089d694">More...</a><br /></td></tr>
<tr class="separator:ga960ef16e3a845449ead4faf3b089d694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dde243a4a241de937d0aba81835fa65"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIFB_TEMP_ALERT_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga3dde243a4a241de937d0aba81835fa65">EMIFB_TEMP_ALERT_CONFIG</a></td></tr>
<tr class="memdesc:ga3dde243a4a241de937d0aba81835fa65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature Alert Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga3dde243a4a241de937d0aba81835fa65">More...</a><br /></td></tr>
<tr class="separator:ga3dde243a4a241de937d0aba81835fa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dacc36fea798867f267271e6a5bcba"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIFB_PRI_COS_MAPPING</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga52dacc36fea798867f267271e6a5bcba">EMIFB_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga52dacc36fea798867f267271e6a5bcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga52dacc36fea798867f267271e6a5bcba">More...</a><br /></td></tr>
<tr class="separator:ga52dacc36fea798867f267271e6a5bcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833a22bae78e636538e072a515c58b74"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIFB_MSTID_COS_MAPPING</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga833a22bae78e636538e072a515c58b74">EMIFB_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga833a22bae78e636538e072a515c58b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga833a22bae78e636538e072a515c58b74">More...</a><br /></td></tr>
<tr class="separator:ga833a22bae78e636538e072a515c58b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce74734391d94ea6815af51614c2a1a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html">EMIFB_ECC_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga2ce74734391d94ea6815af51614c2a1a">EMIFB_ECC_CONTROL</a></td></tr>
<tr class="memdesc:ga2ce74734391d94ea6815af51614c2a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga2ce74734391d94ea6815af51614c2a1a">More...</a><br /></td></tr>
<tr class="separator:ga2ce74734391d94ea6815af51614c2a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the main header file for the EMIF4F Module which defines all the data structures and exported API. </p>
<h1></h1>
<p><br />
 (C) Copyright 2016, Texas Instruments, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
