// See LICENSE.Sifive for license details.
#include <stdint.h>
#include <stddef.h>  
#include <platform.h>
#include "common.h"
#include "uart.h"
#define DEBUG
#include "kprintf.h"

// SDåŠ é€Ÿå„ªåŒ–é¸é …
#define SD_SPEED_OPTIMIZE 1  // è¨­ç‚º0ä»¥ä½¿ç”¨åŸä¾†çš„ä¿å®ˆè¨­å®š

#define MAX_CORES 8

// A sector is 512 bytes, so ((1 << 11) * 512) = 1 MiB
#define PAYLOAD_SIZE_B	(3*1024*1024)
// A sector is 512 bytes, so (1 << 11) * 512B = 1 MiB
#define SECTOR_SIZE_B 512
// Payload size in # of sectors
#define PAYLOAD_SIZE (PAYLOAD_SIZE_B / SECTOR_SIZE_B)
// The sector at which the BBL partition starts
#define BBL_PARTITION_START_SECTOR 34

#ifndef TL_CLK
#error Must define TL_CLK
#endif

#define F_CLK (TL_CLK)

// SPI SCLK frequency, in kHz
// We are using the 25MHz High Speed mode. If this speed is not supported by the
// SD card, consider changing to the Default Speed mode (12.5 MHz).

// #ifndef BOOTRAM_MEM_ADDR

static volatile uint32_t * const spi = (void *)(SPI_CTRL_ADDR);

static inline uint8_t spi_xfer(uint8_t d)
{
	int32_t r;

	REG32(spi, SPI_REG_TXFIFO) = d;
	do {
		r = REG32(spi, SPI_REG_RXFIFO);
	} while (r < 0);
	return r;
}

// æ‰¹é‡SPIå‚³è¼¸å„ªåŒ– - æ¸›å°‘å¯„å­˜å™¨å­˜å–é–‹éŠ·
static inline void spi_read_bulk(uint8_t *buffer, int count)
{
	volatile uint32_t *txfifo = (volatile uint32_t *)((char*)spi + SPI_REG_TXFIFO);
	volatile uint32_t *rxfifo = (volatile uint32_t *)((char*)spi + SPI_REG_RXFIFO);
	int i;
	
	// é å…ˆå¡«å……TX FIFO
	for (i = 0; i < count && i < 8; i++) {  // å‡è¨­FIFOæ·±åº¦ç‚º8
		*txfifo = 0xFF;
	}
	
	// è®€å–æ•¸æ“š
	for (i = 0; i < count; i++) {
		int32_t r;
		
		// å¦‚æœé‚„æœ‰æ›´å¤šæ•¸æ“šè¦ç™¼é€ï¼Œç¹¼çºŒå¡«å……TX FIFO
		if (i + 8 < count) {
			*txfifo = 0xFF;
		}
		
		// ç­‰å¾…ä¸¦è®€å–æ•¸æ“š
		do {
			r = *rxfifo;
		} while (r < 0);
		
		buffer[i] = (uint8_t)r;
	}
}

static inline uint8_t sd_dummy(void)
{
	return spi_xfer(0xFF);
}

static uint8_t sd_cmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
	unsigned long n;
	uint8_t r;

	REG32(spi, SPI_REG_CSMODE) = SPI_CSMODE_HOLD;
	sd_dummy();
	spi_xfer(cmd);
	spi_xfer(arg >> 24);
	spi_xfer(arg >> 16);
	spi_xfer(arg >> 8);
	spi_xfer(arg);
	spi_xfer(crc);

	n = 1000;
	do {
		r = sd_dummy();
		if (!(r & 0x80)) {
//			dprintf("sd:cmd: %hx\r\n", r);
			goto done;
		}
	} while (--n > 0);
	kputln("sd_cmd: timeout");
done:
	return r;
}

static inline void sd_cmd_end(void)
{
	sd_dummy();
	REG32(spi, SPI_REG_CSMODE) = SPI_CSMODE_AUTO;
}


static void sd_poweron(void)
{
	long i;
	// ä½¿ç”¨åŸä¾†çš„è¨ˆç®—æ–¹å¼ï¼Œé€™å€‹å€¼æ˜¯ç¶“éé©—è­‰çš„
	REG32(spi, SPI_REG_SCKDIV) = (F_CLK / 300000UL); // ä½é€Ÿç”¨æ–¼åˆå§‹åŒ–
	REG32(spi, SPI_REG_CSMODE) = SPI_CSMODE_OFF;
	for (i = 10; i > 0; i--) {
		sd_dummy();
	}
	REG32(spi, SPI_REG_CSMODE) = SPI_CSMODE_AUTO;
}

static int sd_cmd0(void)
{
	int rc;
	dputs("CMD0");
	rc = (sd_cmd(0x40, 0, 0x95) != 0x01);
	sd_cmd_end();
	return rc;
}

static int sd_cmd8(void)
{
	int rc;
	dputs("CMD8");
	rc = (sd_cmd(0x48, 0x000001AA, 0x87) != 0x01);
	sd_dummy(); /* command version; reserved */
	sd_dummy(); /* reserved */
	rc |= ((sd_dummy() & 0xF) != 0x1); /* voltage */
	rc |= (sd_dummy() != 0xAA); /* check pattern */
	sd_cmd_end();
	return rc;
}

static void sd_cmd55(void)
{
	sd_cmd(0x77, 0, 0x65);
	sd_cmd_end();
}

static int sd_acmd41(void)
{
	uint8_t r;
	dputs("ACMD41");
	do {
		sd_cmd55();
		r = sd_cmd(0x69, 0x40000000, 0x77); /* HCS = 1 */
	} while (r == 0x01);
	return (r != 0x00);
}

static int sd_cmd58(void)
{
	int rc;
	dputs("CMD58");
	rc = (sd_cmd(0x7A, 0, 0xFD) != 0x00);
	rc |= ((sd_dummy() & 0x80) != 0x80); /* Power up status */
	sd_dummy();
	sd_dummy();
	sd_dummy();
	sd_cmd_end();
	return rc;
}

static int sd_cmd16(void)
{
	int rc;
	dputs("CMD16");
	rc = (sd_cmd(0x50, 0x200, 0x15) != 0x00);
	sd_cmd_end();
	return rc;
}

static uint16_t crc16_round(uint16_t crc, uint8_t data) {
	crc = (uint8_t)(crc >> 8) | (crc << 8);
	crc ^= data;
	crc ^= (uint8_t)(crc >> 4) & 0xf;
	crc ^= crc << 12;
	crc ^= (crc & 0xff) << 5;
	return crc;
}

#define SPIN_SHIFT	6
#define SPIN_UPDATE(i)	(!((i) & ((1 << SPIN_SHIFT)-1)))
#define SPIN_INDEX(i)	(((i) >> SPIN_SHIFT) & 0x3)

static const char spinner[] = { '-', '/', '|', '\\' };

static int copy(void)
{
	volatile uint8_t *p = (void *)(PAYLOAD_DEST);
	long i = PAYLOAD_SIZE;
	int rc = 0;

	dputs("CMD18");

	kprintf("\nPAYLOAD_SIZE_B 0x%x (%d sectors)\n", PAYLOAD_SIZE_B, PAYLOAD_SIZE);
#if SD_SPEED_OPTIMIZE
	kprintf("LOADING with SPEED OPTIMIZATIONS...\n");
#else
	kprintf("LOADING...\n");
#endif

	// ğŸš€ å„ªåŒ–1: æé«˜SPIæ™‚é˜é »ç‡
#if SD_SPEED_OPTIMIZE	
	REG32(spi, SPI_REG_SCKDIV) = 1; // å˜—è©¦æ›´é«˜é »ç‡ï¼ˆæ¯” F_CLK/2 æ›´å¿«ï¼‰
	kprintf("SPI Clock: OPTIMIZED (HIGHER)\n");
#else
	REG32(spi, SPI_REG_SCKDIV) = (F_CLK / 2UL); // åŸä¾†çš„è¨­å®š
	kprintf("SPI Clock: STANDARD (F_CLK/2)\n");
#endif

	if (sd_cmd(0x52, BBL_PARTITION_START_SECTOR, 0xE1) != 0x00) {
		sd_cmd_end();
		return 1;
	}
	
	do {
		uint16_t crc, crc_exp;

		crc = 0;
		while (sd_dummy() != 0xFE);
		
#if SD_SPEED_OPTIMIZE
		// ğŸš€ å„ªåŒ–2: æ‰¹é‡è®€å–æ•´å€‹æ‰‡å€
		uint8_t sector_buf[SECTOR_SIZE_B];
		spi_read_bulk(sector_buf, SECTOR_SIZE_B);
		
		// è¨ˆç®—CRCä¸¦è¤‡è£½åˆ°ç›®æ¨™
		for (int j = 0; j < SECTOR_SIZE_B; j++) {
			uint8_t x = sector_buf[j];
			*p++ = x;
			crc = crc16_round(crc, x);
		}
#else
		// åŸä¾†çš„é€å­—ç¯€æ–¹å¼
		long n = SECTOR_SIZE_B;
		do {
			uint8_t x = sd_dummy();
			*p++ = x;
			crc = crc16_round(crc, x);
		} while (--n > 0);
#endif

		crc_exp = ((uint16_t)sd_dummy() << 8);
		crc_exp |= sd_dummy();

		if (crc != crc_exp) {
			kputs("\b- CRC mismatch ");
			rc = 1;
			break;
		}

		// ğŸš€ å„ªåŒ–3: æ¸›å°‘spinneræ›´æ–°é »ç‡
#if SD_SPEED_OPTIMIZE
		// æ¯64å€‹æ‰‡å€æ‰æ›´æ–°ä¸€æ¬¡ (æ¸›å°‘I/Oé–‹éŠ·)
		if ((i & 63) == 0) {
			kputc('\b');
			kputc(spinner[SPIN_INDEX(i >> 6)]);
		}
#else
		// åŸä¾†çš„æ›´æ–°é »ç‡
		if (SPIN_UPDATE(i)) {
			kputc('\b');
			kputc(spinner[SPIN_INDEX(i)]);
		}
#endif
	} while (--i > 0);
	
	sd_cmd_end();

	sd_cmd(0x4C, 0, 0x01);
	sd_cmd_end();
	kputs("\b ");
	
#if SD_SPEED_OPTIMIZE
	kprintf("\nOptimized copy completed!\n");
#else
	kprintf("\nStandard copy completed.\n");
#endif
	
	return rc;
}

static void print_dec(uint32_t num)
{
    char buf[11]; // 10 digits max for 32-bit + null terminator
    int i = 10;
    buf[i] = '\0';

    if (num == 0) {
        kputc('0');
        return;
    }

    while (num > 0 && i > 0) {
        buf[--i] = '0' + (num % 10);
        num /= 10;
    }

    kputln(&buf[i]);
}

__attribute__((naked, noinline)) void ddr_payload(void) {
    kputln("Hello DDR");
    while (1);  // è®“å®ƒåœä½
}

typedef void (*func_ptr_t)(void);
#define DDR_BASE 0x80000000
#define TEST_PATTERN 0x5A5A5A5A

void test_ddr_rw() {
    volatile uint32_t *ddr_ptr = (volatile uint32_t *)DDR_BASE;

    // Write a test pattern to DDR
    ddr_ptr[0] = TEST_PATTERN;
    ddr_ptr[1] = ~TEST_PATTERN;

    // Read back and verify
    if (ddr_ptr[0] != TEST_PATTERN) {
        kputln("DDR Test Failed @ addr 0x80000000");
        return;
    }

    if (ddr_ptr[1] != ~TEST_PATTERN) {
        kputln("DDR Test Failed @ addr 0x80000004");
        return;
    }

    kputln("DDR R/W PASS");
}

__attribute__((naked, noinline)) void ddr_test_payload(void) {
    volatile uint32_t *tx = (volatile uint32_t *)(UART_CTRL_ADDR + UART_REG_TXFIFO);
    *tx = 'D';
    *tx = 'D';
    *tx = 'R';
    while(1);
}


int main(void)
{
	uart_init();
	kputln("SD Boot v1.0");	
	sd_poweron();
	kputln("TL_CLK:");
	print_dec(F_CLK);

	if (sd_cmd0() ||
	    sd_cmd8() ||
	    sd_acmd41() ||
	    sd_cmd58() ||
	    sd_cmd16() ||
	    copy()) {
		kputln("ERROR");
		return 1;
	}	

	kputln("Jumping to OS...");
	// Fence.I ç¢ºä¿DDRå·²ç¶“å¯«å®Œ
    __asm__ __volatile__ ("fence.i" : : : "memory");
 
    // test_ddr_rw(); // jump to DDR test function

	return 0;
}