{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483072063583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483072063816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 20:27:42 2016 " "Processing started: Thu Dec 29 20:27:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483072063816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072063816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072063817 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1483072071649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-rtl " "Found design unit 1: in_FSM-rtl" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114487 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcv-toplevel " "Found design unit 1: Rcv-toplevel" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcv " "Found entity 1: Rcv" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence_detector-struct " "Found design unit 1: sequence_detector-struct" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114526 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector " "Found entity 1: sequence_detector" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114528 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_8 " "Found entity 1: FIFO_8" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_4_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_4_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_4_to_8-SYN " "Found design unit 1: fifo_4_to_8-SYN" {  } { { "FIFO_4_to_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114531 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_4_to_8 " "Found entity 1: FIFO_4_to_8" {  } { { "FIFO_4_to_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-RTL " "Found design unit 1: CRC-RTL" {  } { { "CRC.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/CRC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114547 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "CRC.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/CRC.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/out_FSM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114549 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/out_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114551 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072114551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072114551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rcv " "Elaborating entity \"Rcv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483072115475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrfull_FIFOs Rcv.vhd(85) " "Verilog HDL or VHDL warning at Rcv.vhd(85): object \"wrfull_FIFOs\" assigned a value but never read" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483072115620 "|Rcv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FSM in_FSM:input_FSM " "Elaborating entity \"in_FSM\" for hierarchy \"in_FSM:input_FSM\"" {  } { { "Rcv.vhd" "input_FSM" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072115659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CRC_out in_FSM.vhd(65) " "Verilog HDL or VHDL warning at in_FSM.vhd(65): object \"CRC_out\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483072115660 "|Rcv|in_FSM:input_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CRC_reg_out in_FSM.vhd(66) " "Verilog HDL or VHDL warning at in_FSM.vhd(66): object \"CRC_reg_out\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483072115660 "|Rcv|in_FSM:input_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_detector in_FSM:input_FSM\|sequence_detector:preamble_detector " "Elaborating entity \"sequence_detector\" for hierarchy \"in_FSM:input_FSM\|sequence_detector:preamble_detector\"" {  } { { "in_FSM.vhd" "preamble_detector" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072115661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_in sequence_detector.vhd(32) " "VHDL Process Statement warning at sequence_detector.vhd(32): signal \"valid_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483072115662 "|Rcv|in_FSM:input_FSM|sequence_detector:preamble_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC in_FSM:input_FSM\|CRC:CRC_detector " "Elaborating entity \"CRC\" for hierarchy \"in_FSM:input_FSM\|CRC:CRC_detector\"" {  } { { "in_FSM.vhd" "CRC_detector" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072115663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_8 FIFO_8:data_FIFO " "Elaborating entity \"FIFO_8\" for hierarchy \"FIFO_8:data_FIFO\"" {  } { { "Rcv.vhd" "data_FIFO" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072115702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO_8.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072119471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072119537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 15 " "Parameter \"lpm_widthu_r\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072119601 ""}  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483072119601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_63r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_63r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_63r1 " "Found entity 1: dcfifo_63r1" {  } { { "db/dcfifo_63r1.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_63r1 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated " "Elaborating entity \"dcfifo_63r1\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_uab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_uab " "Found entity 1: a_gray2bin_uab" {  } { { "db/a_gray2bin_uab.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_gray2bin_uab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_uab FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|a_gray2bin_uab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_uab\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|a_gray2bin_uab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_63r1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tv6 " "Found entity 1: a_graycounter_tv6" {  } { { "db/a_graycounter_tv6.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_graycounter_tv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tv6 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|a_graycounter_tv6:rdptr_g1p " "Elaborating entity \"a_graycounter_tv6\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|a_graycounter_tv6:rdptr_g1p\"" {  } { { "db/dcfifo_63r1.tdf" "rdptr_g1p" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pdc " "Found entity 1: a_graycounter_pdc" {  } { { "db/a_graycounter_pdc.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_graycounter_pdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pdc FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|a_graycounter_pdc:wrptr_g1p " "Elaborating entity \"a_graycounter_pdc\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|a_graycounter_pdc:wrptr_g1p\"" {  } { { "db/dcfifo_63r1.tdf" "wrptr_g1p" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_63r1.tdf" "fifo_ram" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v07 " "Found entity 1: decode_v07" {  } { { "db/decode_v07.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/decode_v07.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v07 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|altsyncram_46d1:fifo_ram\|decode_v07:decode12 " "Elaborating entity \"decode_v07\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|altsyncram_46d1:fifo_ram\|decode_v07:decode12\"" {  } { { "db/altsyncram_46d1.tdf" "decode12" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fr7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fr7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fr7 " "Found entity 1: mux_fr7" {  } { { "db/mux_fr7.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/mux_fr7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fr7 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|altsyncram_46d1:fifo_ram\|mux_fr7:mux13 " "Elaborating entity \"mux_fr7\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|altsyncram_46d1:fifo_ram\|mux_fr7:mux13\"" {  } { { "db/altsyncram_46d1.tdf" "mux13" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|dffpipe_ue9:rs_brp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|dffpipe_ue9:rs_brp\"" {  } { { "db/dcfifo_63r1.tdf" "rs_brp" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_63r1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_ve9:dffpipe15 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_ve9:dffpipe15\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe15" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_fpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\"" {  } { { "db/dcfifo_63r1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072120939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072120939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_0f9:dffpipe18 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_0f9:dffpipe18\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe18" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_fpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072120939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f06 " "Found entity 1: cmpr_f06" {  } { { "db/cmpr_f06.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/cmpr_f06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f06 FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|cmpr_f06:rdempty_eq_comp " "Elaborating entity \"cmpr_f06\" for hierarchy \"FIFO_8:data_FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_63r1:auto_generated\|cmpr_f06:rdempty_eq_comp\"" {  } { { "db/dcfifo_63r1.tdf" "rdempty_eq_comp" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1 FIFO_1:start_stop_FIFO " "Elaborating entity \"FIFO_1\" for hierarchy \"FIFO_1:start_stop_FIFO\"" {  } { { "Rcv.vhd" "start_stop_FIFO" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "dcfifo_component" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483072121656 ""}  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483072121656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_q9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_q9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_q9q1 " "Found entity 1: dcfifo_q9q1" {  } { { "db/dcfifo_q9q1.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_q9q1 FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated " "Elaborating entity \"dcfifo_q9q1\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5d1 " "Found entity 1: altsyncram_m5d1" {  } { { "db/altsyncram_m5d1.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_m5d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5d1 FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|altsyncram_m5d1:fifo_ram " "Elaborating entity \"altsyncram_m5d1\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|altsyncram_m5d1:fifo_ram\"" {  } { { "db/dcfifo_q9q1.tdf" "fifo_ram" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8r7 " "Found entity 1: mux_8r7" {  } { { "db/mux_8r7.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/mux_8r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8r7 FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|altsyncram_m5d1:fifo_ram\|mux_8r7:mux7 " "Elaborating entity \"mux_8r7\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|altsyncram_m5d1:fifo_ram\|mux_8r7:mux7\"" {  } { { "db/altsyncram_m5d1.tdf" "mux7" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_m5d1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_q9q1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_1f9:dffpipe8 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_1f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe8" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_q9q1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483072121950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072121950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_2f9:dffpipe11 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"FIFO_1:start_stop_FIFO\|dcfifo:dcfifo_component\|dcfifo_q9q1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_2f9:dffpipe11\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe11" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072121950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FSM out_FSM:output_FSM " "Elaborating entity \"out_FSM\" for hierarchy \"out_FSM:output_FSM\"" {  } { { "Rcv.vhd" "output_FSM" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072123070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[16\] GND " "Pin \"ctrl_out\[16\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[17\] GND " "Pin \"ctrl_out\[17\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[18\] GND " "Pin \"ctrl_out\[18\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[19\] GND " "Pin \"ctrl_out\[19\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[20\] GND " "Pin \"ctrl_out\[20\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[21\] GND " "Pin \"ctrl_out\[21\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[22\] GND " "Pin \"ctrl_out\[22\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_out\[23\] GND " "Pin \"ctrl_out\[23\]\" is stuck at GND" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483072131112 "|Rcv|ctrl_out[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1483072131112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483072131725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483072133654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483072136150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483072136150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1191 " "Implemented 1191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483072138840 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483072138840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1089 " "Implemented 1089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483072138840 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1483072138840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483072138840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483072139074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 20:28:59 2016 " "Processing ended: Thu Dec 29 20:28:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483072139074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483072139074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483072139074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483072139074 ""}
