{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "pfm_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "dynamic_region": "",
      "static_region": {
        "axi_intc_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "axi_interconnect_mgmt": {
          "s00_couplers": {}
        },
        "axi_interconnect_user": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axi_vip_0": "",
        "axi_vip_1": "",
        "axi_vip_2": "",
        "axi_vip_data_m00_axi_1": "",
        "base_clocking": {
          "clkwiz_sysclks": "",
          "psreset_ctrlclk": ""
        },
        "debug_bridge_xvc": "",
        "pr_isolation_expanded": {
          "axi_register_slice_0": "",
          "axi_register_slice_1": "",
          "gate_pr": "",
          "psreset_regslice_ctrl_pr": "",
          "psreset_regslice_data_pr": "",
          "regslice_control_userpf": "",
          "regslice_data_periph_1": "",
          "regslice_ddrmem_2": "",
          "regslice_ddrmem_3": "",
          "slice_reset_kernel_pr": "",
          "slice_reset_system_pr": ""
        },
        "xlconcat_0": "",
        "zynq_ultra_ps_e_0": ""
      }
    },
    "components": {
      "dynamic_region": {
        "vlnv": "xilinx.com:module_ref:pfm_pd:1.0",
        "reference_info": {
          "ref_type": "pd",
          "ref_name": "pfm_pd",
          "boundary_crc": "0xC75416A2004B99DD",
          "post_compiled_compname": "pfm_dynamic"
        },
        "interface_ports": {
          "interconnect_aximm_ddrmem2_M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "interconnect_aximm_ddrmem2_M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF"
            },
            "parameters": {
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wstrb",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rready",
                "direction": "O"
              }
            }
          },
          "interconnect_aximm_ddrmem3_M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "interconnect_aximm_ddrmem3_M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF"
            },
            "parameters": {
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wstrb",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rready",
                "direction": "O"
              }
            }
          },
          "interconnect_aximm_ddrmem4_M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "interconnect_aximm_ddrmem4_M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF"
            },
            "parameters": {
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wstrb",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rready",
                "direction": "O"
              }
            }
          },
          "interconnect_aximm_ddrmem5_M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "interconnect_aximm_ddrmem5_M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF"
            },
            "parameters": {
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wstrb",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rready",
                "direction": "O"
              }
            }
          },
          "regslice_control_userpf_M_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "regslice_control_userpf_M_AXI",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "75000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "ARADDR": {
                "physical_name": "regslice_control_userpf_M_AXI_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "regslice_control_userpf_M_AXI_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "regslice_control_userpf_M_AXI_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "regslice_control_userpf_M_AXI_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "regslice_control_userpf_M_AXI_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "regslice_control_userpf_M_AXI_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "regslice_control_userpf_M_AXI_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "regslice_control_userpf_M_AXI_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "regslice_control_userpf_M_AXI_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "regslice_control_userpf_M_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "regslice_control_userpf_M_AXI_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "regslice_control_userpf_M_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "regslice_control_userpf_M_AXI_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "regslice_control_userpf_M_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "regslice_control_userpf_M_AXI_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "regslice_control_userpf_M_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "regslice_control_userpf_M_AXI_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "regslice_control_userpf_M_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "regslice_control_userpf_M_AXI_wvalid",
                "direction": "I"
              }
            }
          },
          "regslice_data_hpm0fpd_M_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "regslice_data_hpm0fpd_M_AXI1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "16",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "ARADDR": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arready",
                "direction": "O"
              },
              "ARREGION": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awready",
                "direction": "O"
              },
              "AWREGION": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_rdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_rlast",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_wdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_wlast",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_wstrb",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_wvalid",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_arid",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "AWID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_awid",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "BID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_bid",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "RID": {
                "physical_name": "regslice_data_hpm0fpd_M_AXI1_rid",
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "bscanid_en": {
            "direction": "I"
          },
          "capture": {
            "direction": "I"
          },
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interconnect_aximm_ddrmem2_M00_AXI:interconnect_aximm_ddrmem3_M00_AXI:interconnect_aximm_ddrmem4_M00_AXI:interconnect_aximm_ddrmem5_M00_AXI:regslice_data_hpm0fpd_M_AXI1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel2_locked": {
            "direction": "I"
          },
          "clkwiz_kernel3_clk_out": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel4_clk_out": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel5_clk_out": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel6_clk_out": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "600000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "150000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel_locked": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "regslice_control_userpf_M_AXI",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_clkwiz_sysclks_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "75000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_sysclks_locked": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "drck": {
            "direction": "I"
          },
          "pr_reset_n": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "direction": "I"
          },
          "runtest": {
            "direction": "I"
          },
          "sel": {
            "direction": "I"
          },
          "shift": {
            "direction": "I"
          },
          "tck": {
            "direction": "I"
          },
          "tdi": {
            "direction": "I"
          },
          "tdo": {
            "direction": "O"
          },
          "tms": {
            "direction": "I"
          },
          "update": {
            "direction": "I"
          },
          "xlconcat_interrupt_dout": {
            "direction": "O",
            "left": "31",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "32",
                "value_src": "constant"
              },
              "SENSITIVITY": {
                "value": "",
                "value_src": "weak"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "regslice_control_userpf_M_AXI": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x080800000",
                  "range": "4G",
                  "width": "33",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_gpio_null_Reg;/axi_gpio_null/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/axi_gpio_null;S_AXI;NONE;NONE": {
                      "base_address": "0x080800000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "regslice_data_hpm0fpd_M_AXI1": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0xA0000000",
                  "range": "8M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_vip_0_Reg;/axi_vip_0/S_AXI/Reg;xilinx.com:ip:axi_vip:1.1;/axi_vip_0;S_AXI;NONE;NONE": {
                      "base_address": "0xA0000000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "interconnect_aximm_ddrmem2_M00_AXI": {
              "range": "2G",
              "width": "31"
            },
            "interconnect_aximm_ddrmem3_M00_AXI": {
              "range": "2G",
              "width": "31"
            },
            "interconnect_aximm_ddrmem4_M00_AXI": {
              "range": "2G",
              "width": "31"
            },
            "interconnect_aximm_ddrmem5_M00_AXI": {
              "range": "2G",
              "width": "31"
            }
          },
          "interface_ports": {
            "interconnect_aximm_ddrmem2_M00_AXI": {
              "mode": "Master",
              "address_space_ref": "interconnect_aximm_ddrmem2_M00_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "interconnect_aximm_ddrmem3_M00_AXI": {
              "mode": "Master",
              "address_space_ref": "interconnect_aximm_ddrmem3_M00_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "interconnect_aximm_ddrmem4_M00_AXI": {
              "mode": "Master",
              "address_space_ref": "interconnect_aximm_ddrmem4_M00_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "interconnect_aximm_ddrmem5_M00_AXI": {
              "mode": "Master",
              "address_space_ref": "interconnect_aximm_ddrmem5_M00_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "regslice_control_userpf_M_AXI": {
              "mode": "Slave",
              "memory_map_ref": "regslice_control_userpf_M_AXI"
            },
            "regslice_data_hpm0fpd_M_AXI1": {
              "mode": "Slave",
              "memory_map_ref": "regslice_data_hpm0fpd_M_AXI1"
            }
          }
        }
      },
      "static_region": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_userpf_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_pf_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_out4": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out5": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out6": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out7": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel2_locked": {
            "direction": "O"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel_locked": {
            "direction": "O"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_sysclks_locked": {
            "direction": "O"
          },
          "irq_cu": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "m0_bscan_bscanid_en": {
            "direction": "O"
          },
          "m0_bscan_capture": {
            "direction": "O"
          },
          "m0_bscan_drck": {
            "type": "clk",
            "direction": "O"
          },
          "m0_bscan_reset": {
            "type": "rst",
            "direction": "O"
          },
          "m0_bscan_runtest": {
            "direction": "O"
          },
          "m0_bscan_sel": {
            "direction": "O"
          },
          "m0_bscan_shift": {
            "direction": "O"
          },
          "m0_bscan_tck": {
            "type": "clk",
            "direction": "O"
          },
          "m0_bscan_tdi": {
            "direction": "O"
          },
          "m0_bscan_tdo": {
            "direction": "I"
          },
          "m0_bscan_tms": {
            "direction": "O"
          },
          "m0_bscan_update": {
            "type": "clk",
            "direction": "O"
          },
          "slice_reset_kernel_pr_Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_intc_0": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "pfm_top_axi_intc_0_0",
            "parameters": {
              "C_ASYNC_INTR": {
                "value": "0xFFFFFFFF"
              },
              "C_IRQ_IS_LEVEL": {
                "value": "1"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_top_axi_interconnect_0_0",
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_top_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "pfm_top_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_mgmt": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_top_axi_interconnect_mgmt_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_mgmt_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_axi_interconnect_mgmt": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_mgmt_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "axi_interconnect_mgmt_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_top_axi_interconnect_user_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_top_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_axi_interconnect_user": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_user": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_user": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interconnect_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_user_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_user_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_vip_0": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_0_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_1": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_1_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_2": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_2_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_data_m00_axi_1": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_data_m00_axi_1_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "base_clocking": {
            "ports": {
              "clk_out4": {
                "type": "clk",
                "direction": "O"
              },
              "clk_out5": {
                "type": "clk",
                "direction": "O"
              },
              "clk_out6": {
                "type": "clk",
                "direction": "O"
              },
              "clk_out7": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel2_locked": {
                "direction": "O"
              },
              "clkwiz_kernel_clk_out1": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel_locked": {
                "direction": "O"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_sysclks_locked": {
                "direction": "O"
              },
              "pl_clk": {
                "type": "clk",
                "direction": "I"
              },
              "pl_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "psreset_ctrlclk_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "clkwiz_sysclks": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "pfm_top_clkwiz_sysclks_0",
                "parameters": {
                  "CLKOUT1_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT1_JITTER": {
                    "value": "129.922"
                  },
                  "CLKOUT1_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "149.98500"
                  },
                  "CLKOUT2_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT2_JITTER": {
                    "value": "116.496"
                  },
                  "CLKOUT2_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT2_REQUESTED_OUT_FREQ": {
                    "value": "299.97000"
                  },
                  "CLKOUT2_USED": {
                    "value": "true"
                  },
                  "CLKOUT3_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT3_JITTER": {
                    "value": "148.365"
                  },
                  "CLKOUT3_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT3_REQUESTED_OUT_FREQ": {
                    "value": "74.99250"
                  },
                  "CLKOUT3_USED": {
                    "value": "true"
                  },
                  "CLKOUT4_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT4_JITTER": {
                    "value": "139.127"
                  },
                  "CLKOUT4_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT4_REQUESTED_OUT_FREQ": {
                    "value": "99.99000"
                  },
                  "CLKOUT4_USED": {
                    "value": "true"
                  },
                  "CLKOUT5_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT5_JITTER": {
                    "value": "124.134"
                  },
                  "CLKOUT5_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT5_REQUESTED_OUT_FREQ": {
                    "value": "199.9800"
                  },
                  "CLKOUT5_USED": {
                    "value": "true"
                  },
                  "CLKOUT6_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT6_JITTER": {
                    "value": "111.427"
                  },
                  "CLKOUT6_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT6_REQUESTED_OUT_FREQ": {
                    "value": "399.9600"
                  },
                  "CLKOUT6_USED": {
                    "value": "true"
                  },
                  "CLKOUT7_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT7_JITTER": {
                    "value": "104.747"
                  },
                  "CLKOUT7_PHASE_ERROR": {
                    "value": "154.678"
                  },
                  "CLKOUT7_REQUESTED_OUT_FREQ": {
                    "value": "599.9400"
                  },
                  "CLKOUT7_USED": {
                    "value": "true"
                  },
                  "FEEDBACK_SOURCE": {
                    "value": "FDBK_AUTO"
                  },
                  "MMCM_BANDWIDTH": {
                    "value": "OPTIMIZED"
                  },
                  "MMCM_CLKFBOUT_MULT_F": {
                    "value": "24.000"
                  },
                  "MMCM_CLKOUT0_DIVIDE_F": {
                    "value": "8.000"
                  },
                  "MMCM_CLKOUT1_DIVIDE": {
                    "value": "4"
                  },
                  "MMCM_CLKOUT2_DIVIDE": {
                    "value": "16"
                  },
                  "MMCM_CLKOUT3_DIVIDE": {
                    "value": "12"
                  },
                  "MMCM_CLKOUT4_DIVIDE": {
                    "value": "6"
                  },
                  "MMCM_CLKOUT5_DIVIDE": {
                    "value": "3"
                  },
                  "MMCM_CLKOUT6_DIVIDE": {
                    "value": "2"
                  },
                  "MMCM_COMPENSATION": {
                    "value": "AUTO"
                  },
                  "MMCM_DIVCLK_DIVIDE": {
                    "value": "1"
                  },
                  "NUM_OUT_CLKS": {
                    "value": "7"
                  },
                  "PRIMITIVE": {
                    "value": "MMCM"
                  },
                  "PRIM_SOURCE": {
                    "value": "No_buffer"
                  },
                  "RESET_PORT": {
                    "value": "resetn"
                  },
                  "RESET_TYPE": {
                    "value": "ACTIVE_LOW"
                  },
                  "SECONDARY_SOURCE": {
                    "value": "Single_ended_clock_capable_pin"
                  },
                  "USE_PHASE_ALIGNMENT": {
                    "value": "false"
                  }
                }
              },
              "psreset_ctrlclk": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_top_psreset_ctrlclk_0",
                "parameters": {
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "clkwiz_sysclks_clk_out1": {
                "ports": [
                  "clkwiz_sysclks/clk_out1",
                  "clkwiz_kernel_clk_out1"
                ]
              },
              "clkwiz_sysclks_clk_out3": {
                "ports": [
                  "clkwiz_sysclks/clk_out3",
                  "clkwiz_sysclks_clk_out2",
                  "psreset_ctrlclk/slowest_sync_clk"
                ]
              },
              "clkwiz_sysclks_clk_out4": {
                "ports": [
                  "clkwiz_sysclks/clk_out2",
                  "clkwiz_kernel2_clk_out1"
                ]
              },
              "clkwiz_sysclks_clk_out5": {
                "ports": [
                  "clkwiz_sysclks/clk_out4",
                  "clk_out4"
                ]
              },
              "clkwiz_sysclks_clk_out6": {
                "ports": [
                  "clkwiz_sysclks/clk_out5",
                  "clk_out5"
                ]
              },
              "clkwiz_sysclks_clk_out7": {
                "ports": [
                  "clkwiz_sysclks/clk_out6",
                  "clk_out6"
                ]
              },
              "clkwiz_sysclks_clk_out8": {
                "ports": [
                  "clkwiz_sysclks/clk_out7",
                  "clk_out7"
                ]
              },
              "clkwiz_sysclks_locked": {
                "ports": [
                  "clkwiz_sysclks/locked",
                  "clkwiz_kernel2_locked",
                  "clkwiz_kernel_locked",
                  "clkwiz_sysclks_locked",
                  "psreset_ctrlclk/dcm_locked"
                ]
              },
              "dma_pcie_axi_aclk_1": {
                "ports": [
                  "pl_clk",
                  "clkwiz_sysclks/clk_in1"
                ]
              },
              "dma_pcie_axi_aresetn_1": {
                "ports": [
                  "pl_resetn",
                  "clkwiz_sysclks/resetn",
                  "psreset_ctrlclk/ext_reset_in"
                ]
              },
              "proc_sys_reset_0_interconnect_aresetn": {
                "ports": [
                  "psreset_ctrlclk/interconnect_aresetn",
                  "psreset_ctrlclk_interconnect_aresetn"
                ]
              }
            }
          },
          "debug_bridge_xvc": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "pfm_top_debug_bridge_xvc_0",
            "parameters": {
              "C_BSCAN_MUX": {
                "value": "2"
              },
              "C_DEBUG_MODE": {
                "value": "2"
              },
              "C_NUM_BS_MASTER": {
                "value": "1"
              },
              "C_XVC_HW_ID": {
                "value": "0x0002"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  }
                }
              },
              "m0_bscan": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_mm": {
                  "address_blocks": {
                    "REG": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                },
                "S_AXI": {
                  "address_blocks": {
                    "Reg0": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "bank_blocks": {
                        "REG;/axi_jtag/s_axi/reg0;xilinx.com:ip:axi_jtag:1.0;/axi_jtag;s_axi;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              },
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI"
                }
              }
            }
          },
          "pr_isolation_expanded": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI3": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI4": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI5": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "interconnect_axilite_static_secondary_b_M00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "regslice_control_userpf_M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "regslice_ddrmem_2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel_locked": {
                "direction": "I"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_sysclks_locked": {
                "direction": "I"
              },
              "psreset_ctrlclk_interconnect_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "psreset_regslice_data_pr_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "slice_reset_kernel_pr_Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "axi_register_slice_0": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_top_axi_register_slice_0_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "axi_register_slice_1": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_top_axi_register_slice_1_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "gate_pr": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "pfm_top_gate_pr_0",
                "parameters": {
                  "C_ALL_INPUTS_2": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0xFFFFFFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "2"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "2"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "psreset_regslice_ctrl_pr": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_top_psreset_regslice_ctrl_pr_0",
                "parameters": {
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "psreset_regslice_data_pr": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_top_psreset_regslice_data_pr_0",
                "parameters": {
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "regslice_control_userpf": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_top_regslice_control_userpf_0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "regslice_data_periph_1": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_top_regslice_data_periph_1_0",
                "parameters": {
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE"
                  },
                  "REG_AR": {
                    "value": "1"
                  },
                  "REG_AW": {
                    "value": "1"
                  },
                  "REG_B": {
                    "value": "1"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "regslice_ddrmem_2": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_top_regslice_ddrmem_2_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "regslice_ddrmem_3": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_top_regslice_ddrmem_3_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "slice_reset_kernel_pr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "pfm_top_slice_reset_kernel_pr_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "slice_reset_system_pr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "pfm_top_slice_reset_system_pr_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "interconnect_axilite_static_secondary_b_M00_AXI",
                  "gate_pr/S_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "M_AXI",
                  "regslice_ddrmem_3/M_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXI1",
                  "regslice_ddrmem_3/S_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXI3",
                  "regslice_data_periph_1/S_AXI"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "M_AXI3",
                  "axi_register_slice_1/M_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "S02_AXI",
                  "regslice_control_userpf/S_AXI"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "S_AXI5",
                  "axi_register_slice_1/S_AXI"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "regslice_control_userpf_M_AXI",
                  "regslice_control_userpf/M_AXI"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "M_AXI2",
                  "axi_register_slice_0/M_AXI"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "S_AXI4",
                  "axi_register_slice_0/S_AXI"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "M_AXI1",
                  "regslice_data_periph_1/M_AXI"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "S_AXI",
                  "regslice_ddrmem_2/S_AXI"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "regslice_ddrmem_2",
                  "regslice_ddrmem_2/M_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "clkwiz_sysclks_clk_out2",
                  "gate_pr/s_axi_aclk",
                  "psreset_regslice_ctrl_pr/slowest_sync_clk",
                  "regslice_control_userpf/aclk"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "psreset_ctrlclk_interconnect_aresetn",
                  "gate_pr/s_axi_aresetn",
                  "psreset_regslice_ctrl_pr/ext_reset_in",
                  "psreset_regslice_data_pr/ext_reset_in"
                ]
              },
              "clkwiz_kernel2_clk_out1_1": {
                "ports": [
                  "clkwiz_kernel2_clk_out1",
                  "axi_register_slice_0/aclk",
                  "axi_register_slice_1/aclk",
                  "psreset_regslice_data_pr/slowest_sync_clk",
                  "regslice_data_periph_1/aclk",
                  "regslice_ddrmem_2/aclk",
                  "regslice_ddrmem_3/aclk"
                ]
              },
              "clkwiz_kernel_locked_1": {
                "ports": [
                  "clkwiz_kernel_locked",
                  "psreset_regslice_data_pr/dcm_locked"
                ]
              },
              "dcm_locked_2": {
                "ports": [
                  "clkwiz_sysclks_locked",
                  "psreset_regslice_ctrl_pr/dcm_locked"
                ]
              },
              "gate_pr_gpio_io_o": {
                "ports": [
                  "gate_pr/gpio_io_o",
                  "gate_pr/gpio2_io_i",
                  "slice_reset_kernel_pr/Din",
                  "slice_reset_system_pr/Din"
                ]
              },
              "psreset_regslice_ctrl_pr_peripheral_aresetn": {
                "ports": [
                  "psreset_regslice_ctrl_pr/peripheral_aresetn",
                  "regslice_control_userpf/aresetn"
                ]
              },
              "psreset_regslice_pr_interconnect_aresetn": {
                "ports": [
                  "psreset_regslice_data_pr/peripheral_aresetn",
                  "psreset_regslice_data_pr_interconnect_aresetn",
                  "axi_register_slice_0/aresetn",
                  "axi_register_slice_1/aresetn",
                  "regslice_data_periph_1/aresetn",
                  "regslice_ddrmem_2/aresetn",
                  "regslice_ddrmem_3/aresetn"
                ]
              },
              "slice_reset_kernel_pr_Dout": {
                "ports": [
                  "slice_reset_kernel_pr/Dout",
                  "slice_reset_kernel_pr_Dout"
                ]
              },
              "slice_reset_system_pr_Dout": {
                "ports": [
                  "slice_reset_system_pr/Dout",
                  "psreset_regslice_ctrl_pr/aux_reset_in",
                  "psreset_regslice_data_pr/aux_reset_in"
                ]
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_top_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "1"
              }
            }
          },
          "zynq_ultra_ps_e_0": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
            "xci_name": "pfm_top_zynq_ultra_ps_e_0_0",
            "parameters": {
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0xFFFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x800000000"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_DYNAMIC_DDR_CONFIG_EN": {
                "value": "1"
              },
              "PSU_MIO_13_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_22_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_23_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_26_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_38_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
              },
              "PSU_SD1_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_USB3__DUAL_CLOCK_ENABLE": {
                "value": "1"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "1050.000000"
              },
              "PSU__CAN1__GRP_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__CAN1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__CAN1__PERIPHERAL__IO": {
                "value": "MIO 24 .. 25"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1200.000000"
              },
              "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "525.000000"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "1067"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
                "value": "25.000000"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
                "value": "0"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
                "value": "26.785715"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
                "value": "300.000000"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
                "value": "0"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "525.000000"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
                "value": "533.33"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "50.000000"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1500.000000"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
                "value": "125.000000"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "50.000000"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
                "value": "50"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
                "value": "125.000000"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
                "value": "20.000000"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3__ENABLE": {
                "value": "1"
              },
              "PSU__CSUPMU__PERIPHERAL__VALID": {
                "value": "1"
              },
              "PSU__DDRC__BG_ADDR_COUNT": {
                "value": "2"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "64 Bit"
              },
              "PSU__DDRC__CL": {
                "value": "15"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__COMPONENTS": {
                "value": "UDIMM"
              },
              "PSU__DDRC__CWL": {
                "value": "14"
              },
              "PSU__DDRC__DDR4_ADDR_MAPPING": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CRC_CONTROL": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_MODE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "4096 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "8 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Disabled"
              },
              "PSU__DDRC__FGRM": {
                "value": "1X"
              },
              "PSU__DDRC__LP_ASR": {
                "value": "manual normal"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "DDR 4"
              },
              "PSU__DDRC__PARITY_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "15"
              },
              "PSU__DDRC__SELF_REF_ABORT": {
                "value": "0"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "DDR4_2133P"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "30.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "33"
              },
              "PSU__DDRC__T_RC": {
                "value": "47.06"
              },
              "PSU__DDRC__T_RCD": {
                "value": "15"
              },
              "PSU__DDRC__T_RP": {
                "value": "15"
              },
              "PSU__DDRC__VREF": {
                "value": "1"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "1"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "533.500"
              },
              "PSU__DISPLAYPORT__LANE0__ENABLE": {
                "value": "1"
              },
              "PSU__DISPLAYPORT__LANE0__IO": {
                "value": "GT Lane1"
              },
              "PSU__DISPLAYPORT__LANE1__ENABLE": {
                "value": "0"
              },
              "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__DLL__ISUSED": {
                "value": "1"
              },
              "PSU__DPAUX__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__DPAUX__PERIPHERAL__IO": {
                "value": "MIO 27 .. 30"
              },
              "PSU__DP__LANE_SEL": {
                "value": "Single Lower"
              },
              "PSU__DP__REF_CLK_FREQ": {
                "value": "27"
              },
              "PSU__DP__REF_CLK_SEL": {
                "value": "Ref Clk3"
              },
              "PSU__ENET3__FIFO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__GRP_MDIO__ENABLE": {
                "value": "1"
              },
              "PSU__ENET3__GRP_MDIO__IO": {
                "value": "MIO 76 .. 77"
              },
              "PSU__ENET3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__ENET3__PERIPHERAL__IO": {
                "value": "MIO 64 .. 75"
              },
              "PSU__ENET3__PTP__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__FPDMASTERS_COHERENCY": {
                "value": "0"
              },
              "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__FPGA_PL0_ENABLE": {
                "value": "1"
              },
              "PSU__GEM3_COHERENCY": {
                "value": "0"
              },
              "PSU__GEM3_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__GEM__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO0_MIO__IO": {
                "value": "MIO 0 .. 25"
              },
              "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO1_MIO__IO": {
                "value": "MIO 26 .. 51"
              },
              "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GT__LINK_SPEED": {
                "value": "HBR"
              },
              "PSU__GT__PRE_EMPH_LVL_4": {
                "value": "0"
              },
              "PSU__GT__VLT_SWNG_LVL_4": {
                "value": "0"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C0__PERIPHERAL__IO": {
                "value": "MIO 14 .. 15"
              },
              "PSU__I2C1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C1__PERIPHERAL__IO": {
                "value": "MIO 16 .. 17"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__MAXIGP0__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__MAXIGP2__DATA_WIDTH": {
                "value": "32"
              },
              "PSU__OVERRIDE__BASIC_CLOCK": {
                "value": "0"
              },
              "PSU__PCIE__BAR0_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__BAR0_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR1_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__BAR1_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR2_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR3_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR4_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR5_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__CLASS_CODE_BASE": {
                "value": "0x06"
              },
              "PSU__PCIE__CLASS_CODE_INTERFACE": {
                "value": "0x0"
              },
              "PSU__PCIE__CLASS_CODE_SUB": {
                "value": "0x4"
              },
              "PSU__PCIE__CLASS_CODE_VALUE": {
                "value": "0x60400"
              },
              "PSU__PCIE__CRS_SW_VISIBILITY": {
                "value": "1"
              },
              "PSU__PCIE__DEVICE_ID": {
                "value": "0xD021"
              },
              "PSU__PCIE__DEVICE_PORT_TYPE": {
                "value": "Root Port"
              },
              "PSU__PCIE__EROM_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__EROM_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__LANE0__ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__LANE0__IO": {
                "value": "GT Lane0"
              },
              "PSU__PCIE__LANE1__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__LANE2__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__LANE3__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__LINK_SPEED": {
                "value": "5.0 Gb/s"
              },
              "PSU__PCIE__MAXIMUM_LINK_WIDTH": {
                "value": "x1"
              },
              "PSU__PCIE__MAX_PAYLOAD_SIZE": {
                "value": "256 bytes"
              },
              "PSU__PCIE__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": {
                "value": "MIO 31"
              },
              "PSU__PCIE__REF_CLK_FREQ": {
                "value": "100"
              },
              "PSU__PCIE__REF_CLK_SEL": {
                "value": "Ref Clk0"
              },
              "PSU__PCIE__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__PCIE__REVISION_ID": {
                "value": "0x0"
              },
              "PSU__PCIE__SUBSYSTEM_ID": {
                "value": "0x7"
              },
              "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
                "value": "0x10EE"
              },
              "PSU__PCIE__VENDOR_ID": {
                "value": "0x10EE"
              },
              "PSU__PL_CLK0_BUF": {
                "value": "TRUE"
              },
              "PSU__PMU_COHERENCY": {
                "value": "0"
              },
              "PSU__PMU__AIBACK__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPI__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPO__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI0__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI1__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI2__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI3__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI5__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO0__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO0__IO": {
                "value": "MIO 32"
              },
              "PSU__PMU__GPO1__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO1__IO": {
                "value": "MIO 33"
              },
              "PSU__PMU__GPO2__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO2__IO": {
                "value": "MIO 34"
              },
              "PSU__PMU__GPO2__POLARITY": {
                "value": "low"
              },
              "PSU__PMU__GPO3__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO3__IO": {
                "value": "MIO 35"
              },
              "PSU__PMU__GPO3__POLARITY": {
                "value": "low"
              },
              "PSU__PMU__GPO4__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO4__IO": {
                "value": "MIO 36"
              },
              "PSU__PMU__GPO4__POLARITY": {
                "value": "low"
              },
              "PSU__PMU__GPO5__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO5__IO": {
                "value": "MIO 37"
              },
              "PSU__PMU__GPO5__POLARITY": {
                "value": "low"
              },
              "PSU__PMU__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__PLERROR__ENABLE": {
                "value": "0"
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.333333"
              },
              "PSU__QSPI_COHERENCY": {
                "value": "0"
              },
              "PSU__QSPI_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__QSPI__GRP_FBCLK__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__GRP_FBCLK__IO": {
                "value": "MIO 6"
              },
              "PSU__QSPI__PERIPHERAL__DATA_MODE": {
                "value": "x4"
              },
              "PSU__QSPI__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__PERIPHERAL__IO": {
                "value": "MIO 0 .. 12"
              },
              "PSU__QSPI__PERIPHERAL__MODE": {
                "value": "Dual Parallel"
              },
              "PSU__SATA__LANE0__ENABLE": {
                "value": "0"
              },
              "PSU__SATA__LANE1__IO": {
                "value": "GT Lane3"
              },
              "PSU__SATA__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SATA__REF_CLK_FREQ": {
                "value": "125"
              },
              "PSU__SATA__REF_CLK_SEL": {
                "value": "Ref Clk1"
              },
              "PSU__SAXIGP2__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SAXIGP3__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SAXIGP4__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SAXIGP5__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SD1_COHERENCY": {
                "value": "0"
              },
              "PSU__SD1_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD1__DATA_TRANSFER_MODE": {
                "value": "8Bit"
              },
              "PSU__SD1__GRP_CD__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_CD__IO": {
                "value": "MIO 45"
              },
              "PSU__SD1__GRP_POW__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_POW__IO": {
                "value": "MIO 43"
              },
              "PSU__SD1__GRP_WP__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_WP__IO": {
                "value": "MIO 44"
              },
              "PSU__SD1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__PERIPHERAL__IO": {
                "value": "MIO 39 .. 51"
              },
              "PSU__SD1__SLOT_TYPE": {
                "value": "SD 3.0"
              },
              "PSU__SWDT0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__TSU__BUFG_PORT_PAIR": {
                "value": "0"
              },
              "PSU__TTC0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC0__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC1__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC2__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC3__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "MIO 18 .. 19"
              },
              "PSU__UART1__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART1__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART1__PERIPHERAL__IO": {
                "value": "MIO 20 .. 21"
              },
              "PSU__USB0_COHERENCY": {
                "value": "0"
              },
              "PSU__USB0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB0__PERIPHERAL__IO": {
                "value": "MIO 52 .. 63"
              },
              "PSU__USB0__REF_CLK_FREQ": {
                "value": "26"
              },
              "PSU__USB0__REF_CLK_SEL": {
                "value": "Ref Clk2"
              },
              "PSU__USB2_0__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_0__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB3_0__PERIPHERAL__IO": {
                "value": "GT Lane2"
              },
              "PSU__USB__RESET__MODE": {
                "value": "Boot Pin"
              },
              "PSU__USB__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__IRQ1": {
                "value": "0"
              },
              "PSU__USE__M_AXI_GP0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP0": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP3": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP4": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP5": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP6": {
                "value": "0"
              },
              "SUBPRESET1": {
                "value": "Custom"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "1T",
                  "width": "40"
                }
              },
              "interface_ports": {
                "M_AXI_HPM0_FPD": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0xA0000000",
                    "maximum": "0xAFFFFFFF"
                  }
                },
                "M_AXI_HPM0_LPD": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x80000000",
                    "maximum": "0x9FFFFFFF"
                  }
                },
                "S_AXI_HP0_FPD": {
                  "mode": "Slave",
                  "memory_map_ref": "SAXIGP2"
                },
                "S_AXI_HP1_FPD": {
                  "mode": "Slave",
                  "memory_map_ref": "SAXIGP3"
                },
                "S_AXI_HP2_FPD": {
                  "mode": "Slave",
                  "memory_map_ref": "SAXIGP4"
                },
                "S_AXI_HP3_FPD": {
                  "mode": "Slave",
                  "memory_map_ref": "SAXIGP5"
                }
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_vip_0/S_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "regslice_control_userpf_M_AXI",
              "pr_isolation_expanded/regslice_control_userpf_M_AXI"
            ]
          },
          "pr_isolation_expanded_M_AXI": {
            "interface_ports": [
              "pr_isolation_expanded/M_AXI",
              "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
            ]
          },
          "pr_isolation_expanded_M_AXI2": {
            "interface_ports": [
              "pr_isolation_expanded/M_AXI2",
              "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "pr_isolation_expanded/M_AXI1"
            ]
          },
          "axi_vip_1_M_AXI": {
            "interface_ports": [
              "axi_vip_1/M_AXI",
              "pr_isolation_expanded/S_AXI4"
            ]
          },
          "axi_vip_0_M_AXI": {
            "interface_ports": [
              "axi_vip_0/M_AXI",
              "pr_isolation_expanded/S_AXI1"
            ]
          },
          "S_AXI_0_1": {
            "interface_ports": [
              "S_AXI_0",
              "axi_vip_data_m00_axi_1/S_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axi_interconnect_user/S00_AXI"
            ]
          },
          "interconnect_axilite_static_secondary_b_M00_AXI_1": {
            "interface_ports": [
              "axi_interconnect_mgmt/M00_AXI",
              "pr_isolation_expanded/interconnect_axilite_static_secondary_b_M00_AXI"
            ]
          },
          "axi_vip_2_M_AXI": {
            "interface_ports": [
              "axi_vip_2/M_AXI",
              "pr_isolation_expanded/S_AXI5"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
            "interface_ports": [
              "pr_isolation_expanded/S_AXI3",
              "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
            ]
          },
          "pr_isolation_expanded_regslice_ddrmem_2": {
            "interface_ports": [
              "pr_isolation_expanded/regslice_ddrmem_2",
              "zynq_ultra_ps_e_0/S_AXI_HP3_FPD"
            ]
          },
          "pr_isolation_expanded_M_AXI3": {
            "interface_ports": [
              "pr_isolation_expanded/M_AXI3",
              "zynq_ultra_ps_e_0/S_AXI_HP2_FPD"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI2",
              "axi_vip_2/S_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "axi_interconnect_mgmt/S00_AXI"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
            "interface_ports": [
              "axi_interconnect_0/S00_AXI",
              "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "axi_interconnect_user/M00_AXI",
              "pr_isolation_expanded/S02_AXI"
            ]
          },
          "axi_interconnect_user_M01_AXI": {
            "interface_ports": [
              "axi_intc_0/s_axi",
              "axi_interconnect_user/M01_AXI"
            ]
          },
          "axi_interconnect_user_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_user/M02_AXI",
              "debug_bridge_xvc/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "axi_vip_1/S_AXI"
            ]
          },
          "axi_vip_data_m00_axi_1_M_AXI": {
            "interface_ports": [
              "axi_vip_data_m00_axi_1/M_AXI",
              "pr_isolation_expanded/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_intc_0_irq": {
            "ports": [
              "axi_intc_0/irq",
              "xlconcat_0/In0"
            ]
          },
          "base_clocking_clk_out1": {
            "ports": [
              "base_clocking/clkwiz_kernel_clk_out1",
              "clkwiz_kernel_clk_out1"
            ]
          },
          "base_clocking_clk_out2": {
            "ports": [
              "base_clocking/clkwiz_sysclks_clk_out2",
              "clkwiz_sysclks_clk_out2",
              "axi_intc_0/s_axi_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_mgmt/ACLK",
              "axi_interconnect_mgmt/M00_ACLK",
              "axi_interconnect_mgmt/S00_ACLK",
              "axi_interconnect_user/ACLK",
              "axi_interconnect_user/M00_ACLK",
              "axi_interconnect_user/M01_ACLK",
              "axi_interconnect_user/M02_ACLK",
              "axi_interconnect_user/S00_ACLK",
              "debug_bridge_xvc/s_axi_aclk",
              "pr_isolation_expanded/clkwiz_sysclks_clk_out2",
              "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk"
            ]
          },
          "base_clocking_clk_out4": {
            "ports": [
              "base_clocking/clkwiz_kernel2_clk_out1",
              "clkwiz_kernel2_clk_out1",
              "axi_vip_0/aclk",
              "axi_vip_1/aclk",
              "axi_vip_2/aclk",
              "axi_vip_data_m00_axi_1/aclk",
              "pr_isolation_expanded/clkwiz_kernel2_clk_out1",
              "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
              "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
              "zynq_ultra_ps_e_0/saxihp1_fpd_aclk",
              "zynq_ultra_ps_e_0/saxihp2_fpd_aclk",
              "zynq_ultra_ps_e_0/saxihp3_fpd_aclk"
            ]
          },
          "base_clocking_clk_out5": {
            "ports": [
              "base_clocking/clk_out4",
              "clk_out4"
            ]
          },
          "base_clocking_clk_out6": {
            "ports": [
              "base_clocking/clk_out5",
              "clk_out5"
            ]
          },
          "base_clocking_clk_out7": {
            "ports": [
              "base_clocking/clk_out6",
              "clk_out6"
            ]
          },
          "base_clocking_clk_out8": {
            "ports": [
              "base_clocking/clk_out7",
              "clk_out7"
            ]
          },
          "base_clocking_interconnect_aresetn": {
            "ports": [
              "base_clocking/psreset_ctrlclk_interconnect_aresetn",
              "axi_intc_0/s_axi_aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_mgmt/ARESETN",
              "axi_interconnect_mgmt/M00_ARESETN",
              "axi_interconnect_mgmt/S00_ARESETN",
              "axi_interconnect_user/ARESETN",
              "axi_interconnect_user/M00_ARESETN",
              "axi_interconnect_user/M01_ARESETN",
              "axi_interconnect_user/M02_ARESETN",
              "axi_interconnect_user/S00_ARESETN",
              "debug_bridge_xvc/s_axi_aresetn",
              "pr_isolation_expanded/psreset_ctrlclk_interconnect_aresetn"
            ]
          },
          "base_clocking_locked": {
            "ports": [
              "base_clocking/clkwiz_kernel_locked",
              "clkwiz_kernel_locked",
              "pr_isolation_expanded/clkwiz_kernel_locked"
            ]
          },
          "base_clocking_locked1": {
            "ports": [
              "base_clocking/clkwiz_sysclks_locked",
              "clkwiz_sysclks_locked",
              "pr_isolation_expanded/clkwiz_sysclks_locked"
            ]
          },
          "base_clocking_locked2": {
            "ports": [
              "base_clocking/clkwiz_kernel2_locked",
              "clkwiz_kernel2_locked"
            ]
          },
          "debug_bridge_xvc_m0_bscan_bscanid_en": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_bscanid_en",
              "m0_bscan_bscanid_en"
            ]
          },
          "debug_bridge_xvc_m0_bscan_capture": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_capture",
              "m0_bscan_capture"
            ]
          },
          "debug_bridge_xvc_m0_bscan_drck": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_drck",
              "m0_bscan_drck"
            ]
          },
          "debug_bridge_xvc_m0_bscan_reset": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_reset",
              "m0_bscan_reset"
            ]
          },
          "debug_bridge_xvc_m0_bscan_runtest": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_runtest",
              "m0_bscan_runtest"
            ]
          },
          "debug_bridge_xvc_m0_bscan_sel": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_sel",
              "m0_bscan_sel"
            ]
          },
          "debug_bridge_xvc_m0_bscan_shift": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_shift",
              "m0_bscan_shift"
            ]
          },
          "debug_bridge_xvc_m0_bscan_tck": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_tck",
              "m0_bscan_tck"
            ]
          },
          "debug_bridge_xvc_m0_bscan_tdi": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_tdi",
              "m0_bscan_tdi"
            ]
          },
          "debug_bridge_xvc_m0_bscan_tms": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_tms",
              "m0_bscan_tms"
            ]
          },
          "debug_bridge_xvc_m0_bscan_update": {
            "ports": [
              "debug_bridge_xvc/m0_bscan_update",
              "m0_bscan_update"
            ]
          },
          "irq_cu_1": {
            "ports": [
              "irq_cu",
              "axi_intc_0/intr"
            ]
          },
          "m0_bscan_tdo_1": {
            "ports": [
              "m0_bscan_tdo",
              "debug_bridge_xvc/m0_bscan_tdo"
            ]
          },
          "pr_isolation_expanded_interconnect_aresetn1": {
            "ports": [
              "pr_isolation_expanded/psreset_regslice_data_pr_interconnect_aresetn",
              "axi_vip_0/aresetn",
              "axi_vip_1/aresetn",
              "axi_vip_2/aresetn",
              "axi_vip_data_m00_axi_1/aresetn"
            ]
          },
          "pr_isolation_expanded_slice_reset_kernel_pr_Dout": {
            "ports": [
              "pr_isolation_expanded/slice_reset_kernel_pr_Dout",
              "slice_reset_kernel_pr_Dout"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "zynq_ultra_ps_e_0/pl_ps_irq0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk0",
              "base_clocking/pl_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_resetn0",
              "base_clocking/pl_resetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "dynamic_region_interconnect_aximm_ddrmem4_M00_AXI": {
        "interface_ports": [
          "dynamic_region/interconnect_aximm_ddrmem4_M00_AXI",
          "static_region/S_AXI1"
        ]
      },
      "static_region_regslice_control_userpf_M_AXI": {
        "interface_ports": [
          "dynamic_region/regslice_control_userpf_M_AXI",
          "static_region/regslice_control_userpf_M_AXI"
        ]
      },
      "dynamic_region_interconnect_aximm_ddrmem2_M00_AXI": {
        "interface_ports": [
          "dynamic_region/interconnect_aximm_ddrmem2_M00_AXI",
          "static_region/S_AXI_0"
        ]
      },
      "dynamic_region_interconnect_aximm_ddrmem5_M00_AXI": {
        "interface_ports": [
          "dynamic_region/interconnect_aximm_ddrmem5_M00_AXI",
          "static_region/S_AXI2"
        ]
      },
      "dynamic_region_interconnect_aximm_ddrmem3_M00_AXI": {
        "interface_ports": [
          "dynamic_region/interconnect_aximm_ddrmem3_M00_AXI",
          "static_region/S_AXI"
        ]
      },
      "static_region_M_AXI1": {
        "interface_ports": [
          "dynamic_region/regslice_data_hpm0fpd_M_AXI1",
          "static_region/M_AXI"
        ]
      }
    },
    "nets": {
      "dynamic_region_tdo": {
        "ports": [
          "dynamic_region/tdo",
          "static_region/m0_bscan_tdo"
        ]
      },
      "dynamic_region_xlconcat_interrupt_dout": {
        "ports": [
          "dynamic_region/xlconcat_interrupt_dout",
          "static_region/irq_cu"
        ]
      },
      "slowest_sync_clk_1": {
        "ports": [
          "static_region/clkwiz_sysclks_clk_out2",
          "dynamic_region/clkwiz_sysclks_clk_out2"
        ]
      },
      "static_region_clk_out1": {
        "ports": [
          "static_region/clkwiz_kernel_clk_out1",
          "dynamic_region/clkwiz_kernel_clk_out1"
        ]
      },
      "static_region_clk_out3": {
        "ports": [
          "static_region/clkwiz_kernel2_clk_out1",
          "dynamic_region/clkwiz_kernel2_clk_out1"
        ]
      },
      "static_region_clk_out4": {
        "ports": [
          "static_region/clk_out4",
          "dynamic_region/clkwiz_kernel3_clk_out"
        ]
      },
      "static_region_clk_out5": {
        "ports": [
          "static_region/clk_out5",
          "dynamic_region/clkwiz_kernel4_clk_out"
        ]
      },
      "static_region_clk_out6": {
        "ports": [
          "static_region/clk_out6",
          "dynamic_region/clkwiz_kernel5_clk_out"
        ]
      },
      "static_region_clk_out7": {
        "ports": [
          "static_region/clk_out7",
          "dynamic_region/clkwiz_kernel6_clk_out"
        ]
      },
      "static_region_locked": {
        "ports": [
          "static_region/clkwiz_kernel_locked",
          "dynamic_region/clkwiz_kernel_locked"
        ]
      },
      "static_region_locked1": {
        "ports": [
          "static_region/clkwiz_sysclks_locked",
          "dynamic_region/clkwiz_sysclks_locked"
        ]
      },
      "static_region_locked2": {
        "ports": [
          "static_region/clkwiz_kernel2_locked",
          "dynamic_region/clkwiz_kernel2_locked"
        ]
      },
      "static_region_m0_bscan_bscanid_en": {
        "ports": [
          "static_region/m0_bscan_bscanid_en",
          "dynamic_region/bscanid_en"
        ]
      },
      "static_region_m0_bscan_capture": {
        "ports": [
          "static_region/m0_bscan_capture",
          "dynamic_region/capture"
        ]
      },
      "static_region_m0_bscan_drck": {
        "ports": [
          "static_region/m0_bscan_drck",
          "dynamic_region/drck"
        ]
      },
      "static_region_m0_bscan_reset": {
        "ports": [
          "static_region/m0_bscan_reset",
          "dynamic_region/reset"
        ]
      },
      "static_region_m0_bscan_runtest": {
        "ports": [
          "static_region/m0_bscan_runtest",
          "dynamic_region/runtest"
        ]
      },
      "static_region_m0_bscan_sel": {
        "ports": [
          "static_region/m0_bscan_sel",
          "dynamic_region/sel"
        ]
      },
      "static_region_m0_bscan_shift": {
        "ports": [
          "static_region/m0_bscan_shift",
          "dynamic_region/shift"
        ]
      },
      "static_region_m0_bscan_tck": {
        "ports": [
          "static_region/m0_bscan_tck",
          "dynamic_region/tck"
        ]
      },
      "static_region_m0_bscan_tdi": {
        "ports": [
          "static_region/m0_bscan_tdi",
          "dynamic_region/tdi"
        ]
      },
      "static_region_m0_bscan_tms": {
        "ports": [
          "static_region/m0_bscan_tms",
          "dynamic_region/tms"
        ]
      },
      "static_region_m0_bscan_update": {
        "ports": [
          "static_region/m0_bscan_update",
          "dynamic_region/update"
        ]
      },
      "static_region_slice_reset_kernel_pr_Dout": {
        "ports": [
          "static_region/slice_reset_kernel_pr_Dout",
          "dynamic_region/pr_reset_n"
        ]
      }
    },
    "addressing": {
      "/dynamic_region": {
        "address_spaces": {
          "interconnect_aximm_ddrmem2_M00_AXI": {
            "range": "2G",
            "width": "31",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/static_region/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          },
          "interconnect_aximm_ddrmem3_M00_AXI": {
            "range": "2G",
            "width": "31",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/static_region/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          },
          "interconnect_aximm_ddrmem4_M00_AXI": {
            "range": "2G",
            "width": "31",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/static_region/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          },
          "interconnect_aximm_ddrmem5_M00_AXI": {
            "range": "2G",
            "width": "31",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/static_region/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/static_region/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/axi_intc_0/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_debug_bridge_xvc_Reg0": {
                "address_block": "/static_region/debug_bridge_xvc/S_AXI/Reg0",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_dynamic_region_Reg": {
                "address_block": "/dynamic_region/regslice_control_userpf_M_AXI/Reg",
                "offset": "0x0080800000",
                "range": "8M"
              },
              "SEG_dynamic_region_Reg1": {
                "address_block": "/dynamic_region/regslice_data_hpm0fpd_M_AXI1/Reg",
                "offset": "0x00A0000000",
                "range": "8M"
              },
              "SEG_gate_pr_Reg": {
                "address_block": "/static_region/pr_isolation_expanded/gate_pr/S_AXI/Reg",
                "offset": "0x0080070000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}