IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 38.54        
Core2: 27.87        Core3: 34.61        
Core4: 23.26        Core5: 35.51        
Core6: 24.62        Core7: 33.47        
Core8: 24.80        Core9: 27.44        
Core10: 23.83        Core11: 40.11        
Core12: 23.53        Core13: 41.77        
Core14: 25.19        Core15: 39.55        
Core16: 24.89        Core17: 32.74        
Core18: 24.82        Core19: 31.33        
Core20: 27.97        Core21: 31.95        
Core22: 26.62        Core23: 34.38        
Core24: 28.34        Core25: 33.82        
Core26: 25.75        Core27: 38.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.59
Socket1: 36.39
DDR read Latency(ns)
Socket0: 91608.47
Socket1: 221.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 37.41        
Core2: 25.86        Core3: 30.91        
Core4: 24.34        Core5: 32.61        
Core6: 23.98        Core7: 32.01        
Core8: 25.11        Core9: 27.16        
Core10: 23.00        Core11: 37.98        
Core12: 23.06        Core13: 40.20        
Core14: 23.69        Core15: 38.68        
Core16: 25.23        Core17: 31.49        
Core18: 26.56        Core19: 30.25        
Core20: 26.28        Core21: 30.89        
Core22: 26.07        Core23: 34.74        
Core24: 26.89        Core25: 33.55        
Core26: 26.71        Core27: 37.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.22
Socket1: 34.81
DDR read Latency(ns)
Socket0: 95305.17
Socket1: 229.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.04        Core1: 32.36        
Core2: 28.59        Core3: 30.17        
Core4: 27.52        Core5: 31.52        
Core6: 19.67        Core7: 31.16        
Core8: 25.26        Core9: 25.53        
Core10: 20.71        Core11: 36.69        
Core12: 24.20        Core13: 35.69        
Core14: 20.12        Core15: 37.57        
Core16: 14.89        Core17: 31.13        
Core18: 25.31        Core19: 28.63        
Core20: 25.89        Core21: 29.94        
Core22: 25.19        Core23: 33.82        
Core24: 26.74        Core25: 32.16        
Core26: 22.51        Core27: 34.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.71
Socket1: 32.83
DDR read Latency(ns)
Socket0: 88413.26
Socket1: 243.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.94        Core1: 40.29        
Core2: 26.57        Core3: 31.60        
Core4: 25.71        Core5: 33.38        
Core6: 24.47        Core7: 33.01        
Core8: 25.61        Core9: 28.68        
Core10: 23.20        Core11: 37.90        
Core12: 23.65        Core13: 39.89        
Core14: 23.38        Core15: 38.89        
Core16: 24.35        Core17: 32.33        
Core18: 27.43        Core19: 30.41        
Core20: 27.12        Core21: 31.33        
Core22: 26.63        Core23: 34.68        
Core24: 28.82        Core25: 33.72        
Core26: 27.75        Core27: 37.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.72
Socket1: 35.43
DDR read Latency(ns)
Socket0: 96552.88
Socket1: 226.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.39        Core1: 40.87        
Core2: 27.38        Core3: 32.47        
Core4: 24.70        Core5: 33.44        
Core6: 24.10        Core7: 33.42        
Core8: 24.48        Core9: 28.77        
Core10: 22.74        Core11: 38.17        
Core12: 22.85        Core13: 40.22        
Core14: 22.42        Core15: 38.95        
Core16: 24.61        Core17: 32.09        
Core18: 24.88        Core19: 31.13        
Core20: 26.32        Core21: 31.61        
Core22: 26.78        Core23: 34.99        
Core24: 27.20        Core25: 33.63        
Core26: 28.26        Core27: 40.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.97
Socket1: 36.03
DDR read Latency(ns)
Socket0: 95194.81
Socket1: 223.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 38.80        
Core2: 26.58        Core3: 34.10        
Core4: 26.52        Core5: 34.32        
Core6: 24.41        Core7: 33.54        
Core8: 24.95        Core9: 27.73        
Core10: 23.40        Core11: 39.52        
Core12: 23.99        Core13: 41.28        
Core14: 23.39        Core15: 39.57        
Core16: 25.48        Core17: 32.77        
Core18: 25.83        Core19: 31.88        
Core20: 25.49        Core21: 31.86        
Core22: 25.05        Core23: 34.64        
Core24: 26.13        Core25: 34.12        
Core26: 25.53        Core27: 40.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.92
Socket1: 36.37
DDR read Latency(ns)
Socket0: 94366.46
Socket1: 222.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 24.91        
Core2: 27.81        Core3: 22.98        
Core4: 27.37        Core5: 34.53        
Core6: 27.17        Core7: 24.86        
Core8: 27.10        Core9: 21.60        
Core10: 26.70        Core11: 19.28        
Core12: 25.88        Core13: 25.76        
Core14: 26.58        Core15: 27.67        
Core16: 28.19        Core17: 23.72        
Core18: 26.85        Core19: 23.59        
Core20: 25.64        Core21: 32.21        
Core22: 24.16        Core23: 30.95        
Core24: 25.26        Core25: 27.20        
Core26: 26.95        Core27: 19.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 25.67
DDR read Latency(ns)
Socket0: 80618.95
Socket1: 305.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.57        Core1: 26.17        
Core2: 27.14        Core3: 26.06        
Core4: 26.59        Core5: 37.42        
Core6: 27.97        Core7: 26.99        
Core8: 27.62        Core9: 23.16        
Core10: 26.95        Core11: 33.99        
Core12: 26.25        Core13: 37.26        
Core14: 26.43        Core15: 27.32        
Core16: 27.34        Core17: 27.84        
Core18: 29.79        Core19: 27.18        
Core20: 26.23        Core21: 34.85        
Core22: 25.18        Core23: 32.34        
Core24: 24.77        Core25: 29.46        
Core26: 26.49        Core27: 21.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 30.35
DDR read Latency(ns)
Socket0: 81093.78
Socket1: 260.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 26.90        
Core2: 24.12        Core3: 27.26        
Core4: 28.05        Core5: 36.95        
Core6: 26.92        Core7: 28.61        
Core8: 28.23        Core9: 22.83        
Core10: 28.31        Core11: 37.43        
Core12: 26.67        Core13: 40.55        
Core14: 20.09        Core15: 27.18        
Core16: 22.69        Core17: 29.32        
Core18: 20.25        Core19: 29.08        
Core20: 21.41        Core21: 35.43        
Core22: 25.18        Core23: 31.25        
Core24: 24.85        Core25: 29.99        
Core26: 26.16        Core27: 22.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 31.51
DDR read Latency(ns)
Socket0: 75652.35
Socket1: 248.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 25.16        
Core2: 28.26        Core3: 24.97        
Core4: 28.40        Core5: 32.08        
Core6: 26.76        Core7: 25.70        
Core8: 27.18        Core9: 22.25        
Core10: 27.31        Core11: 11.21        
Core12: 28.38        Core13: 36.24        
Core14: 25.44        Core15: 25.87        
Core16: 27.23        Core17: 25.88        
Core18: 28.39        Core19: 24.01        
Core20: 27.39        Core21: 32.94        
Core22: 25.54        Core23: 29.95        
Core24: 24.31        Core25: 28.13        
Core26: 26.59        Core27: 17.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 25.47
DDR read Latency(ns)
Socket0: 82166.21
Socket1: 299.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 26.21        
Core2: 26.36        Core3: 26.59        
Core4: 26.53        Core5: 33.75        
Core6: 27.61        Core7: 25.57        
Core8: 29.27        Core9: 22.47        
Core10: 29.26        Core11: 24.81        
Core12: 26.22        Core13: 38.56        
Core14: 25.94        Core15: 28.44        
Core16: 27.46        Core17: 26.53        
Core18: 27.64        Core19: 26.22        
Core20: 28.13        Core21: 34.48        
Core22: 25.52        Core23: 28.62        
Core24: 25.51        Core25: 30.12        
Core26: 26.47        Core27: 12.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.13
Socket1: 27.33
DDR read Latency(ns)
Socket0: 79452.64
Socket1: 278.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 26.76        
Core2: 25.23        Core3: 26.40        
Core4: 25.72        Core5: 38.36        
Core6: 26.31        Core7: 28.46        
Core8: 26.65        Core9: 23.61        
Core10: 25.66        Core11: 38.29        
Core12: 25.92        Core13: 40.53        
Core14: 24.39        Core15: 28.14        
Core16: 26.46        Core17: 29.16        
Core18: 26.49        Core19: 29.23        
Core20: 26.21        Core21: 36.06        
Core22: 24.83        Core23: 32.29        
Core24: 26.43        Core25: 30.11        
Core26: 25.23        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 31.84
DDR read Latency(ns)
Socket0: 81365.99
Socket1: 247.10
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 26.45        
Core2: 26.61        Core3: 26.75        
Core4: 25.99        Core5: 25.83        
Core6: 26.03        Core7: 23.12        
Core8: 26.79        Core9: 22.45        
Core10: 26.46        Core11: 19.06        
Core12: 26.99        Core13: 23.94        
Core14: 26.27        Core15: 12.87        
Core16: 26.06        Core17: 20.52        
Core18: 29.29        Core19: 24.20        
Core20: 27.73        Core21: 28.73        
Core22: 28.51        Core23: 29.13        
Core24: 27.18        Core25: 26.36        
Core26: 29.88        Core27: 28.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 23.56
DDR read Latency(ns)
Socket0: 82659.26
Socket1: 334.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 28.06        
Core2: 25.28        Core3: 25.97        
Core4: 26.18        Core5: 26.06        
Core6: 26.87        Core7: 23.72        
Core8: 27.18        Core9: 22.70        
Core10: 26.16        Core11: 22.24        
Core12: 26.46        Core13: 25.02        
Core14: 25.77        Core15: 14.81        
Core16: 27.58        Core17: 22.25        
Core18: 27.10        Core19: 24.71        
Core20: 27.61        Core21: 28.85        
Core22: 26.67        Core23: 29.22        
Core24: 26.68        Core25: 26.44        
Core26: 28.24        Core27: 27.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 24.55
DDR read Latency(ns)
Socket0: 82424.17
Socket1: 323.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.67        Core1: 26.30        
Core2: 29.95        Core3: 23.94        
Core4: 26.33        Core5: 27.86        
Core6: 26.66        Core7: 23.65        
Core8: 12.63        Core9: 23.02        
Core10: 20.01        Core11: 20.86        
Core12: 19.78        Core13: 25.62        
Core14: 26.07        Core15: 14.98        
Core16: 27.59        Core17: 23.80        
Core18: 27.61        Core19: 24.82        
Core20: 28.07        Core21: 28.17        
Core22: 26.49        Core23: 27.17        
Core24: 27.43        Core25: 26.22        
Core26: 27.31        Core27: 23.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.53
Socket1: 23.86
DDR read Latency(ns)
Socket0: 81261.03
Socket1: 332.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.37        Core1: 28.24        
Core2: 26.15        Core3: 25.77        
Core4: 24.71        Core5: 28.24        
Core6: 27.55        Core7: 24.72        
Core8: 27.13        Core9: 22.88        
Core10: 27.33        Core11: 30.91        
Core12: 26.78        Core13: 25.43        
Core14: 26.99        Core15: 14.65        
Core16: 26.13        Core17: 23.17        
Core18: 24.93        Core19: 27.18        
Core20: 28.14        Core21: 28.61        
Core22: 25.42        Core23: 29.13        
Core24: 27.76        Core25: 27.39        
Core26: 25.95        Core27: 27.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 25.73
DDR read Latency(ns)
Socket0: 82225.15
Socket1: 308.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.66        Core1: 27.55        
Core2: 25.64        Core3: 25.33        
Core4: 26.13        Core5: 28.24        
Core6: 25.46        Core7: 24.54        
Core8: 26.22        Core9: 23.43        
Core10: 27.62        Core11: 28.27        
Core12: 27.33        Core13: 25.08        
Core14: 26.16        Core15: 18.34        
Core16: 25.69        Core17: 23.96        
Core18: 26.44        Core19: 25.07        
Core20: 29.01        Core21: 29.63        
Core22: 26.83        Core23: 29.61        
Core24: 26.50        Core25: 28.15        
Core26: 28.18        Core27: 28.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 25.99
DDR read Latency(ns)
Socket0: 83707.62
Socket1: 309.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 28.96        
Core2: 27.49        Core3: 25.64        
Core4: 25.19        Core5: 28.28        
Core6: 25.02        Core7: 25.05        
Core8: 26.56        Core9: 23.46        
Core10: 27.67        Core11: 28.53        
Core12: 27.07        Core13: 25.03        
Core14: 25.21        Core15: 16.72        
Core16: 25.68        Core17: 24.35        
Core18: 27.40        Core19: 25.43        
Core20: 27.64        Core21: 30.40        
Core22: 26.96        Core23: 29.55        
Core24: 27.42        Core25: 27.75        
Core26: 26.60        Core27: 27.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.83
Socket1: 25.99
DDR read Latency(ns)
Socket0: 83421.83
Socket1: 303.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.94        Core1: 34.07        
Core2: 27.72        Core3: 27.83        
Core4: 26.37        Core5: 33.34        
Core6: 26.95        Core7: 27.67        
Core8: 28.42        Core9: 25.02        
Core10: 26.27        Core11: 22.01        
Core12: 27.38        Core13: 23.24        
Core14: 26.27        Core15: 18.95        
Core16: 26.52        Core17: 31.15        
Core18: 25.61        Core19: 27.01        
Core20: 26.41        Core21: 28.04        
Core22: 26.08        Core23: 28.68        
Core24: 27.03        Core25: 28.79        
Core26: 27.03        Core27: 15.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.39
Socket1: 26.67
DDR read Latency(ns)
Socket0: 83066.78
Socket1: 276.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.69        Core1: 32.77        
Core2: 26.73        Core3: 28.43        
Core4: 26.15        Core5: 32.18        
Core6: 27.33        Core7: 26.91        
Core8: 27.14        Core9: 24.91        
Core10: 27.13        Core11: 22.77        
Core12: 27.69        Core13: 28.47        
Core14: 25.93        Core15: 26.76        
Core16: 27.43        Core17: 30.90        
Core18: 24.21        Core19: 26.53        
Core20: 26.13        Core21: 29.06        
Core22: 25.41        Core23: 29.40        
Core24: 25.60        Core25: 27.90        
Core26: 27.86        Core27: 23.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.11
Socket1: 28.24
DDR read Latency(ns)
Socket0: 80122.38
Socket1: 272.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 35.96        
Core2: 23.30        Core3: 29.35        
Core4: 23.55        Core5: 34.04        
Core6: 22.65        Core7: 28.25        
Core8: 28.38        Core9: 25.04        
Core10: 26.95        Core11: 24.92        
Core12: 26.43        Core13: 30.08        
Core14: 24.29        Core15: 30.88        
Core16: 26.26        Core17: 31.49        
Core18: 26.69        Core19: 27.52        
Core20: 26.27        Core21: 32.72        
Core22: 25.71        Core23: 29.91        
Core24: 26.25        Core25: 29.66        
Core26: 25.38        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 30.25
DDR read Latency(ns)
Socket0: 72461.35
Socket1: 253.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.80        Core1: 34.39        
Core2: 24.42        Core3: 30.10        
Core4: 27.09        Core5: 32.02        
Core6: 26.87        Core7: 26.74        
Core8: 27.42        Core9: 25.10        
Core10: 26.54        Core11: 22.25        
Core12: 27.72        Core13: 24.04        
Core14: 26.41        Core15: 19.49        
Core16: 26.84        Core17: 30.76        
Core18: 25.95        Core19: 26.23        
Core20: 26.37        Core21: 28.11        
Core22: 27.77        Core23: 27.64        
Core24: 23.85        Core25: 27.54        
Core26: 25.67        Core27: 23.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.09
Socket1: 27.38
DDR read Latency(ns)
Socket0: 76062.94
Socket1: 277.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.58        Core1: 35.08        
Core2: 25.59        Core3: 28.30        
Core4: 26.68        Core5: 33.62        
Core6: 25.51        Core7: 28.92        
Core8: 25.52        Core9: 25.18        
Core10: 26.18        Core11: 23.23        
Core12: 25.87        Core13: 27.96        
Core14: 25.23        Core15: 26.69        
Core16: 26.26        Core17: 31.36        
Core18: 27.48        Core19: 26.52        
Core20: 25.36        Core21: 28.63        
Core22: 25.57        Core23: 27.81        
Core24: 26.16        Core25: 30.10        
Core26: 26.52        Core27: 15.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.75
Socket1: 27.92
DDR read Latency(ns)
Socket0: 86214.02
Socket1: 268.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.26        Core1: 34.58        
Core2: 26.15        Core3: 29.69        
Core4: 27.48        Core5: 35.04        
Core6: 26.42        Core7: 28.91        
Core8: 26.87        Core9: 25.67        
Core10: 26.19        Core11: 23.80        
Core12: 27.59        Core13: 27.81        
Core14: 26.52        Core15: 25.28        
Core16: 26.72        Core17: 31.27        
Core18: 26.28        Core19: 27.02        
Core20: 26.03        Core21: 29.06        
Core22: 26.93        Core23: 29.15        
Core24: 26.62        Core25: 29.27        
Core26: 26.93        Core27: 17.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.43
Socket1: 28.40
DDR read Latency(ns)
Socket0: 82009.25
Socket1: 265.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.22        Core1: 31.82        
Core2: 26.22        Core3: 35.45        
Core4: 27.70        Core5: 29.70        
Core6: 26.26        Core7: 27.29        
Core8: 24.46        Core9: 29.85        
Core10: 26.51        Core11: 17.59        
Core12: 25.80        Core13: 15.03        
Core14: 26.11        Core15: 11.78        
Core16: 27.44        Core17: 28.11        
Core18: 26.55        Core19: 26.98        
Core20: 27.99        Core21: 30.58        
Core22: 25.85        Core23: 27.99        
Core24: 26.87        Core25: 29.10        
Core26: 29.46        Core27: 18.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 25.10
DDR read Latency(ns)
Socket0: 87100.12
Socket1: 289.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.74        Core1: 32.00        
Core2: 28.05        Core3: 35.35        
Core4: 27.55        Core5: 29.61        
Core6: 26.68        Core7: 26.77        
Core8: 25.61        Core9: 29.52        
Core10: 26.45        Core11: 18.54        
Core12: 28.02        Core13: 14.91        
Core14: 26.12        Core15: 11.73        
Core16: 27.86        Core17: 28.09        
Core18: 28.30        Core19: 27.10        
Core20: 27.49        Core21: 31.07        
Core22: 27.58        Core23: 27.93        
Core24: 26.94        Core25: 28.82        
Core26: 28.50        Core27: 18.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 25.14
DDR read Latency(ns)
Socket0: 89547.09
Socket1: 293.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.05        Core1: 32.71        
Core2: 29.35        Core3: 35.46        
Core4: 21.91        Core5: 30.80        
Core6: 16.10        Core7: 26.83        
Core8: 21.98        Core9: 29.37        
Core10: 19.60        Core11: 15.03        
Core12: 27.59        Core13: 15.36        
Core14: 27.41        Core15: 11.73        
Core16: 27.47        Core17: 28.01        
Core18: 27.32        Core19: 26.36        
Core20: 27.39        Core21: 31.68        
Core22: 27.20        Core23: 27.77        
Core24: 27.51        Core25: 28.25        
Core26: 28.29        Core27: 18.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 24.85
DDR read Latency(ns)
Socket0: 83155.67
Socket1: 293.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 32.28        
Core2: 29.49        Core3: 34.95        
Core4: 27.42        Core5: 29.16        
Core6: 26.97        Core7: 26.19        
Core8: 25.70        Core9: 28.84        
Core10: 25.73        Core11: 13.59        
Core12: 25.72        Core13: 15.30        
Core14: 27.44        Core15: 11.66        
Core16: 25.21        Core17: 27.44        
Core18: 26.07        Core19: 25.89        
Core20: 26.76        Core21: 31.69        
Core22: 26.49        Core23: 27.51        
Core24: 28.12        Core25: 27.57        
Core26: 27.78        Core27: 17.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.28
Socket1: 24.15
DDR read Latency(ns)
Socket0: 85895.15
Socket1: 302.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.73        Core1: 31.73        
Core2: 28.19        Core3: 35.68        
Core4: 27.16        Core5: 29.59        
Core6: 27.50        Core7: 27.26        
Core8: 26.23        Core9: 29.79        
Core10: 26.31        Core11: 15.54        
Core12: 26.48        Core13: 15.49        
Core14: 26.57        Core15: 11.89        
Core16: 25.19        Core17: 28.27        
Core18: 28.85        Core19: 27.57        
Core20: 27.85        Core21: 29.96        
Core22: 28.49        Core23: 28.21        
Core24: 28.75        Core25: 28.50        
Core26: 28.85        Core27: 17.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.10
Socket1: 24.84
DDR read Latency(ns)
Socket0: 89331.23
Socket1: 294.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 32.54        
Core2: 27.79        Core3: 35.43        
Core4: 28.97        Core5: 30.20        
Core6: 26.20        Core7: 27.25        
Core8: 25.80        Core9: 29.24        
Core10: 25.50        Core11: 13.74        
Core12: 25.12        Core13: 15.76        
Core14: 25.54        Core15: 11.80        
Core16: 25.29        Core17: 27.93        
Core18: 25.55        Core19: 25.92        
Core20: 27.34        Core21: 31.62        
Core22: 25.04        Core23: 27.62        
Core24: 25.33        Core25: 27.52        
Core26: 26.77        Core27: 17.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.36
Socket1: 24.53
DDR read Latency(ns)
Socket0: 85905.53
Socket1: 295.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.71        Core1: 39.14        
Core2: 25.94        Core3: 33.31        
Core4: 24.12        Core5: 38.59        
Core6: 24.02        Core7: 31.72        
Core8: 26.25        Core9: 28.06        
Core10: 24.58        Core11: 33.13        
Core12: 28.08        Core13: 43.50        
Core14: 25.93        Core15: 38.15        
Core16: 26.38        Core17: 33.62        
Core18: 27.00        Core19: 32.60        
Core20: 28.43        Core21: 33.85        
Core22: 28.24        Core23: 34.70        
Core24: 28.68        Core25: 33.19        
Core26: 28.61        Core27: 41.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 36.34
DDR read Latency(ns)
Socket0: 72705.15
Socket1: 217.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.99        Core1: 39.77        
Core2: 28.71        Core3: 34.81        
Core4: 25.55        Core5: 39.51        
Core6: 25.74        Core7: 32.13        
Core8: 26.83        Core9: 31.43        
Core10: 25.82        Core11: 34.05        
Core12: 26.45        Core13: 43.82        
Core14: 25.66        Core15: 40.03        
Core16: 26.21        Core17: 34.47        
Core18: 26.27        Core19: 33.46        
Core20: 26.31        Core21: 33.72        
Core22: 26.27        Core23: 34.84        
Core24: 25.86        Core25: 33.76        
Core26: 27.52        Core27: 44.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 37.36
DDR read Latency(ns)
Socket0: 76182.07
Socket1: 214.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 41.12        
Core2: 22.04        Core3: 36.13        
Core4: 22.87        Core5: 40.89        
Core6: 27.18        Core7: 34.15        
Core8: 20.16        Core9: 29.30        
Core10: 26.27        Core11: 34.18        
Core12: 22.21        Core13: 44.49        
Core14: 24.20        Core15: 46.75        
Core16: 24.83        Core17: 35.28        
Core18: 25.34        Core19: 34.50        
Core20: 27.56        Core21: 35.06        
Core22: 27.12        Core23: 36.17        
Core24: 27.70        Core25: 34.66        
Core26: 24.29        Core27: 44.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 38.94
DDR read Latency(ns)
Socket0: 69244.69
Socket1: 208.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.33        Core1: 40.45        
Core2: 25.02        Core3: 33.75        
Core4: 24.95        Core5: 41.06        
Core6: 23.46        Core7: 32.96        
Core8: 25.35        Core9: 32.21        
Core10: 25.94        Core11: 32.07        
Core12: 26.08        Core13: 43.59        
Core14: 25.86        Core15: 44.12        
Core16: 26.62        Core17: 34.59        
Core18: 26.07        Core19: 33.91        
Core20: 27.35        Core21: 34.34        
Core22: 25.87        Core23: 35.45        
Core24: 25.79        Core25: 34.00        
Core26: 26.12        Core27: 44.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 37.90
DDR read Latency(ns)
Socket0: 74841.88
Socket1: 213.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.97        Core1: 39.56        
Core2: 28.17        Core3: 34.44        
Core4: 25.68        Core5: 39.88        
Core6: 26.09        Core7: 32.06        
Core8: 26.39        Core9: 29.60        
Core10: 25.53        Core11: 30.27        
Core12: 24.99        Core13: 44.00        
Core14: 25.60        Core15: 37.96        
Core16: 24.95        Core17: 34.31        
Core18: 26.03        Core19: 33.48        
Core20: 26.01        Core21: 33.66        
Core22: 27.56        Core23: 34.87        
Core24: 26.75        Core25: 33.54        
Core26: 27.00        Core27: 43.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 36.73
DDR read Latency(ns)
Socket0: 75135.60
Socket1: 218.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.94        Core1: 40.23        
Core2: 25.55        Core3: 34.98        
Core4: 26.25        Core5: 40.83        
Core6: 25.17        Core7: 32.77        
Core8: 26.52        Core9: 32.68        
Core10: 26.13        Core11: 30.62        
Core12: 25.99        Core13: 44.55        
Core14: 25.64        Core15: 47.00        
Core16: 25.95        Core17: 34.26        
Core18: 24.99        Core19: 33.80        
Core20: 24.20        Core21: 34.50        
Core22: 26.23        Core23: 35.22        
Core24: 25.45        Core25: 34.01        
Core26: 25.44        Core27: 42.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 38.04
DDR read Latency(ns)
Socket0: 75658.11
Socket1: 211.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 25.04        
Core2: 29.01        Core3: 32.14        
Core4: 26.67        Core5: 27.43        
Core6: 23.41        Core7: 25.40        
Core8: 26.57        Core9: 21.89        
Core10: 27.06        Core11: 35.09        
Core12: 27.64        Core13: 14.45        
Core14: 25.24        Core15: 16.16        
Core16: 25.98        Core17: 26.20        
Core18: 25.46        Core19: 26.65        
Core20: 26.83        Core21: 27.09        
Core22: 26.37        Core23: 27.35        
Core24: 31.23        Core25: 30.25        
Core26: 26.67        Core27: 23.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.01
Socket1: 25.95
DDR read Latency(ns)
Socket0: 99322.05
Socket1: 294.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.17        Core1: 23.92        
Core2: 26.93        Core3: 33.78        
Core4: 26.76        Core5: 25.85        
Core6: 25.53        Core7: 24.39        
Core8: 24.11        Core9: 21.99        
Core10: 24.82        Core11: 39.34        
Core12: 26.73        Core13: 15.27        
Core14: 26.41        Core15: 16.58        
Core16: 28.39        Core17: 25.30        
Core18: 27.35        Core19: 26.17        
Core20: 27.39        Core21: 25.44        
Core22: 27.79        Core23: 26.98        
Core24: 30.37        Core25: 31.34        
Core26: 27.60        Core27: 20.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.16
Socket1: 25.85
DDR read Latency(ns)
Socket0: 102387.19
Socket1: 300.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 24.96        
Core2: 27.64        Core3: 34.56        
Core4: 27.18        Core5: 28.96        
Core6: 25.44        Core7: 26.41        
Core8: 22.84        Core9: 21.41        
Core10: 14.29        Core11: 40.73        
Core12: 21.97        Core13: 14.22        
Core14: 20.96        Core15: 12.46        
Core16: 25.97        Core17: 27.55        
Core18: 28.02        Core19: 28.13        
Core20: 26.69        Core21: 30.41        
Core22: 26.64        Core23: 28.03        
Core24: 29.72        Core25: 31.84        
Core26: 28.11        Core27: 28.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.42
Socket1: 27.21
DDR read Latency(ns)
Socket0: 97856.87
Socket1: 278.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 21.34        
Core2: 28.03        Core3: 30.42        
Core4: 27.98        Core5: 22.75        
Core6: 27.55        Core7: 22.58        
Core8: 26.19        Core9: 22.54        
Core10: 25.07        Core11: 37.48        
Core12: 29.36        Core13: 18.72        
Core14: 28.73        Core15: 15.72        
Core16: 28.50        Core17: 23.77        
Core18: 24.81        Core19: 23.98        
Core20: 27.46        Core21: 21.76        
Core22: 27.43        Core23: 24.43        
Core24: 28.01        Core25: 32.76        
Core26: 28.28        Core27: 12.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.89
Socket1: 23.27
DDR read Latency(ns)
Socket0: 105800.38
Socket1: 336.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.18        Core1: 23.64        
Core2: 28.48        Core3: 30.90        
Core4: 30.63        Core5: 24.48        
Core6: 25.85        Core7: 26.32        
Core8: 25.82        Core9: 22.51        
Core10: 24.85        Core11: 38.28        
Core12: 26.74        Core13: 19.73        
Core14: 26.46        Core15: 20.88        
Core16: 27.79        Core17: 24.70        
Core18: 26.67        Core19: 27.14        
Core20: 28.31        Core21: 22.21        
Core22: 28.32        Core23: 23.12        
Core24: 30.34        Core25: 32.72        
Core26: 27.48        Core27: 15.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.52
Socket1: 25.05
DDR read Latency(ns)
Socket0: 105331.82
Socket1: 317.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 23.27        
Core2: 25.85        Core3: 33.96        
Core4: 26.61        Core5: 27.48        
Core6: 25.48        Core7: 26.07        
Core8: 25.09        Core9: 21.33        
Core10: 24.68        Core11: 37.57        
Core12: 26.13        Core13: 14.28        
Core14: 25.81        Core15: 17.92        
Core16: 25.85        Core17: 26.29        
Core18: 25.97        Core19: 27.35        
Core20: 25.78        Core21: 27.26        
Core22: 25.67        Core23: 27.89        
Core24: 27.40        Core25: 30.23        
Core26: 26.00        Core27: 16.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.96
Socket1: 25.84
DDR read Latency(ns)
Socket0: 103015.19
Socket1: 292.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.28        Core1: 30.22        
Core2: 24.19        Core3: 25.21        
Core4: 24.00        Core5: 28.46        
Core6: 26.80        Core7: 27.40        
Core8: 26.54        Core9: 28.81        
Core10: 25.43        Core11: 14.08        
Core12: 25.02        Core13: 35.22        
Core14: 24.80        Core15: 40.79        
Core16: 24.85        Core17: 27.29        
Core18: 25.46        Core19: 26.91        
Core20: 26.21        Core21: 30.30        
Core22: 27.04        Core23: 27.62        
Core24: 26.15        Core25: 29.51        
Core26: 29.41        Core27: 17.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.36
Socket1: 27.43
DDR read Latency(ns)
Socket0: 75566.84
Socket1: 283.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 29.31        
Core2: 25.79        Core3: 24.71        
Core4: 24.76        Core5: 26.32        
Core6: 26.46        Core7: 26.39        
Core8: 28.84        Core9: 28.41        
Core10: 25.31        Core11: 13.67        
Core12: 24.76        Core13: 29.19        
Core14: 25.24        Core15: 40.68        
Core16: 26.40        Core17: 26.11        
Core18: 25.98        Core19: 26.67        
Core20: 26.09        Core21: 29.03        
Core22: 25.00        Core23: 26.79        
Core24: 30.86        Core25: 28.87        
Core26: 30.21        Core27: 18.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.95
Socket1: 26.24
DDR read Latency(ns)
Socket0: 78478.34
Socket1: 299.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 29.55        
Core2: 26.03        Core3: 25.86        
Core4: 25.90        Core5: 27.09        
Core6: 26.53        Core7: 26.68        
Core8: 27.04        Core9: 28.55        
Core10: 24.79        Core11: 14.57        
Core12: 25.51        Core13: 34.99        
Core14: 23.04        Core15: 40.64        
Core16: 19.39        Core17: 26.72        
Core18: 23.97        Core19: 26.79        
Core20: 23.19        Core21: 29.18        
Core22: 19.78        Core23: 27.35        
Core24: 26.25        Core25: 30.11        
Core26: 22.88        Core27: 17.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.84
Socket1: 27.06
DDR read Latency(ns)
Socket0: 74960.88
Socket1: 292.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.64        Core1: 30.01        
Core2: 25.38        Core3: 25.66        
Core4: 24.42        Core5: 27.16        
Core6: 25.55        Core7: 29.26        
Core8: 26.27        Core9: 30.38        
Core10: 23.71        Core11: 15.44        
Core12: 23.29        Core13: 39.84        
Core14: 25.03        Core15: 41.86        
Core16: 25.51        Core17: 27.68        
Core18: 24.73        Core19: 26.33        
Core20: 24.36        Core21: 29.54        
Core22: 25.84        Core23: 28.40        
Core24: 26.28        Core25: 29.00        
Core26: 23.90        Core27: 15.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 27.85
DDR read Latency(ns)
Socket0: 77074.88
Socket1: 281.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 30.47        
Core2: 25.87        Core3: 27.98        
Core4: 24.43        Core5: 28.15        
Core6: 25.60        Core7: 30.44        
Core8: 27.27        Core9: 30.06        
Core10: 26.62        Core11: 15.02        
Core12: 23.86        Core13: 40.53        
Core14: 25.22        Core15: 42.04        
Core16: 24.26        Core17: 28.10        
Core18: 24.32        Core19: 26.70        
Core20: 25.95        Core21: 29.51        
Core22: 27.22        Core23: 28.60        
Core24: 26.10        Core25: 29.34        
Core26: 26.02        Core27: 17.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 28.55
DDR read Latency(ns)
Socket0: 77499.06
Socket1: 274.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 29.23        
Core2: 26.69        Core3: 26.72        
Core4: 25.60        Core5: 29.54        
Core6: 28.11        Core7: 30.45        
Core8: 25.88        Core9: 27.61        
Core10: 25.87        Core11: 15.03        
Core12: 24.21        Core13: 38.70        
Core14: 24.47        Core15: 40.87        
Core16: 24.55        Core17: 26.68        
Core18: 24.34        Core19: 26.28        
Core20: 25.97        Core21: 29.78        
Core22: 25.63        Core23: 27.25        
Core24: 26.97        Core25: 29.25        
Core26: 26.69        Core27: 18.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 28.09
DDR read Latency(ns)
Socket0: 77721.05
Socket1: 284.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.10        Core1: 23.71        
Core2: 27.61        Core3: 24.17        
Core4: 25.12        Core5: 27.27        
Core6: 24.65        Core7: 28.87        
Core8: 25.24        Core9: 20.42        
Core10: 24.65        Core11: 12.46        
Core12: 24.54        Core13: 40.06        
Core14: 24.78        Core15: 41.32        
Core16: 25.32        Core17: 25.12        
Core18: 26.44        Core19: 26.17        
Core20: 26.59        Core21: 31.57        
Core22: 26.67        Core23: 32.08        
Core24: 26.74        Core25: 32.83        
Core26: 27.67        Core27: 15.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 26.61
DDR read Latency(ns)
Socket0: 95258.46
Socket1: 288.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 23.72        
Core2: 29.35        Core3: 23.90        
Core4: 25.79        Core5: 27.46        
Core6: 27.16        Core7: 28.72        
Core8: 25.67        Core9: 20.57        
Core10: 25.39        Core11: 12.21        
Core12: 24.32        Core13: 39.82        
Core14: 25.80        Core15: 41.56        
Core16: 25.94        Core17: 24.84        
Core18: 25.81        Core19: 25.76        
Core20: 26.11        Core21: 31.71        
Core22: 23.63        Core23: 32.19        
Core24: 27.15        Core25: 32.98        
Core26: 27.63        Core27: 15.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 26.51
DDR read Latency(ns)
Socket0: 95130.47
Socket1: 291.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.74        Core1: 23.67        
Core2: 26.67        Core3: 23.37        
Core4: 25.62        Core5: 26.80        
Core6: 26.65        Core7: 29.03        
Core8: 24.27        Core9: 19.93        
Core10: 26.36        Core11: 12.54        
Core12: 24.31        Core13: 39.99        
Core14: 25.02        Core15: 41.49        
Core16: 25.15        Core17: 24.83        
Core18: 22.23        Core19: 25.93        
Core20: 25.00        Core21: 31.28        
Core22: 20.23        Core23: 31.97        
Core24: 21.76        Core25: 33.10        
Core26: 24.29        Core27: 15.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.76
Socket1: 26.50
DDR read Latency(ns)
Socket0: 89940.10
Socket1: 292.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 23.40        
Core2: 26.18        Core3: 23.93        
Core4: 25.40        Core5: 27.74        
Core6: 26.04        Core7: 28.91        
Core8: 26.09        Core9: 20.60        
Core10: 27.02        Core11: 12.45        
Core12: 25.52        Core13: 40.05        
Core14: 26.81        Core15: 41.61        
Core16: 26.40        Core17: 25.12        
Core18: 26.88        Core19: 26.11        
Core20: 27.83        Core21: 31.40        
Core22: 27.09        Core23: 31.82        
Core24: 27.14        Core25: 33.08        
Core26: 28.37        Core27: 15.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 26.58
DDR read Latency(ns)
Socket0: 98417.02
Socket1: 289.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 23.57        
Core2: 28.13        Core3: 24.21        
Core4: 25.61        Core5: 27.81        
Core6: 26.30        Core7: 28.73        
Core8: 25.32        Core9: 20.67        
Core10: 23.25        Core11: 12.46        
Core12: 25.58        Core13: 40.14        
Core14: 25.39        Core15: 41.72        
Core16: 24.58        Core17: 24.99        
Core18: 25.25        Core19: 26.19        
Core20: 27.19        Core21: 31.33        
Core22: 28.90        Core23: 32.04        
Core24: 29.07        Core25: 32.94        
Core26: 28.51        Core27: 15.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.44
Socket1: 26.69
DDR read Latency(ns)
Socket0: 100070.28
Socket1: 287.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.84        Core1: 23.29        
Core2: 25.59        Core3: 23.94        
Core4: 24.73        Core5: 27.24        
Core6: 25.98        Core7: 28.64        
Core8: 24.79        Core9: 20.25        
Core10: 23.84        Core11: 12.43        
Core12: 25.40        Core13: 40.06        
Core14: 23.65        Core15: 41.36        
Core16: 24.54        Core17: 25.23        
Core18: 25.51        Core19: 25.76        
Core20: 25.73        Core21: 31.46        
Core22: 24.89        Core23: 31.92        
Core24: 25.24        Core25: 32.77        
Core26: 24.85        Core27: 15.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 26.53
DDR read Latency(ns)
Socket0: 97914.91
Socket1: 292.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 33.60        
Core2: 26.04        Core3: 38.75        
Core4: 25.46        Core5: 31.82        
Core6: 23.46        Core7: 30.53        
Core8: 27.47        Core9: 20.49        
Core10: 24.58        Core11: 18.25        
Core12: 22.56        Core13: 37.25        
Core14: 23.63        Core15: 39.59        
Core16: 24.83        Core17: 31.06        
Core18: 25.39        Core19: 29.14        
Core20: 25.31        Core21: 32.04        
Core22: 25.09        Core23: 30.57        
Core24: 24.87        Core25: 29.87        
Core26: 25.00        Core27: 17.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.19
Socket1: 31.65
DDR read Latency(ns)
Socket0: 73009.95
Socket1: 242.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.81        Core1: 32.47        
Core2: 25.51        Core3: 37.49        
Core4: 24.94        Core5: 30.36        
Core6: 26.02        Core7: 29.58        
Core8: 25.06        Core9: 20.22        
Core10: 24.80        Core11: 18.13        
Core12: 24.13        Core13: 36.08        
Core14: 25.19        Core15: 35.53        
Core16: 23.92        Core17: 30.00        
Core18: 24.62        Core19: 28.64        
Core20: 25.23        Core21: 31.38        
Core22: 26.37        Core23: 30.47        
Core24: 24.40        Core25: 29.06        
Core26: 25.25        Core27: 17.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 30.55
DDR read Latency(ns)
Socket0: 74777.23
Socket1: 251.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.02        Core1: 34.06        
Core2: 27.17        Core3: 37.15        
Core4: 25.27        Core5: 26.30        
Core6: 27.08        Core7: 29.33        
Core8: 27.64        Core9: 21.14        
Core10: 25.70        Core11: 15.96        
Core12: 23.81        Core13: 35.97        
Core14: 25.77        Core15: 38.26        
Core16: 25.54        Core17: 29.48        
Core18: 23.28        Core19: 28.29        
Core20: 23.70        Core21: 30.99        
Core22: 21.06        Core23: 30.30        
Core24: 22.42        Core25: 31.71        
Core26: 22.58        Core27: 18.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.38
Socket1: 30.25
DDR read Latency(ns)
Socket0: 71475.90
Socket1: 255.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.79        Core1: 32.65        
Core2: 26.94        Core3: 36.66        
Core4: 25.41        Core5: 25.42        
Core6: 25.38        Core7: 28.57        
Core8: 26.33        Core9: 20.78        
Core10: 25.37        Core11: 16.67        
Core12: 26.00        Core13: 35.17        
Core14: 23.67        Core15: 41.38        
Core16: 24.74        Core17: 28.58        
Core18: 27.34        Core19: 26.80        
Core20: 25.86        Core21: 30.15        
Core22: 30.15        Core23: 32.67        
Core24: 26.35        Core25: 30.18        
Core26: 27.36        Core27: 18.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.97
Socket1: 30.00
DDR read Latency(ns)
Socket0: 75504.70
Socket1: 260.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.85        Core1: 31.41        
Core2: 25.73        Core3: 38.17        
Core4: 26.65        Core5: 29.40        
Core6: 26.90        Core7: 30.06        
Core8: 27.40        Core9: 19.62        
Core10: 25.76        Core11: 16.74        
Core12: 24.44        Core13: 36.01        
Core14: 24.53        Core15: 39.44        
Core16: 26.24        Core17: 29.59        
Core18: 25.32        Core19: 28.34        
Core20: 26.32        Core21: 31.66        
Core22: 26.37        Core23: 29.50        
Core24: 26.61        Core25: 30.36        
Core26: 27.28        Core27: 16.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.41
Socket1: 30.63
DDR read Latency(ns)
Socket0: 73282.32
Socket1: 249.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.89        Core1: 34.15        
Core2: 25.90        Core3: 37.83        
Core4: 25.06        Core5: 29.25        
Core6: 24.83        Core7: 30.24        
Core8: 26.69        Core9: 20.65        
Core10: 24.39        Core11: 17.41        
Core12: 24.94        Core13: 36.35        
Core14: 23.29        Core15: 42.41        
Core16: 23.78        Core17: 30.70        
Core18: 24.44        Core19: 28.41        
Core20: 24.88        Core21: 31.84        
Core22: 25.56        Core23: 30.31        
Core24: 25.73        Core25: 30.68        
Core26: 26.78        Core27: 18.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 31.24
DDR read Latency(ns)
Socket0: 73714.21
Socket1: 247.95
