$date
	Sun Oct 23 08:11:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#893104
b10010 !
1"
#893106
b10010 &
b10010 %
1$
#893107
0"
#893110
b1001 &
b1001 %
#893114
b11100 &
b11100 %
#893118
b1110 &
b1110 %
#893122
b111 &
b111 %
#893126
b10110 &
b10110 %
#893130
b1011 &
b1011 %
#893134
b100010 &
b100010 %
#893138
b10001 &
b10001 %
#893142
b110100 &
b110100 %
#893146
b11010 &
b11010 %
#893150
b1101 &
b1101 %
#893154
b101000 &
b101000 %
#893158
b10100 &
b10100 %
#893162
b1010 &
b1010 %
#893166
b101 &
b101 %
#893170
b10000 &
b10000 %
#893174
b1000 &
b1000 %
#893178
b100 &
b100 %
#893182
b10 &
b10 %
#893186
b1 &
b1 %
1#
#893190
b0 &
0#
b0 %
0$
#1885889
b11000 !
1"
#1885890
b11000 &
b11000 %
1$
#1885891
0"
#1885894
b1100 &
b1100 %
#1885898
b110 &
b110 %
#1885902
b11 &
b11 %
#1885906
b1010 &
b1010 %
#1885910
b101 &
b101 %
#1885914
b10000 &
b10000 %
#1885918
b1000 &
b1000 %
#1885922
b100 &
b100 %
#1885926
b10 &
b10 %
#1885930
b1 &
b1 %
1#
#1885934
b0 &
0#
b0 %
0$
#2866199
b100 !
1"
#2866202
b100 &
b100 %
1$
#2866203
0"
#2866206
b10 &
b10 %
#2866210
b1 &
b1 %
1#
#2866214
b0 &
0#
b0 %
0$
#4500012
