[2025-09-17 23:36:20] START suite=cs trace=cloud9_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2464218 heartbeat IPC: 4.058 cumulative IPC: 4.058 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4659858 heartbeat IPC: 4.554 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4659858 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4659858 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 15362240 heartbeat IPC: 0.9344 cumulative IPC: 0.9344 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 26148669 heartbeat IPC: 0.9271 cumulative IPC: 0.9307 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 37076715 heartbeat IPC: 0.9151 cumulative IPC: 0.9254 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 48099999 heartbeat IPC: 0.9072 cumulative IPC: 0.9208 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 59144946 heartbeat IPC: 0.9054 cumulative IPC: 0.9177 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 70453928 heartbeat IPC: 0.8843 cumulative IPC: 0.9119 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 81922854 heartbeat IPC: 0.8719 cumulative IPC: 0.906 (Simulation time: 00 hr 08 min 35 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 93409710 heartbeat IPC: 0.8706 cumulative IPC: 0.9014 (Simulation time: 00 hr 09 min 42 sec)
Heartbeat CPU 0 instructions: 110000009 cycles: 104899877 heartbeat IPC: 0.8703 cumulative IPC: 0.8978 (Simulation time: 00 hr 10 min 49 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 111721416 cumulative IPC: 0.8951 (Simulation time: 00 hr 11 min 59 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 111721416 cumulative IPC: 0.8951 (Simulation time: 00 hr 11 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8951 instructions: 100000001 cycles: 111721416
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.6457 Average ROB Occupancy at Mispredict: 873.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6407
BRANCH_INDIRECT: 0.0007
BRANCH_CONDITIONAL: 0.00436
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 77451
LQ_STALL: 0
SQ_STALL: 7


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.416664
REPLAY_LOAD: 64.523254
NON_REPLAY_LOAD: 53.832382

== Total ==
ADDR_TRANS: 15895
REPLAY_LOAD: 33294
NON_REPLAY_LOAD: 28262

== Counts ==
ADDR_TRANS: 132
REPLAY_LOAD: 516
NON_REPLAY_LOAD: 525

cpu0->cpu0_STLB TOTAL        ACCESS:     156854 HIT:     142907 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     156854 HIT:     142907 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     475268 HIT:     226326 MISS:     248942 MSHR_MERGE:        364
cpu0->cpu0_L2C LOAD         ACCESS:     228058 HIT:      48271 MISS:     179787 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:       1362 HIT:       1050 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     118735 HIT:      76800 MISS:      41935 MSHR_MERGE:        362
cpu0->cpu0_L2C WRITE        ACCESS:      99245 HIT:      99170 MISS:         75 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      27868 HIT:       1035 MISS:      26833 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      87606 ISSUED:      87606 USEFUL:      37945 USELESS:        651
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12274499 HIT:   12272356 MISS:       2143 MSHR_MERGE:        602
cpu0->cpu0_L1I LOAD         ACCESS:   12274499 HIT:   12272356 MISS:       2143 MSHR_MERGE:        602
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 144 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19186804 HIT:   18847758 MISS:     339046 MSHR_MERGE:      52169
cpu0->cpu0_L1D LOAD         ACCESS:   12872409 HIT:   12596160 MISS:     276249 MSHR_MERGE:      49732
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     264660 HIT:     233325 MISS:      31335 MSHR_MERGE:        205
cpu0->cpu0_L1D WRITE        ACCESS:    6020438 HIT:    6016958 MISS:       3480 MSHR_MERGE:       2118
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29297 HIT:       1315 MISS:      27982 MSHR_MERGE:        114
cpu0->cpu0_L1D PREFETCH REQUESTED:     264660 ISSUED:     264660 USEFUL:      30570 USELESS:        555
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 81.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10406283 HIT:   10405783 MISS:        500 MSHR_MERGE:        247
cpu0->cpu0_ITLB LOAD         ACCESS:   10406283 HIT:   10405783 MISS:        500 MSHR_MERGE:        247
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 355.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18791190 HIT:   18611652 MISS:     179538 MSHR_MERGE:      22937
cpu0->cpu0_DTLB LOAD         ACCESS:   18791190 HIT:   18611652 MISS:     179538 MSHR_MERGE:      22937
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 25.56 cycles
cpu0->LLC TOTAL        ACCESS:     342191 HIT:     153459 MISS:     188732 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     179785 HIT:      42631 MISS:     137154 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        312 HIT:         76 MISS:        236 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41573 HIT:       9615 MISS:      31958 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      93688 HIT:      93625 MISS:         63 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      26833 HIT:       7512 MISS:      19321 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.81 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        289
  ROW_BUFFER_MISS:     188378
  AVG DBUS CONGESTED CYCLE: 7.284
Channel 0 WQ ROW_BUFFER_HIT:      10136
  ROW_BUFFER_MISS:      68518
  FULL:          0
Channel 0 REFRESHES ISSUED:       9310

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        64680        20979        25311        44063
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           22          112          639         1946
  STLB miss resolved @ L2C                0           36          104          500         1163
  STLB miss resolved @ LLC                0           56          231         1861         5996
  STLB miss resolved @ MEM                0           45          428         6904        17341

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                137            4            0           11           73
---------------------------------------------------------------
  STLB miss resolved @ L1D               14            0            0           11           57
  STLB miss resolved @ L2C                2            1            0            2            8
  STLB miss resolved @ LLC               28            1            0           24           40
  STLB miss resolved @ MEM               82            1            2           38          289
[2025-09-17 23:48:20] END   suite=cs trace=cloud9_phase3_core3 (rc=0)
