\doxysection{C\+:/\+Users/\+Administrator/\+Desktop/\+STM32\+L4\+XX-\/\+Drivers/inc/tim.h File Reference}
\hypertarget{tim_8h}{}\label{tim_8h}\index{C:/Users/Administrator/Desktop/STM32L4XX-\/Drivers/inc/tim.h@{C:/Users/Administrator/Desktop/STM32L4XX-\/Drivers/inc/tim.h}}
{\ttfamily \#include "{}common.\+h"{}}\newline
{\ttfamily \#include "{}clock.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} \{ \newline
\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629aa058f5f936744da064a81af7df925c92}{TIM\+\_\+\+TIM1}} = 11
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629a5807ac86b40c78f6b47df62191b7abcc}{TIM\+\_\+\+TIM2}} = 0
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629a66e8161e3d14c5ed07f702f1dbdb6c8e}{TIM\+\_\+\+TIM3}} = 1
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629aeaf4d47a1aa1902c3771b7bca6a76e74}{TIM\+\_\+\+TIM4}} = 2
, \newline
\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629ac20fe35b963078bab3648eb2fdab80af}{TIM\+\_\+\+TIM5}} = 3
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629a3d45a91bc8a9a86b6fce37cd36bd0f5d}{TIM\+\_\+\+TIM6}} = 4
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629ad57c318b3fa8e9fe76bb1d294fe7f661}{TIM\+\_\+\+TIM7}} = 5
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629af19e5251b29a2f329b53e0b4fb07b87f}{TIM\+\_\+\+TIM8}} = 13
, \newline
\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629a2adfbe01b4734afcb0e5f2286a3dada1}{TIM\+\_\+\+TIM15}} = 16
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629afc85b8ba2ee6c08f0bb06fb35bc0d0fa}{TIM\+\_\+\+TIM16}} = 17
, \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629a8e199fe85c08a58bd64d2eb221290ba2}{TIM\+\_\+\+TIM17}} = 18
 \}
\begin{DoxyCompactList}\small\item\em Enum representing different timers on the chip. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \{ \mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529aa1b7f249f72c16e5134db3932bbef8cf}{TIM\+\_\+\+OK}} = 0
, \mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529ac19c9a6545be99db540565b880f5a3b5}{TIM\+\_\+\+INVALID\+\_\+\+ARGS}} = 1
, \mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529a102d9931bb3bd470780477491454a9b7}{TIM\+\_\+\+ERROR}} = 2
 \}
\begin{DoxyCompactList}\small\item\em Enum representing different function return statuses. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{tim_8h_a7e436dcd8d1f9df35649297fc25de9c9}{TIM\+\_\+enable\+Peripheral\+Clk}} (\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Enable the peripheral clock for a timer by changing the bit on the APB1\+ENR or APB2\+ENR registers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{tim_8h_a51fa45a8ad8271045073f95c61a75574}{TIM\+\_\+disable\+Peripheral\+Clk}} (\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Disable the peripheral clock for a timer by changing the bit on the APB1\+ENR or APB2\+ENR registers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{tim_8h_a3ecfed8e3ce677c6f663d0dbec8219c4}{TIM\+\_\+config}} (\mbox{\hyperlink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef}} \texorpdfstring{$\ast$}{*}config)
\begin{DoxyCompactList}\small\item\em Enables and configure a timer with desired config parameters. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{tim_8h_a9aefba36c49823c04220ebffd9426f81}{TIM\+\_\+has\+Updated}} (\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer, uint8\+\_\+t reset\+\_\+flag)
\begin{DoxyCompactList}\small\item\em Checks the update interrupt flag (UIF) in the TIMx\+\_\+\+SR register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} \mbox{\hyperlink{tim_8h_a678b5813bb7929232e9346038a6c756d}{TIM\+\_\+reset\+Event\+Flag}} (\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer)
\begin{DoxyCompactList}\small\item\em Resets the UIF flag in the TIMx\+\_\+\+SR register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Enumeration Type Documentation}
\Hypertarget{tim_8h_aa7bb33976f8d2b8535cb20917287e529}\index{tim.h@{tim.h}!TIM\_Status\_State@{TIM\_Status\_State}}
\index{TIM\_Status\_State@{TIM\_Status\_State}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_Status\_State}{TIM\_Status\_State}}
{\footnotesize\ttfamily \label{tim_8h_aa7bb33976f8d2b8535cb20917287e529} 
enum \mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}}}



Enum representing different function return statuses. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_OK@{TIM\_OK}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_OK@{TIM\_OK}}}\Hypertarget{tim_8h_aa7bb33976f8d2b8535cb20917287e529aa1b7f249f72c16e5134db3932bbef8cf}\label{tim_8h_aa7bb33976f8d2b8535cb20917287e529} 
TIM\+\_\+\+OK&Indicates that a function has returned successfully. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_INVALID\_ARGS@{TIM\_INVALID\_ARGS}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_INVALID\_ARGS@{TIM\_INVALID\_ARGS}}}\Hypertarget{tim_8h_aa7bb33976f8d2b8535cb20917287e529ac19c9a6545be99db540565b880f5a3b5}\label{tim_8h_aa7bb33976f8d2b8535cb20917287e529} 
TIM\+\_\+\+INVALID\+\_\+\+ARGS&Indicates that a function has been given invalid (out of range) arguments. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_ERROR@{TIM\_ERROR}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_ERROR@{TIM\_ERROR}}}\Hypertarget{tim_8h_aa7bb33976f8d2b8535cb20917287e529a102d9931bb3bd470780477491454a9b7}\label{tim_8h_aa7bb33976f8d2b8535cb20917287e529} 
TIM\+\_\+\+ERROR&Indicates that a general error has occured. \\
\hline

\end{DoxyEnumFields}
\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629}\index{tim.h@{tim.h}!TIM\_TIMER\_State@{TIM\_TIMER\_State}}
\index{TIM\_TIMER\_State@{TIM\_TIMER\_State}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_TIMER\_State}{TIM\_TIMER\_State}}
{\footnotesize\ttfamily \label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
enum \mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}}}



Enum representing different timers on the chip. 

Timers 2-\/8 inclusive are connected to APB1 bus. Timers 1 and 15-\/17 inclusive are connected to the APB2 bus. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM1@{TIM\_TIM1}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM1@{TIM\_TIM1}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629aa058f5f936744da064a81af7df925c92}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM2@{TIM\_TIM2}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM2@{TIM\_TIM2}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629a5807ac86b40c78f6b47df62191b7abcc}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM3@{TIM\_TIM3}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM3@{TIM\_TIM3}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629a66e8161e3d14c5ed07f702f1dbdb6c8e}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM4@{TIM\_TIM4}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM4@{TIM\_TIM4}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629aeaf4d47a1aa1902c3771b7bca6a76e74}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM5@{TIM\_TIM5}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM5@{TIM\_TIM5}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629ac20fe35b963078bab3648eb2fdab80af}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM6@{TIM\_TIM6}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM6@{TIM\_TIM6}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629a3d45a91bc8a9a86b6fce37cd36bd0f5d}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM6&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM7@{TIM\_TIM7}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM7@{TIM\_TIM7}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629ad57c318b3fa8e9fe76bb1d294fe7f661}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM7&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM8@{TIM\_TIM8}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM8@{TIM\_TIM8}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629af19e5251b29a2f329b53e0b4fb07b87f}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM8&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM15@{TIM\_TIM15}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM15@{TIM\_TIM15}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629a2adfbe01b4734afcb0e5f2286a3dada1}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM15&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM16@{TIM\_TIM16}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM16@{TIM\_TIM16}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629afc85b8ba2ee6c08f0bb06fb35bc0d0fa}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM16&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM\_TIM17@{TIM\_TIM17}!tim.h@{tim.h}}\index{tim.h@{tim.h}!TIM\_TIM17@{TIM\_TIM17}}}\Hypertarget{tim_8h_a5b31ce769abb7de5285cb952034a6629a8e199fe85c08a58bd64d2eb221290ba2}\label{tim_8h_a5b31ce769abb7de5285cb952034a6629} 
TIM\+\_\+\+TIM17&\\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\Hypertarget{tim_8h_a3ecfed8e3ce677c6f663d0dbec8219c4}\index{tim.h@{tim.h}!TIM\_config@{TIM\_config}}
\index{TIM\_config@{TIM\_config}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_config()}{TIM\_config()}}
{\footnotesize\ttfamily \label{tim_8h_a3ecfed8e3ce677c6f663d0dbec8219c4} 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} TIM\+\_\+config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef}} \texorpdfstring{$\ast$}{*}}]{config}{}\end{DoxyParamCaption})}



Enables and configure a timer with desired config parameters. 

See \doxylink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef} for specific parameters. 
\begin{DoxyParams}{Parameters}
{\em config} & pointer to a \doxylink{struct_t_i_m___config___typedef}{TIM\+\_\+\+Config\+\_\+\+Typedef} object that contains the parameter configuration \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status 
\end{DoxyReturn}
\Hypertarget{tim_8h_a51fa45a8ad8271045073f95c61a75574}\index{tim.h@{tim.h}!TIM\_disablePeripheralClk@{TIM\_disablePeripheralClk}}
\index{TIM\_disablePeripheralClk@{TIM\_disablePeripheralClk}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_disablePeripheralClk()}{TIM\_disablePeripheralClk()}}
{\footnotesize\ttfamily \label{tim_8h_a51fa45a8ad8271045073f95c61a75574} 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} TIM\+\_\+disable\+Peripheral\+Clk (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}}}]{timer}{}\end{DoxyParamCaption})}



Disable the peripheral clock for a timer by changing the bit on the APB1\+ENR or APB2\+ENR registers. 


\begin{DoxyParams}{Parameters}
{\em timer} & which timer to disable \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status 
\end{DoxyReturn}
\Hypertarget{tim_8h_a7e436dcd8d1f9df35649297fc25de9c9}\index{tim.h@{tim.h}!TIM\_enablePeripheralClk@{TIM\_enablePeripheralClk}}
\index{TIM\_enablePeripheralClk@{TIM\_enablePeripheralClk}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_enablePeripheralClk()}{TIM\_enablePeripheralClk()}}
{\footnotesize\ttfamily \label{tim_8h_a7e436dcd8d1f9df35649297fc25de9c9} 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} TIM\+\_\+enable\+Peripheral\+Clk (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}}}]{timer}{}\end{DoxyParamCaption})}



Enable the peripheral clock for a timer by changing the bit on the APB1\+ENR or APB2\+ENR registers. 


\begin{DoxyParams}{Parameters}
{\em timer} & which timer to enable \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status 
\end{DoxyReturn}
\Hypertarget{tim_8h_a9aefba36c49823c04220ebffd9426f81}\index{tim.h@{tim.h}!TIM\_hasUpdated@{TIM\_hasUpdated}}
\index{TIM\_hasUpdated@{TIM\_hasUpdated}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_hasUpdated()}{TIM\_hasUpdated()}}
{\footnotesize\ttfamily \label{tim_8h_a9aefba36c49823c04220ebffd9426f81} 
uint8\+\_\+t TIM\+\_\+has\+Updated (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}}}]{timer}{, }\item[{uint8\+\_\+t}]{reset\+\_\+flag}{}\end{DoxyParamCaption})}



Checks the update interrupt flag (UIF) in the TIMx\+\_\+\+SR register. 

Optionally, can choose to reset UIF to \textquotesingle{}0\textquotesingle{} if \textquotesingle{}1\textquotesingle{} is read. 
\begin{DoxyParams}{Parameters}
{\em timer} & timer. \\
\hline
{\em reset\+\_\+flag} & boolean to indicate whether we want to automatically reset the UIF flag to \textquotesingle{}0\textquotesingle{}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of the UIF flag. 
\end{DoxyReturn}
\begin{DoxyWarning}{Warning}
This function does not check correctness of arguments. This responsibility is given to the caller. 
\end{DoxyWarning}
\Hypertarget{tim_8h_a678b5813bb7929232e9346038a6c756d}\index{tim.h@{tim.h}!TIM\_resetEventFlag@{TIM\_resetEventFlag}}
\index{TIM\_resetEventFlag@{TIM\_resetEventFlag}!tim.h@{tim.h}}
\doxysubsubsection{\texorpdfstring{TIM\_resetEventFlag()}{TIM\_resetEventFlag()}}
{\footnotesize\ttfamily \label{tim_8h_a678b5813bb7929232e9346038a6c756d} 
\mbox{\hyperlink{tim_8h_aa7bb33976f8d2b8535cb20917287e529}{TIM\+\_\+\+Status\+\_\+\+State}} TIM\+\_\+reset\+Event\+Flag (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}}}]{timer}{}\end{DoxyParamCaption})}



Resets the UIF flag in the TIMx\+\_\+\+SR register. 


\begin{DoxyParams}{Parameters}
{\em timer} & timer. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status 
\end{DoxyReturn}
