INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/lean/vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/lean/vivado/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_prbs31_top -prj prbs31.prj --initfile /home/lean/vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s prbs31 -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lean/vivado/tp/prbs31/vivado/prbs31/run1/sim/verilog/prbs31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prbs31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lean/vivado/tp/prbs31/vivado/prbs31/run1/sim/verilog/prbs31.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_prbs31_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.prbs31
Compiling module xil_defaultlib.apatb_prbs31_top
Built simulation snapshot prbs31
