;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; B
B__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
B__0__MASK EQU 0x08
B__0__PC EQU CYREG_PRT0_PC3
B__0__PORT EQU 0
B__0__SHIFT EQU 3
B__AG EQU CYREG_PRT0_AG
B__AMUX EQU CYREG_PRT0_AMUX
B__BIE EQU CYREG_PRT0_BIE
B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B__BYP EQU CYREG_PRT0_BYP
B__CTL EQU CYREG_PRT0_CTL
B__DM0 EQU CYREG_PRT0_DM0
B__DM1 EQU CYREG_PRT0_DM1
B__DM2 EQU CYREG_PRT0_DM2
B__DR EQU CYREG_PRT0_DR
B__INP_DIS EQU CYREG_PRT0_INP_DIS
B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B__LCD_EN EQU CYREG_PRT0_LCD_EN
B__MASK EQU 0x08
B__PORT EQU 0
B__PRT EQU CYREG_PRT0_PRT
B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B__PS EQU CYREG_PRT0_PS
B__SHIFT EQU 3
B__SLW EQU CYREG_PRT0_SLW

; G
G__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
G__0__MASK EQU 0x04
G__0__PC EQU CYREG_PRT0_PC2
G__0__PORT EQU 0
G__0__SHIFT EQU 2
G__AG EQU CYREG_PRT0_AG
G__AMUX EQU CYREG_PRT0_AMUX
G__BIE EQU CYREG_PRT0_BIE
G__BIT_MASK EQU CYREG_PRT0_BIT_MASK
G__BYP EQU CYREG_PRT0_BYP
G__CTL EQU CYREG_PRT0_CTL
G__DM0 EQU CYREG_PRT0_DM0
G__DM1 EQU CYREG_PRT0_DM1
G__DM2 EQU CYREG_PRT0_DM2
G__DR EQU CYREG_PRT0_DR
G__INP_DIS EQU CYREG_PRT0_INP_DIS
G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
G__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
G__LCD_EN EQU CYREG_PRT0_LCD_EN
G__MASK EQU 0x04
G__PORT EQU 0
G__PRT EQU CYREG_PRT0_PRT
G__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
G__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
G__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
G__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
G__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
G__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
G__PS EQU CYREG_PRT0_PS
G__SHIFT EQU 2
G__SLW EQU CYREG_PRT0_SLW

; R
R__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
R__0__MASK EQU 0x10
R__0__PC EQU CYREG_PRT0_PC4
R__0__PORT EQU 0
R__0__SHIFT EQU 4
R__AG EQU CYREG_PRT0_AG
R__AMUX EQU CYREG_PRT0_AMUX
R__BIE EQU CYREG_PRT0_BIE
R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
R__BYP EQU CYREG_PRT0_BYP
R__CTL EQU CYREG_PRT0_CTL
R__DM0 EQU CYREG_PRT0_DM0
R__DM1 EQU CYREG_PRT0_DM1
R__DM2 EQU CYREG_PRT0_DM2
R__DR EQU CYREG_PRT0_DR
R__INP_DIS EQU CYREG_PRT0_INP_DIS
R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
R__LCD_EN EQU CYREG_PRT0_LCD_EN
R__MASK EQU 0x10
R__PORT EQU 0
R__PRT EQU CYREG_PRT0_PRT
R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
R__PS EQU CYREG_PRT0_PS
R__SHIFT EQU 4
R__SLW EQU CYREG_PRT0_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT1_PC7
LED__0__PORT EQU 1
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT1_AG
LED__AMUX EQU CYREG_PRT1_AMUX
LED__BIE EQU CYREG_PRT1_BIE
LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED__BYP EQU CYREG_PRT1_BYP
LED__CTL EQU CYREG_PRT1_CTL
LED__DM0 EQU CYREG_PRT1_DM0
LED__DM1 EQU CYREG_PRT1_DM1
LED__DM2 EQU CYREG_PRT1_DM2
LED__DR EQU CYREG_PRT1_DR
LED__INP_DIS EQU CYREG_PRT1_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT1_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 1
LED__PRT EQU CYREG_PRT1_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT1_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_1__0__MASK EQU 0x08
Pin_1__0__PC EQU CYREG_PRT2_PC3
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 3
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x08
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 3
Pin_1__SLW EQU CYREG_PRT2_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_2__0__MASK EQU 0x80
Pin_2__0__PC EQU CYREG_PRT0_PC7
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 7
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x80
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 7
Pin_2__SLW EQU CYREG_PRT0_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_3__0__MASK EQU 0x20
Pin_3__0__PC EQU CYREG_PRT2_PC5
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 5
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x20
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 5
Pin_3__SLW EQU CYREG_PRT2_SLW

; TIA_1
TIA_1_SC__BST EQU CYREG_SC2_BST
TIA_1_SC__CLK EQU CYREG_SC2_CLK
TIA_1_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_1_SC__CMPINV_MASK EQU 0x04
TIA_1_SC__CPTR EQU CYREG_SC_CPTR
TIA_1_SC__CPTR_MASK EQU 0x04
TIA_1_SC__CR0 EQU CYREG_SC2_CR0
TIA_1_SC__CR1 EQU CYREG_SC2_CR1
TIA_1_SC__CR2 EQU CYREG_SC2_CR2
TIA_1_SC__MSK EQU CYREG_SC_MSK
TIA_1_SC__MSK_MASK EQU 0x04
TIA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_1_SC__PM_ACT_MSK EQU 0x04
TIA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_1_SC__PM_STBY_MSK EQU 0x04
TIA_1_SC__SR EQU CYREG_SC_SR
TIA_1_SC__SR_MASK EQU 0x04
TIA_1_SC__SW0 EQU CYREG_SC2_SW0
TIA_1_SC__SW10 EQU CYREG_SC2_SW10
TIA_1_SC__SW2 EQU CYREG_SC2_SW2
TIA_1_SC__SW3 EQU CYREG_SC2_SW3
TIA_1_SC__SW4 EQU CYREG_SC2_SW4
TIA_1_SC__SW6 EQU CYREG_SC2_SW6
TIA_1_SC__SW7 EQU CYREG_SC2_SW7
TIA_1_SC__SW8 EQU CYREG_SC2_SW8
TIA_1_SC__WRK1 EQU CYREG_SC_WRK1
TIA_1_SC__WRK1_MASK EQU 0x04

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; servo
servo__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
servo__0__MASK EQU 0x10
servo__0__PC EQU CYREG_PRT2_PC4
servo__0__PORT EQU 2
servo__0__SHIFT EQU 4
servo__AG EQU CYREG_PRT2_AG
servo__AMUX EQU CYREG_PRT2_AMUX
servo__BIE EQU CYREG_PRT2_BIE
servo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
servo__BYP EQU CYREG_PRT2_BYP
servo__CTL EQU CYREG_PRT2_CTL
servo__DM0 EQU CYREG_PRT2_DM0
servo__DM1 EQU CYREG_PRT2_DM1
servo__DM2 EQU CYREG_PRT2_DM2
servo__DR EQU CYREG_PRT2_DR
servo__INP_DIS EQU CYREG_PRT2_INP_DIS
servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
servo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
servo__LCD_EN EQU CYREG_PRT2_LCD_EN
servo__MASK EQU 0x10
servo__PORT EQU 2
servo__PRT EQU CYREG_PRT2_PRT
servo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
servo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
servo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
servo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
servo__PS EQU CYREG_PRT2_PS
servo__SHIFT EQU 4
servo__SLW EQU CYREG_PRT2_SLW

; Echo_l
Echo_l__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Echo_l__0__MASK EQU 0x04
Echo_l__0__PC EQU CYREG_PRT12_PC2
Echo_l__0__PORT EQU 12
Echo_l__0__SHIFT EQU 2
Echo_l__AG EQU CYREG_PRT12_AG
Echo_l__BIE EQU CYREG_PRT12_BIE
Echo_l__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Echo_l__BYP EQU CYREG_PRT12_BYP
Echo_l__DM0 EQU CYREG_PRT12_DM0
Echo_l__DM1 EQU CYREG_PRT12_DM1
Echo_l__DM2 EQU CYREG_PRT12_DM2
Echo_l__DR EQU CYREG_PRT12_DR
Echo_l__INP_DIS EQU CYREG_PRT12_INP_DIS
Echo_l__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Echo_l__MASK EQU 0x04
Echo_l__PORT EQU 12
Echo_l__PRT EQU CYREG_PRT12_PRT
Echo_l__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Echo_l__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Echo_l__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Echo_l__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Echo_l__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Echo_l__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Echo_l__PS EQU CYREG_PRT12_PS
Echo_l__SHIFT EQU 2
Echo_l__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Echo_l__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Echo_l__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Echo_l__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Echo_l__SLW EQU CYREG_PRT12_SLW

; Echo_r
Echo_r__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Echo_r__0__MASK EQU 0x02
Echo_r__0__PC EQU CYREG_PRT0_PC1
Echo_r__0__PORT EQU 0
Echo_r__0__SHIFT EQU 1
Echo_r__AG EQU CYREG_PRT0_AG
Echo_r__AMUX EQU CYREG_PRT0_AMUX
Echo_r__BIE EQU CYREG_PRT0_BIE
Echo_r__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_r__BYP EQU CYREG_PRT0_BYP
Echo_r__CTL EQU CYREG_PRT0_CTL
Echo_r__DM0 EQU CYREG_PRT0_DM0
Echo_r__DM1 EQU CYREG_PRT0_DM1
Echo_r__DM2 EQU CYREG_PRT0_DM2
Echo_r__DR EQU CYREG_PRT0_DR
Echo_r__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_r__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_r__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_r__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_r__MASK EQU 0x02
Echo_r__PORT EQU 0
Echo_r__PRT EQU CYREG_PRT0_PRT
Echo_r__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_r__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_r__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_r__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_r__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_r__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_r__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_r__PS EQU CYREG_PRT0_PS
Echo_r__SHIFT EQU 1
Echo_r__SLW EQU CYREG_PRT0_SLW

; PWM_lw
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_lw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_lw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_lw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_lw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_lw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_lw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_lw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_lw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_lw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_lw_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_lw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_lw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_lw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_lw_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_lw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_lw_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_lw_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_lw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_lw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_lw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_lw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_lw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_lw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_lw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_lw_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_lw_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_lw_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_lw_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_lw_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_lw_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_lw_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_lw_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_lw_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_lw_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_lw_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_lw_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; PWM_rw
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_rw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_rw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_rw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_rw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_rw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_rw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_rw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_rw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_rw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_rw_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_rw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_rw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_rw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_rw_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_rw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_rw_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_rw_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_rw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_rw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_rw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_rw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_rw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_rw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_rw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_rw_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_rw_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_rw_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_rw_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_rw_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_rw_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_rw_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_rw_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_rw_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_rw_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_rw_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_rw_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; dir_lw
dir_lw__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
dir_lw__0__MASK EQU 0x40
dir_lw__0__PC EQU CYREG_PRT1_PC6
dir_lw__0__PORT EQU 1
dir_lw__0__SHIFT EQU 6
dir_lw__AG EQU CYREG_PRT1_AG
dir_lw__AMUX EQU CYREG_PRT1_AMUX
dir_lw__BIE EQU CYREG_PRT1_BIE
dir_lw__BIT_MASK EQU CYREG_PRT1_BIT_MASK
dir_lw__BYP EQU CYREG_PRT1_BYP
dir_lw__CTL EQU CYREG_PRT1_CTL
dir_lw__DM0 EQU CYREG_PRT1_DM0
dir_lw__DM1 EQU CYREG_PRT1_DM1
dir_lw__DM2 EQU CYREG_PRT1_DM2
dir_lw__DR EQU CYREG_PRT1_DR
dir_lw__INP_DIS EQU CYREG_PRT1_INP_DIS
dir_lw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
dir_lw__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
dir_lw__LCD_EN EQU CYREG_PRT1_LCD_EN
dir_lw__MASK EQU 0x40
dir_lw__PORT EQU 1
dir_lw__PRT EQU CYREG_PRT1_PRT
dir_lw__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
dir_lw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
dir_lw__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
dir_lw__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
dir_lw__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
dir_lw__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
dir_lw__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
dir_lw__PS EQU CYREG_PRT1_PS
dir_lw__SHIFT EQU 6
dir_lw__SLW EQU CYREG_PRT1_SLW

; dir_rw
dir_rw__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
dir_rw__0__MASK EQU 0x01
dir_rw__0__PC EQU CYREG_PRT3_PC0
dir_rw__0__PORT EQU 3
dir_rw__0__SHIFT EQU 0
dir_rw__AG EQU CYREG_PRT3_AG
dir_rw__AMUX EQU CYREG_PRT3_AMUX
dir_rw__BIE EQU CYREG_PRT3_BIE
dir_rw__BIT_MASK EQU CYREG_PRT3_BIT_MASK
dir_rw__BYP EQU CYREG_PRT3_BYP
dir_rw__CTL EQU CYREG_PRT3_CTL
dir_rw__DM0 EQU CYREG_PRT3_DM0
dir_rw__DM1 EQU CYREG_PRT3_DM1
dir_rw__DM2 EQU CYREG_PRT3_DM2
dir_rw__DR EQU CYREG_PRT3_DR
dir_rw__INP_DIS EQU CYREG_PRT3_INP_DIS
dir_rw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
dir_rw__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
dir_rw__LCD_EN EQU CYREG_PRT3_LCD_EN
dir_rw__MASK EQU 0x01
dir_rw__PORT EQU 3
dir_rw__PRT EQU CYREG_PRT3_PRT
dir_rw__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
dir_rw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
dir_rw__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
dir_rw__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
dir_rw__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
dir_rw__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
dir_rw__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
dir_rw__PS EQU CYREG_PRT3_PS
dir_rw__SHIFT EQU 0
dir_rw__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x05
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x20
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x20

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x06
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x40
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x40

; Echo_fl
Echo_fl__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Echo_fl__0__MASK EQU 0x02
Echo_fl__0__PC EQU CYREG_PRT12_PC1
Echo_fl__0__PORT EQU 12
Echo_fl__0__SHIFT EQU 1
Echo_fl__AG EQU CYREG_PRT12_AG
Echo_fl__BIE EQU CYREG_PRT12_BIE
Echo_fl__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Echo_fl__BYP EQU CYREG_PRT12_BYP
Echo_fl__DM0 EQU CYREG_PRT12_DM0
Echo_fl__DM1 EQU CYREG_PRT12_DM1
Echo_fl__DM2 EQU CYREG_PRT12_DM2
Echo_fl__DR EQU CYREG_PRT12_DR
Echo_fl__INP_DIS EQU CYREG_PRT12_INP_DIS
Echo_fl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Echo_fl__MASK EQU 0x02
Echo_fl__PORT EQU 12
Echo_fl__PRT EQU CYREG_PRT12_PRT
Echo_fl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Echo_fl__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Echo_fl__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Echo_fl__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Echo_fl__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Echo_fl__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Echo_fl__PS EQU CYREG_PRT12_PS
Echo_fl__SHIFT EQU 1
Echo_fl__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Echo_fl__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Echo_fl__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Echo_fl__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Echo_fl__SLW EQU CYREG_PRT12_SLW

; Echo_fr
Echo_fr__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Echo_fr__0__MASK EQU 0x40
Echo_fr__0__PC EQU CYREG_PRT0_PC6
Echo_fr__0__PORT EQU 0
Echo_fr__0__SHIFT EQU 6
Echo_fr__AG EQU CYREG_PRT0_AG
Echo_fr__AMUX EQU CYREG_PRT0_AMUX
Echo_fr__BIE EQU CYREG_PRT0_BIE
Echo_fr__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_fr__BYP EQU CYREG_PRT0_BYP
Echo_fr__CTL EQU CYREG_PRT0_CTL
Echo_fr__DM0 EQU CYREG_PRT0_DM0
Echo_fr__DM1 EQU CYREG_PRT0_DM1
Echo_fr__DM2 EQU CYREG_PRT0_DM2
Echo_fr__DR EQU CYREG_PRT0_DR
Echo_fr__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_fr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_fr__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_fr__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_fr__MASK EQU 0x40
Echo_fr__PORT EQU 0
Echo_fr__PRT EQU CYREG_PRT0_PRT
Echo_fr__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_fr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_fr__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_fr__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_fr__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_fr__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_fr__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_fr__PS EQU CYREG_PRT0_PS
Echo_fr__SHIFT EQU 6
Echo_fr__SLW EQU CYREG_PRT0_SLW

; IDAC8_1
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC0_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; isr_Key
isr_Key__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Key__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Key__INTC_MASK EQU 0x02
isr_Key__INTC_NUMBER EQU 1
isr_Key__INTC_PRIOR_NUM EQU 7
isr_Key__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Key__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Key__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; step_lw
step_lw__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
step_lw__0__MASK EQU 0x20
step_lw__0__PC EQU CYREG_PRT1_PC5
step_lw__0__PORT EQU 1
step_lw__0__SHIFT EQU 5
step_lw__AG EQU CYREG_PRT1_AG
step_lw__AMUX EQU CYREG_PRT1_AMUX
step_lw__BIE EQU CYREG_PRT1_BIE
step_lw__BIT_MASK EQU CYREG_PRT1_BIT_MASK
step_lw__BYP EQU CYREG_PRT1_BYP
step_lw__CTL EQU CYREG_PRT1_CTL
step_lw__DM0 EQU CYREG_PRT1_DM0
step_lw__DM1 EQU CYREG_PRT1_DM1
step_lw__DM2 EQU CYREG_PRT1_DM2
step_lw__DR EQU CYREG_PRT1_DR
step_lw__INP_DIS EQU CYREG_PRT1_INP_DIS
step_lw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
step_lw__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
step_lw__LCD_EN EQU CYREG_PRT1_LCD_EN
step_lw__MASK EQU 0x20
step_lw__PORT EQU 1
step_lw__PRT EQU CYREG_PRT1_PRT
step_lw__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
step_lw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
step_lw__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
step_lw__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
step_lw__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
step_lw__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
step_lw__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
step_lw__PS EQU CYREG_PRT1_PS
step_lw__SHIFT EQU 5
step_lw__SLW EQU CYREG_PRT1_SLW

; step_rw
step_rw__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
step_rw__0__MASK EQU 0x02
step_rw__0__PC EQU CYREG_PRT3_PC1
step_rw__0__PORT EQU 3
step_rw__0__SHIFT EQU 1
step_rw__AG EQU CYREG_PRT3_AG
step_rw__AMUX EQU CYREG_PRT3_AMUX
step_rw__BIE EQU CYREG_PRT3_BIE
step_rw__BIT_MASK EQU CYREG_PRT3_BIT_MASK
step_rw__BYP EQU CYREG_PRT3_BYP
step_rw__CTL EQU CYREG_PRT3_CTL
step_rw__DM0 EQU CYREG_PRT3_DM0
step_rw__DM1 EQU CYREG_PRT3_DM1
step_rw__DM2 EQU CYREG_PRT3_DM2
step_rw__DR EQU CYREG_PRT3_DR
step_rw__INP_DIS EQU CYREG_PRT3_INP_DIS
step_rw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
step_rw__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
step_rw__LCD_EN EQU CYREG_PRT3_LCD_EN
step_rw__MASK EQU 0x02
step_rw__PORT EQU 3
step_rw__PRT EQU CYREG_PRT3_PRT
step_rw__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
step_rw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
step_rw__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
step_rw__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
step_rw__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
step_rw__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
step_rw__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
step_rw__PS EQU CYREG_PRT3_PS
step_rw__SHIFT EQU 1
step_rw__SLW EQU CYREG_PRT3_SLW

; PWM_lift
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_lift_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_lift_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_lift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_lift_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_lift_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_lift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_lift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_lift_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_lift_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_lift_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_lift_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_lift_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_lift_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_lift_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_lift_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_lift_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_lift_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_lift_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_lift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_lift_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_lift_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_lift_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_lift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_lift_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_lift_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_lift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_lift_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_lift_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_lift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_lift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_lift_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_lift_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_lift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_lift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; dir_lift
dir_lift__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
dir_lift__0__MASK EQU 0x01
dir_lift__0__PC EQU CYREG_PRT2_PC0
dir_lift__0__PORT EQU 2
dir_lift__0__SHIFT EQU 0
dir_lift__AG EQU CYREG_PRT2_AG
dir_lift__AMUX EQU CYREG_PRT2_AMUX
dir_lift__BIE EQU CYREG_PRT2_BIE
dir_lift__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dir_lift__BYP EQU CYREG_PRT2_BYP
dir_lift__CTL EQU CYREG_PRT2_CTL
dir_lift__DM0 EQU CYREG_PRT2_DM0
dir_lift__DM1 EQU CYREG_PRT2_DM1
dir_lift__DM2 EQU CYREG_PRT2_DM2
dir_lift__DR EQU CYREG_PRT2_DR
dir_lift__INP_DIS EQU CYREG_PRT2_INP_DIS
dir_lift__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
dir_lift__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dir_lift__LCD_EN EQU CYREG_PRT2_LCD_EN
dir_lift__MASK EQU 0x01
dir_lift__PORT EQU 2
dir_lift__PRT EQU CYREG_PRT2_PRT
dir_lift__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dir_lift__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dir_lift__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dir_lift__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dir_lift__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dir_lift__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dir_lift__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dir_lift__PS EQU CYREG_PRT2_PS
dir_lift__SHIFT EQU 0
dir_lift__SLW EQU CYREG_PRT2_SLW

; Trigger_l
Trigger_l__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Trigger_l__0__MASK EQU 0x04
Trigger_l__0__PC EQU CYREG_PRT1_PC2
Trigger_l__0__PORT EQU 1
Trigger_l__0__SHIFT EQU 2
Trigger_l__AG EQU CYREG_PRT1_AG
Trigger_l__AMUX EQU CYREG_PRT1_AMUX
Trigger_l__BIE EQU CYREG_PRT1_BIE
Trigger_l__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Trigger_l__BYP EQU CYREG_PRT1_BYP
Trigger_l__CTL EQU CYREG_PRT1_CTL
Trigger_l__DM0 EQU CYREG_PRT1_DM0
Trigger_l__DM1 EQU CYREG_PRT1_DM1
Trigger_l__DM2 EQU CYREG_PRT1_DM2
Trigger_l__DR EQU CYREG_PRT1_DR
Trigger_l__INP_DIS EQU CYREG_PRT1_INP_DIS
Trigger_l__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Trigger_l__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Trigger_l__LCD_EN EQU CYREG_PRT1_LCD_EN
Trigger_l__MASK EQU 0x04
Trigger_l__PORT EQU 1
Trigger_l__PRT EQU CYREG_PRT1_PRT
Trigger_l__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Trigger_l__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Trigger_l__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Trigger_l__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Trigger_l__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Trigger_l__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Trigger_l__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Trigger_l__PS EQU CYREG_PRT1_PS
Trigger_l__SHIFT EQU 2
Trigger_l__SLW EQU CYREG_PRT1_SLW

; Trigger_r
Trigger_r__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Trigger_r__0__MASK EQU 0x01
Trigger_r__0__PC EQU CYREG_PRT0_PC0
Trigger_r__0__PORT EQU 0
Trigger_r__0__SHIFT EQU 0
Trigger_r__AG EQU CYREG_PRT0_AG
Trigger_r__AMUX EQU CYREG_PRT0_AMUX
Trigger_r__BIE EQU CYREG_PRT0_BIE
Trigger_r__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trigger_r__BYP EQU CYREG_PRT0_BYP
Trigger_r__CTL EQU CYREG_PRT0_CTL
Trigger_r__DM0 EQU CYREG_PRT0_DM0
Trigger_r__DM1 EQU CYREG_PRT0_DM1
Trigger_r__DM2 EQU CYREG_PRT0_DM2
Trigger_r__DR EQU CYREG_PRT0_DR
Trigger_r__INP_DIS EQU CYREG_PRT0_INP_DIS
Trigger_r__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trigger_r__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trigger_r__LCD_EN EQU CYREG_PRT0_LCD_EN
Trigger_r__MASK EQU 0x01
Trigger_r__PORT EQU 0
Trigger_r__PRT EQU CYREG_PRT0_PRT
Trigger_r__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trigger_r__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trigger_r__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trigger_r__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trigger_r__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trigger_r__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trigger_r__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trigger_r__PS EQU CYREG_PRT0_PS
Trigger_r__SHIFT EQU 0
Trigger_r__SLW EQU CYREG_PRT0_SLW

; step_lift
step_lift__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
step_lift__0__MASK EQU 0x02
step_lift__0__PC EQU CYREG_PRT2_PC1
step_lift__0__PORT EQU 2
step_lift__0__SHIFT EQU 1
step_lift__AG EQU CYREG_PRT2_AG
step_lift__AMUX EQU CYREG_PRT2_AMUX
step_lift__BIE EQU CYREG_PRT2_BIE
step_lift__BIT_MASK EQU CYREG_PRT2_BIT_MASK
step_lift__BYP EQU CYREG_PRT2_BYP
step_lift__CTL EQU CYREG_PRT2_CTL
step_lift__DM0 EQU CYREG_PRT2_DM0
step_lift__DM1 EQU CYREG_PRT2_DM1
step_lift__DM2 EQU CYREG_PRT2_DM2
step_lift__DR EQU CYREG_PRT2_DR
step_lift__INP_DIS EQU CYREG_PRT2_INP_DIS
step_lift__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
step_lift__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
step_lift__LCD_EN EQU CYREG_PRT2_LCD_EN
step_lift__MASK EQU 0x02
step_lift__PORT EQU 2
step_lift__PRT EQU CYREG_PRT2_PRT
step_lift__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
step_lift__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
step_lift__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
step_lift__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
step_lift__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
step_lift__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
step_lift__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
step_lift__PS EQU CYREG_PRT2_PS
step_lift__SHIFT EQU 1
step_lift__SLW EQU CYREG_PRT2_SLW

; Photodiode
Photodiode__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Photodiode__0__MASK EQU 0x10
Photodiode__0__PC EQU CYREG_PRT1_PC4
Photodiode__0__PORT EQU 1
Photodiode__0__SHIFT EQU 4
Photodiode__AG EQU CYREG_PRT1_AG
Photodiode__AMUX EQU CYREG_PRT1_AMUX
Photodiode__BIE EQU CYREG_PRT1_BIE
Photodiode__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Photodiode__BYP EQU CYREG_PRT1_BYP
Photodiode__CTL EQU CYREG_PRT1_CTL
Photodiode__DM0 EQU CYREG_PRT1_DM0
Photodiode__DM1 EQU CYREG_PRT1_DM1
Photodiode__DM2 EQU CYREG_PRT1_DM2
Photodiode__DR EQU CYREG_PRT1_DR
Photodiode__INP_DIS EQU CYREG_PRT1_INP_DIS
Photodiode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Photodiode__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Photodiode__LCD_EN EQU CYREG_PRT1_LCD_EN
Photodiode__MASK EQU 0x10
Photodiode__PORT EQU 1
Photodiode__PRT EQU CYREG_PRT1_PRT
Photodiode__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Photodiode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Photodiode__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Photodiode__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Photodiode__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Photodiode__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Photodiode__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Photodiode__PS EQU CYREG_PRT1_PS
Photodiode__SHIFT EQU 4
Photodiode__SLW EQU CYREG_PRT1_SLW

; Trigger_fl
Trigger_fl__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Trigger_fl__0__MASK EQU 0x01
Trigger_fl__0__PC EQU CYREG_PRT12_PC0
Trigger_fl__0__PORT EQU 12
Trigger_fl__0__SHIFT EQU 0
Trigger_fl__AG EQU CYREG_PRT12_AG
Trigger_fl__BIE EQU CYREG_PRT12_BIE
Trigger_fl__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Trigger_fl__BYP EQU CYREG_PRT12_BYP
Trigger_fl__DM0 EQU CYREG_PRT12_DM0
Trigger_fl__DM1 EQU CYREG_PRT12_DM1
Trigger_fl__DM2 EQU CYREG_PRT12_DM2
Trigger_fl__DR EQU CYREG_PRT12_DR
Trigger_fl__INP_DIS EQU CYREG_PRT12_INP_DIS
Trigger_fl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Trigger_fl__MASK EQU 0x01
Trigger_fl__PORT EQU 12
Trigger_fl__PRT EQU CYREG_PRT12_PRT
Trigger_fl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Trigger_fl__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Trigger_fl__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Trigger_fl__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Trigger_fl__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Trigger_fl__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Trigger_fl__PS EQU CYREG_PRT12_PS
Trigger_fl__SHIFT EQU 0
Trigger_fl__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Trigger_fl__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Trigger_fl__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Trigger_fl__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Trigger_fl__SLW EQU CYREG_PRT12_SLW

; Trigger_fr
Trigger_fr__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Trigger_fr__0__MASK EQU 0x20
Trigger_fr__0__PC EQU CYREG_PRT0_PC5
Trigger_fr__0__PORT EQU 0
Trigger_fr__0__SHIFT EQU 5
Trigger_fr__AG EQU CYREG_PRT0_AG
Trigger_fr__AMUX EQU CYREG_PRT0_AMUX
Trigger_fr__BIE EQU CYREG_PRT0_BIE
Trigger_fr__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trigger_fr__BYP EQU CYREG_PRT0_BYP
Trigger_fr__CTL EQU CYREG_PRT0_CTL
Trigger_fr__DM0 EQU CYREG_PRT0_DM0
Trigger_fr__DM1 EQU CYREG_PRT0_DM1
Trigger_fr__DM2 EQU CYREG_PRT0_DM2
Trigger_fr__DR EQU CYREG_PRT0_DR
Trigger_fr__INP_DIS EQU CYREG_PRT0_INP_DIS
Trigger_fr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trigger_fr__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trigger_fr__LCD_EN EQU CYREG_PRT0_LCD_EN
Trigger_fr__MASK EQU 0x20
Trigger_fr__PORT EQU 0
Trigger_fr__PRT EQU CYREG_PRT0_PRT
Trigger_fr__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trigger_fr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trigger_fr__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trigger_fr__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trigger_fr__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trigger_fr__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trigger_fr__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trigger_fr__PS EQU CYREG_PRT0_PS
Trigger_fr__SHIFT EQU 5
Trigger_fr__SLW EQU CYREG_PRT0_SLW

; isr_uart_rx
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x04
isr_uart_rx__INTC_NUMBER EQU 2
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; ADC_DelSig_1
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Counter_left
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_left_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_left_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Counter_left_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Counter_left_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_left_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Counter_left_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Counter_left_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_left_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_left_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Counter_left_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Counter_left_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_left_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_left_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_left_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Counter_left_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Counter_left_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_left_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Counter_left_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Counter_left_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_left_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_left_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Counter_left_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Counter_left_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_left_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_left_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_left_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_left_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_left_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Counter_left_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_left_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_left_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_left_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_left_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_left_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Counter_left_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_left_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_left_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_left_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_left_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_left_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_left_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_left_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Counter_left_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_left_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

; Counter_lift
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Counter_lift_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Counter_lift_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
Counter_lift_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
Counter_lift_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Counter_lift_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
Counter_lift_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
Counter_lift_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Counter_lift_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Counter_lift_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
Counter_lift_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
Counter_lift_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_lift_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_lift_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Counter_lift_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
Counter_lift_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
Counter_lift_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Counter_lift_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
Counter_lift_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
Counter_lift_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Counter_lift_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Counter_lift_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
Counter_lift_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
Counter_lift_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Counter_lift_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Counter_lift_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Counter_lift_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_lift_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_lift_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_lift_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_lift_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_lift_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_lift_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_lift_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_lift_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_lift_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_lift_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_lift_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Counter_lift_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Counter_lift_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

; Start_switch
Start_switch__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Start_switch__0__MASK EQU 0x04
Start_switch__0__PC EQU CYREG_PRT2_PC2
Start_switch__0__PORT EQU 2
Start_switch__0__SHIFT EQU 2
Start_switch__AG EQU CYREG_PRT2_AG
Start_switch__AMUX EQU CYREG_PRT2_AMUX
Start_switch__BIE EQU CYREG_PRT2_BIE
Start_switch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Start_switch__BYP EQU CYREG_PRT2_BYP
Start_switch__CTL EQU CYREG_PRT2_CTL
Start_switch__DM0 EQU CYREG_PRT2_DM0
Start_switch__DM1 EQU CYREG_PRT2_DM1
Start_switch__DM2 EQU CYREG_PRT2_DM2
Start_switch__DR EQU CYREG_PRT2_DR
Start_switch__INP_DIS EQU CYREG_PRT2_INP_DIS
Start_switch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Start_switch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Start_switch__LCD_EN EQU CYREG_PRT2_LCD_EN
Start_switch__MASK EQU 0x04
Start_switch__PORT EQU 2
Start_switch__PRT EQU CYREG_PRT2_PRT
Start_switch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Start_switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Start_switch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Start_switch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Start_switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Start_switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Start_switch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Start_switch__PS EQU CYREG_PRT2_PS
Start_switch__SHIFT EQU 2
Start_switch__SLW EQU CYREG_PRT2_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Control_Reg_2
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; Control_Reg_3
Control_Reg_3_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_3_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_3_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; Control_Reg_4
Control_Reg_4_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_4_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_4_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_4_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_4_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_4_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_4_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_4_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_4_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_4_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; Counter_right
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Counter_right_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Counter_right_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Counter_right_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Counter_right_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Counter_right_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Counter_right_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Counter_right_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_right_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Counter_right_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Counter_right_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Counter_right_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Counter_right_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Counter_right_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Counter_right_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Counter_right_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Counter_right_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Counter_right_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_right_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Counter_right_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Counter_right_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Counter_right_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_right_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_right_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_right_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_right_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_right_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Counter_right_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_right_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_right_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_right_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Counter_right_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_right_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_right_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_right_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_right_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_right_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_right_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_right_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Counter_right_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_right_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x100
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000006
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
