// Seed: 1721405669
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_2 + 1;
  id_10 :
  assert property (@(1) 1)
  else;
  initial begin
    id_9 <= 1'b0;
  end
  module_0();
endmodule
