{
    "name": "TRYonRISCV",
    "folder": "TRYonRISCV",
    "sim_files": [
        "SIM/soc.v",
        "SIM/AUX/alu.v",
        "SIM/AUX/alu2.v",
        "SIM/AUX/alu_modified.v",
        "SIM/AUX/alu_old.v",
        "SIM/AUX/clockworks.v",
        "SIM/AUX/uart_tx.v",
        "SIM/COPROC/core.v",
        "SIM/COPROC/pico_div.v",
        "SIM/COPROC/pico_mul.v",
        "SIM/CORE/torv1.v",
        "SIM/CORE/torv2.v",
        "SIM/CORE/torv2p1.v",
        "SIM/CORE/torv3.v",
        "SIM/CORE/torv4.v",
        "SIM/CORE/torv4p1.v",
        "SIM/CORE/torv5.v",
        "SIM/CORE/torv5p1.v",
        "SIM/CORE/torv6.v",
        "SIM/CORE/ALL/core.v",
        "SIM/CORE/ALL/core2.v",
        "SIM/CORE/ALL/core2_1.v",
        "SIM/CORE/ALL/core2_wmulti.v",
        "SIM/CORE/ALL/core3.v",
        "SIM/CORE/ALL/core4.v",
        "SIM/CORE/ALL/core5.v",
        "SIM/CORE/ALL/core6.v",
        "SIM/CORE/ALL/core7.v",
        "SIM/CORE/ALL/core8.v",
        "SIM/CORE/ALL/core_1.v",
        "SIM/CORE/ALL/torv32.v",
        "SIM/NEWBYPASS/newbypass.v",
        "SIM/NEWBYPASS/newbypass2.v",
        "SIM/NEWBYPASS/newbypass3.v",
        "SIM/NEWBYPASS/newbypass4.v",
        "SIM/NEWBYPASS/newbypass_f.v",
        "SIM/NEWBYPASS/newbypass_f2.v",
        "SIM/PRIV_ISA/core.v",
        "SIM/mem.sv",
        "SIM/TORVS/torvs5C.sv",
        "SIM/TORVS/torvs7C.sv",
        "SIM/TORVS/torvs9C.sv",
        "SIM/TORVS/ALL/mem_dual.sv",
        "SIM/TORVS/ALL/torvs1.sv",
        "SIM/TORVS/ALL/torvs1p2.sv",
        "SIM/TORVS/ALL/torvs1p4.sv",
        "SIM/TORVS/ALL/torvs2.sv",
        "SIM/TORVS/ALL/torvs3.sv",
        "SIM/TORVS/ALL/torvs4.sv",
        "SIM/TORVS/ALL/torvs5.sv",
        "SIM/TORVS/ALL/torvs5Ap1.sv",
        "SIM/TORVS/ALL/torvs5p2.sv",
        "SIM/TORVS/ALL/torvs6.sv",
        "SIM/TORVS/ALL/torvs6p1.sv",
        "SIM/TORVS/ALL/torvs6p2.sv",
        "SIM/TORVS/ALL/torvs6p3.sv",
        "SIM/TORVS/ALL/torvs6p4.sv",
        "SIM/TORVS/ALL/torvs6p5.sv",
        "SIM/TORVS/ALL/torvs7.sv",
        "SIM/TORVS/ALL/torvs7p2.sv",
        "SIM/TORVS/ALL/torvs8.sv",
        "SIM/TORVS/ALL/torvs8p1.sv",
        "SIM/TORVS/ALL/torvs8p2.sv",
        "SIM/TORVS/ALL/torvs8p3.sv",
        "SIM/TORVS/ALL/torvs8p4.sv",
        "SIM/TORVS/ALL/torvs8p5.sv",
        "SIM/TORVS/ALL/torvs9.sv",
        "SIM/TORVS/ALL/torvs9Ap4.sv",
        "SIM/TORVS/ALL/torvs9B1p4.sv",
        "SIM/TORVS/ALL/torvs9B2p4.sv",
        "SIM/TORVS/ALL/torvs9B3p4.sv",
        "SIM/TORVS/ALL/torvs9B4p4.sv",
        "SIM/TORVS/ALL/torvs9B5p4.sv",
        "SIM/TORVS/ALL/torvs9B6p4.sv",
        "SIM/TORVS/ALL/torvs9Bp4.sv",
        "SIM/TORVS/ALL/torvs9Bp41.sv",
        "SIM/TORVS/ALL/torvs9Bp51.sv",
        "SIM/TORVS/ALL/torvs9p2.sv",
        "SIM/TORVS/ALL/torvsA1.sv",
        "SIM/TORVS/ALL/torvsA5.sv",
        "SIM/TORVS/ALL/torvs_temp.sv",
        "SIM/TORVS/PROV/torvs1p1.sv",
        "SIM/TORVS/PROV/torvs1p3.sv",
        "SIM/TORVS/PROV/torvs1p5.sv",
        "SIM/TORVS/PROV/torvs5Bp1.sv",
        "SIM/TORVS/PROV/torvs5Bp3.sv",
        "SIM/TORVS/PROV/torvs5Bp4.sv",
        "SIM/TORVS/PROV/torvs5Bp5.sv",
        "SIM/TORVS/PROV/torvs5p1.sv",
        "SIM/TORVS/PROV/torvs5p3.sv",
        "SIM/TORVS/PROV/torvs5p4.sv",
        "SIM/TORVS/PROV/torvs5p5.sv",
        "SIM/TORVS/PROV/torvs7Bp1.sv",
        "SIM/TORVS/PROV/torvs7Bp3.sv",
        "SIM/TORVS/PROV/torvs7Bp4.sv",
        "SIM/TORVS/PROV/torvs7Bp5.sv",
        "SIM/TORVS/PROV/torvs7p1.sv",
        "SIM/TORVS/PROV/torvs7p3.sv",
        "SIM/TORVS/PROV/torvs7p4.sv",
        "SIM/TORVS/PROV/torvs7p5.sv",
        "SIM/TORVS/PROV/torvs9Bp1.sv",
        "SIM/TORVS/PROV/torvs9Bp3.sv",
        "SIM/TORVS/PROV/torvs9Bp4.sv",
        "SIM/TORVS/PROV/torvs9Bp5.sv",
        "SIM/TORVS/PROV/torvs9p1.sv",
        "SIM/TORVS/PROV/torvs9p3.sv",
        "SIM/TORVS/PROV/torvs9p4.sv",
        "SIM/TORVS/PROV/torvs9p5.sv"
    ],
    "files": [
        "SIM/CORE/ALL/core_1.v"
    ],
    "include_dirs": [
        "SIM/CORE/ALL",
        "SIM/AUX"
    ],
    "repository": "https://github.com/arruk/TRYonRISCV.git",
    "top_module": "core",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}