#ifndef __AD9544_H_
#define __AD9544_H_

#include "spi.h"
#include "gpio.h"

void init_AD9544();
void ReadbackAD9544Status();

#define AD9544_REG_CONFG_0					0x0
#define AD9544_REG_CONFG_1					0x1
#define AD9544_REG_PART_ID_L				0x4
#define	AD9544_REG_PART_ID_H				0x5
#define	AD9544_REG_SPI_VERSION				0xB
#define AD9544_REG_VENDOR_ID_L				0xC
#define	AD9544_REG_VENDOR_ID_H				0xD
#define	AD9544_REG_IO_UPDATE				0xF
#define	AD9544_REG_ADDR_LOOP_LENGTH			0x10
#define	AD9544_REG_USER_SCRAPAD_0			0x20
#define	AD9544_REG_USER_SCRAPAD_1			0x21
#define	AD9544_REG_USER_SCRAPAD_2			0x22
#define	AD9544_REG_USER_SCRAPAD_3			0x23
#define	AD9544_REG_MX_PIN_MODE_0			0x100
#define	AD9544_REG_MX_PIN_MODE_1			0x101
#define	AD9544_REG_M0						0x102
#define	AD9544_REG_M1						0x103
#define	AD9544_REG_M2						0x104
#define	AD9544_REG_M3						0x105
#define	AD9544_REG_M4						0x106
#define	AD9544_REG_M5						0x107
#define	AD9544_REG_M6						0x108
#define	AD9544_REG_MX_PIN_DRIVE_STRENGTH	0x109
#define	AD9544_REG_MX_WATCHDOG_TIMER_0		0x10A
#define	AD9544_REG_MX_WATCHDOG_TIMER_1		0x10B
#define	AD9544_REG_IRQ_SYSCLK				0x10C
#define	AD9544_REG_IRQ_AUX_DPLL				0x10D
#define	AD9544_REG_IRQ_REFA					0x10E
#define	AD9544_REG_IRQ_REFB					0x10F
#define	AD9544_REG_IRQ_DPLL0_LOCK			0x111
#define	AD9544_REG_IRQ_DPLL0_STATE			0x112
#define	AD9544_REG_IRQ_DPLL0_FAST_ACQ		0x113
#define	AD9544_REG_IRQ_DPLL0_ACTIVE_PROFILE	0x114
#define	AD9544_REG_IRQ_DPLL0_APLL			0x115
#define	AD9544_REG_IRQ_DPLL1_LOCK			0x116
#define	AD9544_REG_IRQ_DPLL1_STATE			0x117
#define	AD9544_REG_IRQ_DPLL1_FAST_ACQ		0x118
#define	AD9544_REG_IRQ_DPLL1_ACTIVE_PROFILE	0x119
#define	AD9544_REG_IRQ_DPLL1_APLL			0x11A
#define	AD9544_REG_SYSCLK_FEEDBACK_DIVIDER	0x200
#define	AD9544_REG_SYSCLK_INPUT				0x201
#define	AD9544_REG_SYSCLK_REF_FREQ_0		0x202
#define	AD9544_REG_SYSCLK_REF_FREQ_1		0x203
#define	AD9544_REG_SYSCLK_REF_FREQ_2		0x204
#define	AD9544_REG_SYSCLK_REF_FREQ_3		0x205
#define	AD9544_REG_SYSCLK_REF_FREQ_4		0x206
#define	AD9544_REG_SYSCLK_STABLE_TIMER_0	0x207
#define	AD9544_REG_SYSCLK_STABLE_TIMER_1	0x208
#define	AD9544_REG_SYSCLK_STABLE_TIMER_2	0x209
#define	AD9544_REG_SYSCLK_COMP_AUX_DPLL		0x280
#define	AD9544_REG_SYSCLK_COMP_DPLL_SOURCE	0x282
#define	AD9544_REG_SYSCLK_COMP_SLEW_LIMIT	0x283
#define	AD9544_REG_SYSCLK_COMP_LOOP_SOURCE	0x284
#define	AD9544_REG_RECEIVER_A				0x300
#define	AD9544_REG_RECEIVER_B				0x304
#define	AD9544_REG_REFA_R_DIVIDER_0			0x400
#define	AD9544_REG_REFA_R_DIVIDER_1			0x401
#define	AD9544_REG_REFA_R_DIVIDER_2			0x402
#define	AD9544_REG_REFA_R_DIVIDER_3			0x403
#define	AD9544_REG_REFA_PERIOD_0			0x404
#define	AD9544_REG_REFA_PERIOD_1			0x405
#define	AD9544_REG_REFA_PERIOD_2			0x406
#define	AD9544_REG_REFA_PERIOD_3			0x407
#define	AD9544_REG_REFA_PERIOD_4			0x408
#define	AD9544_REG_REFA_PERIOD_5			0x409
#define	AD9544_REG_REFA_PERIOD_6			0x40A
#define	AD9544_REG_REFA_PERIOD_7			0x40B
#define	AD9544_REG_REFA_OFFSET_0			0x40C
#define	AD9544_REG_REFA_OFFSET_1			0x40D
#define	AD9544_REG_REFA_OFFSET_2			0x40E
#define	AD9544_REG_REFA_MON_HYSTERESIS		0x40F
#define	AD9544_REG_REFA_VALID_TIMER_0		0x410
#define	AD9544_REG_REFA_VALID_TIMER_1		0x411
#define	AD9544_REG_REFA_VALID_TIMER_2		0x412
#define	AD9544_REG_REFA_JITTER_TOLER_0		0x413
#define	AD9544_REG_REFA_JITTER_TOLER_1		0x414
#define	AD9544_REG_REFAA_R_DIVIDER_0		0x420
#define	AD9544_REG_REFAA_R_DIVIDER_1		0x421
#define	AD9544_REG_REFAA_R_DIVIDER_2		0x422
#define	AD9544_REG_REFAA_R_DIVIDER_3		0x423
#define	AD9544_REG_REFAA_PERIOD_0			0x424
#define	AD9544_REG_REFAA_PERIOD_1			0x425
#define	AD9544_REG_REFAA_PERIOD_2			0x426
#define	AD9544_REG_REFAA_PERIOD_3			0x427
#define	AD9544_REG_REFAA_PERIOD_4			0x428
#define	AD9544_REG_REFAA_PERIOD_5			0x429
#define	AD9544_REG_REFAA_PERIOD_6			0x42A
#define	AD9544_REG_REFAA_PERIOD_7			0x42B
#define	AD9544_REG_REFAA_OFFSET_0			0x42C
#define	AD9544_REG_REFAA_OFFSET_1			0x42D
#define	AD9544_REG_REFAA_OFFSET_2			0x42E
#define	AD9544_REG_REFAA_MON_HYSTERESIS		0x42F
#define	AD9544_REG_REFAA_VALID_TIMER_0		0x430
#define	AD9544_REG_REFAA_VALID_TIMER_1		0x431
#define	AD9544_REG_REFAA_VALID_TIMER_2		0x432
#define	AD9544_REG_REFAA_JITTER_TOLER_0		0x433
#define	AD9544_REG_REFAA_JITTER_TOLER_1		0x434
#define	AD9544_REG_REFB_R_DIVIDER_0			0x440
#define	AD9544_REG_REFB_R_DIVIDER_1			0x441
#define	AD9544_REG_REFB_R_DIVIDER_2			0x442
#define	AD9544_REG_REFB_R_DIVIDER_3			0x443
#define	AD9544_REG_REFB_PERIOD_0			0x444
#define	AD9544_REG_REFB_PERIOD_1			0x445
#define	AD9544_REG_REFB_PERIOD_2			0x446
#define	AD9544_REG_REFB_PERIOD_3			0x447
#define	AD9544_REG_REFB_PERIOD_4			0x448
#define	AD9544_REG_REFB_PERIOD_5			0x449
#define	AD9544_REG_REFB_PERIOD_6			0x44A
#define	AD9544_REG_REFB_PERIOD_7			0x44B
#define	AD9544_REG_REFB_OFFSET_0			0x44C
#define	AD9544_REG_REFB_OFFSET_1			0x44D
#define	AD9544_REG_REFB_OFFSET_2			0x44E
#define	AD9544_REG_REFB_MON_HYSTERESIS		0x44F
#define	AD9544_REG_REFB_VALID_TIMER_0		0x450
#define	AD9544_REG_REFB_VALID_TIMER_1		0x451
#define	AD9544_REG_REFB_VALID_TIMER_2		0x452
#define	AD9544_REG_REFB_JITTER_TOLER_0		0x453
#define	AD9544_REG_REFB_JITTER_TOLER_1		0x454
#define	AD9544_REG_REFBB_R_DIVIDER_0		0x460
#define	AD9544_REG_REFBB_R_DIVIDER_1		0x461
#define	AD9544_REG_REFBB_R_DIVIDER_2		0x462
#define	AD9544_REG_REFBB_R_DIVIDER_3		0x463
#define	AD9544_REG_REFBB_PERIOD_0			0x464
#define	AD9544_REG_REFBB_PERIOD_1			0x465
#define	AD9544_REG_REFBB_PERIOD_2			0x466
#define	AD9544_REG_REFBB_PERIOD_3			0x467
#define	AD9544_REG_REFBB_PERIOD_4			0x468
#define	AD9544_REG_REFBB_PERIOD_5			0x469
#define	AD9544_REG_REFBB_PERIOD_6			0x46A
#define	AD9544_REG_REFBB_PERIOD_7			0x46B
#define	AD9544_REG_REFBB_OFFSET_0			0x46C
#define	AD9544_REG_REFBB_OFFSET_1			0x46D
#define	AD9544_REG_REFBB_OFFSET_2			0x46E
#define	AD9544_REG_REFBB_MON_HYSTERESIS		0x46F
#define	AD9544_REG_REFBB_VALID_TIMER_0		0x470
#define	AD9544_REG_REFBB_VALID_TIMER_1		0x471
#define	AD9544_REG_REFBB_VALID_TIMER_2		0x472
#define	AD9544_REG_REFBB_JITTER_TOLER_0		0x473
#define	AD9544_REG_REFBB_JITTER_TOLER_1		0x474

#endif
