Usage: auto_create_verilog.py [--help] --prompt=<prompt> --name=<module name> --testbench=<testbench file> --iter=<iterations> --model=<llm model> --log=<log file>

        -h|--help: Prints this usage message

        -p|--prompt: The initial design prompt for the Verilog module

        -n|--name: The module name, must match the testbench expected module name

        -t|--testbench: The testbench file to be run

        -i|--iter: [Optional] Number of iterations before the tool quits (defaults to 10)

        -m|--model: [Optional] The LLM to use for this generation. Must be one of the following
                - ChatGPT3p5 (default)
                - ChatGPT4

        -l|--log: [Optional] Log the output of the model to the given file
