// Seed: 3426344762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output logic id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    output supply0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    output wire id_14,
    input wand id_15,
    output wor id_16,
    output tri0 id_17,
    output wire id_18,
    output wand id_19,
    input tri0 id_20,
    input supply0 id_21,
    output supply1 id_22,
    output tri1 id_23,
    output wor id_24,
    input wand id_25,
    input tri1 id_26,
    input wand id_27
);
  assign id_17 = 1;
  initial begin : LABEL_0
    if (1) id_3 = ~id_6;
  end
  id_29 :
  assert property (@(posedge id_15 or posedge id_6) 1)
  else;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
  parameter id_30 = 1;
endmodule
