<profile>

<section name = "Vivado HLS Report for 'SkipList_HeadOffs'" level="0">
<item name = "Date">Wed Jun 03 12:05:30 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">SkipList_HeadOffs</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">11.19</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14495, 14495, 14496, 14496, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1401, 1401, 9, 7, 1, 200, yes</column>
<column name="- Loop 2">13083, 13083, 267, -, -, 49, no</column>
<column name=" + Loop 2.1">265, 265, 69, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1095</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">8, -, 687, 891</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 1213</column>
<column name="Register">-, -, 2516, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 0, 3, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="SkipList_HeadOffs_A_BUS_m_axi_U">SkipList_HeadOffs_A_BUS_m_axi, 8, 0, 613, 787</column>
<column name="SkipList_HeadOffs_CFG_s_axi_U">SkipList_HeadOffs_CFG_s_axi, 0, 0, 74, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">SkipList_HeadOffsbkb, 2, 0, 0, 200, 32, 1, 6400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="a2_sum33_fu_1593_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum35_fu_1603_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum37_fu_1613_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum39_fu_1623_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum41_fu_1633_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum43_fu_1643_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum45_fu_1653_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum47_fu_1663_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum49_fu_1673_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_618_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_623_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_750_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_755_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_760_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_765_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_770_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_775_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_780_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_785_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_790_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_795_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_1_fu_1014_p2">+, 0, 0, 8, 8, 1</column>
<column name="i_2_10_fu_1186_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_11_fu_1197_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_12_fu_1208_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_13_fu_1219_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_14_fu_1230_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_15_fu_1241_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_16_fu_1252_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_17_fu_1263_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_18_fu_1274_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_19_fu_1285_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_1_fu_1076_p2">+, 0, 0, 8, 8, 2</column>
<column name="i_2_20_fu_1296_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_21_fu_1307_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_22_fu_1318_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_23_fu_1329_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_24_fu_1340_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_25_fu_1351_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_26_fu_1362_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_27_fu_1373_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_28_fu_1384_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_29_fu_1395_p2">+, 0, 0, 8, 8, 5</column>
<column name="i_2_2_fu_1087_p2">+, 0, 0, 8, 8, 2</column>
<column name="i_2_30_fu_1406_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_31_fu_1417_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_32_fu_1428_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_33_fu_1439_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_34_fu_1450_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_35_fu_1461_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_36_fu_1472_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_37_fu_1483_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_38_fu_1494_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_39_fu_1505_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_3_fu_1098_p2">+, 0, 0, 8, 8, 3</column>
<column name="i_2_40_fu_1516_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_41_fu_1527_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_42_fu_1538_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_43_fu_1549_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_44_fu_1560_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_45_fu_1571_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_46_fu_1582_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_47_fu_1683_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_48_fu_1700_p2">+, 0, 0, 8, 8, 6</column>
<column name="i_2_4_fu_1109_p2">+, 0, 0, 8, 8, 3</column>
<column name="i_2_5_fu_1120_p2">+, 0, 0, 8, 8, 3</column>
<column name="i_2_6_fu_1131_p2">+, 0, 0, 8, 8, 3</column>
<column name="i_2_7_fu_1142_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_8_fu_1153_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_9_fu_1164_p2">+, 0, 0, 8, 8, 4</column>
<column name="i_2_fu_1065_p2">+, 0, 0, 8, 8, 1</column>
<column name="i_2_s_fu_1175_p2">+, 0, 0, 8, 8, 4</column>
<column name="j_1_fu_1054_p2">+, 0, 0, 6, 6, 1</column>
<column name="exitcond1_fu_1048_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="exitcond2_fu_1008_p2">icmp, 0, 0, 3, 8, 7</column>
<column name="exitcond_s_fu_1694_p2">icmp, 0, 0, 3, 8, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_ARADDR">192, 23, 32, 736</column>
<column name="A_BUS_blk_n_AR">1, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">1, 2, 1, 2</column>
<column name="ap_NS_fsm">196, 88, 1, 88</column>
<column name="ap_sig_ioackin_A_BUS_ARREADY">1, 2, 1, 2</column>
<column name="buff_address0">128, 52, 8, 416</column>
<column name="buff_address1">120, 51, 8, 408</column>
<column name="buff_d0">96, 13, 32, 416</column>
<column name="buff_d1">96, 13, 32, 416</column>
<column name="grp_fu_618_p1">32, 3, 32, 96</column>
<column name="i1_reg_606">8, 2, 8, 16</column>
<column name="i_phi_fu_574_p4">8, 2, 8, 16</column>
<column name="i_reg_570">8, 2, 8, 16</column>
<column name="j_reg_595">6, 2, 6, 12</column>
<column name="reg_669">32, 2, 32, 64</column>
<column name="reg_679">32, 2, 32, 64</column>
<column name="reg_689">32, 2, 32, 64</column>
<column name="reg_699">32, 2, 32, 64</column>
<column name="reg_709">32, 2, 32, 64</column>
<column name="reg_719">32, 2, 32, 64</column>
<column name="reg_729">32, 2, 32, 64</column>
<column name="reg_734">32, 2, 32, 64</column>
<column name="temp_offs_phi_fu_587_p4">32, 2, 32, 64</column>
<column name="temp_offs_reg_582">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a2_sum33_reg_2191">32, 0, 32, 0</column>
<column name="a2_sum35_reg_2202">32, 0, 32, 0</column>
<column name="a2_sum37_reg_2213">32, 0, 32, 0</column>
<column name="a2_sum39_reg_2224">32, 0, 32, 0</column>
<column name="a2_sum3_reg_1751">32, 0, 32, 0</column>
<column name="a2_sum41_reg_2235">32, 0, 32, 0</column>
<column name="a2_sum43_reg_2246">32, 0, 32, 0</column>
<column name="a2_sum45_reg_2257">32, 0, 32, 0</column>
<column name="a2_sum47_reg_2268">32, 0, 32, 0</column>
<column name="a2_sum49_reg_2279">32, 0, 32, 0</column>
<column name="ap_CS_fsm">87, 0, 87, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_exitcond2_reg_1731">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_A_BUS_ARREADY">1, 0, 1, 0</column>
<column name="buff_addr_10_reg_1838">8, 0, 8, 0</column>
<column name="buff_addr_11_reg_1844">8, 0, 8, 0</column>
<column name="buff_addr_12_reg_1849">8, 0, 8, 0</column>
<column name="buff_addr_13_reg_1854">8, 0, 8, 0</column>
<column name="buff_addr_14_reg_1860">8, 0, 8, 0</column>
<column name="buff_addr_15_reg_1866">8, 0, 8, 0</column>
<column name="buff_addr_16_reg_1872">8, 0, 8, 0</column>
<column name="buff_addr_17_reg_1878">8, 0, 8, 0</column>
<column name="buff_addr_18_reg_1884">8, 0, 8, 0</column>
<column name="buff_addr_19_reg_1896">8, 0, 8, 0</column>
<column name="buff_addr_1_reg_1770">8, 0, 8, 0</column>
<column name="buff_addr_20_reg_1902">8, 0, 8, 0</column>
<column name="buff_addr_21_reg_1908">8, 0, 8, 0</column>
<column name="buff_addr_22_reg_1914">8, 0, 8, 0</column>
<column name="buff_addr_23_reg_1926">8, 0, 8, 0</column>
<column name="buff_addr_24_reg_1932">8, 0, 8, 0</column>
<column name="buff_addr_25_reg_1938">8, 0, 8, 0</column>
<column name="buff_addr_26_reg_1944">8, 0, 8, 0</column>
<column name="buff_addr_27_reg_1956">8, 0, 8, 0</column>
<column name="buff_addr_28_reg_1962">8, 0, 8, 0</column>
<column name="buff_addr_29_reg_1973">8, 0, 8, 0</column>
<column name="buff_addr_2_reg_1776">8, 0, 8, 0</column>
<column name="buff_addr_30_reg_1979">8, 0, 8, 0</column>
<column name="buff_addr_31_reg_1990">8, 0, 8, 0</column>
<column name="buff_addr_32_reg_1996">8, 0, 8, 0</column>
<column name="buff_addr_33_reg_2012">8, 0, 8, 0</column>
<column name="buff_addr_34_reg_2018">8, 0, 8, 0</column>
<column name="buff_addr_35_reg_2040">8, 0, 8, 0</column>
<column name="buff_addr_36_reg_2046">8, 0, 8, 0</column>
<column name="buff_addr_37_reg_2062">8, 0, 8, 0</column>
<column name="buff_addr_38_reg_2068">8, 0, 8, 0</column>
<column name="buff_addr_39_reg_2084">8, 0, 8, 0</column>
<column name="buff_addr_3_reg_1782">8, 0, 8, 0</column>
<column name="buff_addr_40_reg_2090">8, 0, 8, 0</column>
<column name="buff_addr_41_reg_2106">8, 0, 8, 0</column>
<column name="buff_addr_42_reg_2111">8, 0, 8, 0</column>
<column name="buff_addr_43_reg_2127">8, 0, 8, 0</column>
<column name="buff_addr_44_reg_2132">8, 0, 8, 0</column>
<column name="buff_addr_45_reg_2148">8, 0, 8, 0</column>
<column name="buff_addr_46_reg_2153">8, 0, 8, 0</column>
<column name="buff_addr_47_reg_2169">8, 0, 8, 0</column>
<column name="buff_addr_48_reg_2174">8, 0, 8, 0</column>
<column name="buff_addr_49_reg_2185">8, 0, 8, 0</column>
<column name="buff_addr_4_reg_1787">8, 0, 8, 0</column>
<column name="buff_addr_50_reg_2293">8, 0, 8, 0</column>
<column name="buff_addr_5_reg_1793">8, 0, 8, 0</column>
<column name="buff_addr_6_reg_1798">8, 0, 8, 0</column>
<column name="buff_addr_7_reg_1810">8, 0, 8, 0</column>
<column name="buff_addr_8_reg_1821">8, 0, 8, 0</column>
<column name="buff_addr_9_reg_1833">8, 0, 8, 0</column>
<column name="buff_load_31_reg_2007">32, 0, 32, 0</column>
<column name="buff_load_33_reg_2035">32, 0, 32, 0</column>
<column name="buff_load_35_reg_2057">32, 0, 32, 0</column>
<column name="buff_load_37_reg_2079">32, 0, 32, 0</column>
<column name="buff_load_39_reg_2101">32, 0, 32, 0</column>
<column name="buff_load_41_reg_2122">32, 0, 32, 0</column>
<column name="buff_load_43_reg_2143">32, 0, 32, 0</column>
<column name="buff_load_45_reg_2164">32, 0, 32, 0</column>
<column name="buff_load_47_reg_2180">32, 0, 32, 0</column>
<column name="exitcond2_reg_1731">1, 0, 1, 0</column>
<column name="i1_reg_606">8, 0, 8, 0</column>
<column name="i_1_reg_1735">8, 0, 8, 0</column>
<column name="i_2_48_reg_2299">8, 0, 8, 0</column>
<column name="i_reg_570">8, 0, 8, 0</column>
<column name="j_1_reg_1765">6, 0, 6, 0</column>
<column name="j_reg_595">6, 0, 6, 0</column>
<column name="reg_638">32, 0, 32, 0</column>
<column name="reg_642">32, 0, 32, 0</column>
<column name="reg_648">32, 0, 32, 0</column>
<column name="reg_654">32, 0, 32, 0</column>
<column name="reg_660">32, 0, 32, 0</column>
<column name="reg_664">32, 0, 32, 0</column>
<column name="reg_669">32, 0, 32, 0</column>
<column name="reg_674">32, 0, 32, 0</column>
<column name="reg_679">32, 0, 32, 0</column>
<column name="reg_684">32, 0, 32, 0</column>
<column name="reg_689">32, 0, 32, 0</column>
<column name="reg_694">32, 0, 32, 0</column>
<column name="reg_699">32, 0, 32, 0</column>
<column name="reg_704">32, 0, 32, 0</column>
<column name="reg_709">32, 0, 32, 0</column>
<column name="reg_714">32, 0, 32, 0</column>
<column name="reg_719">32, 0, 32, 0</column>
<column name="reg_724">32, 0, 32, 0</column>
<column name="reg_729">32, 0, 32, 0</column>
<column name="reg_734">32, 0, 32, 0</column>
<column name="reg_739">32, 0, 32, 0</column>
<column name="reg_824">32, 0, 32, 0</column>
<column name="reg_828">32, 0, 32, 0</column>
<column name="reg_832">32, 0, 32, 0</column>
<column name="reg_836">32, 0, 32, 0</column>
<column name="reg_840">32, 0, 32, 0</column>
<column name="reg_844">32, 0, 32, 0</column>
<column name="reg_848">32, 0, 32, 0</column>
<column name="reg_852">32, 0, 32, 0</column>
<column name="reg_856">32, 0, 32, 0</column>
<column name="reg_860">32, 0, 32, 0</column>
<column name="temp_offs_reg_582">32, 0, 32, 0</column>
<column name="tmp_10_reg_1968">32, 0, 32, 0</column>
<column name="tmp_11_reg_1985">32, 0, 32, 0</column>
<column name="tmp_12_reg_2002">32, 0, 32, 0</column>
<column name="tmp_13_reg_2024">32, 0, 32, 0</column>
<column name="tmp_14_reg_2052">32, 0, 32, 0</column>
<column name="tmp_15_reg_2074">32, 0, 32, 0</column>
<column name="tmp_16_reg_2096">32, 0, 32, 0</column>
<column name="tmp_17_reg_2117">32, 0, 32, 0</column>
<column name="tmp_18_reg_2138">32, 0, 32, 0</column>
<column name="tmp_19_reg_2159">32, 0, 32, 0</column>
<column name="tmp_50_reg_1706">28, 0, 32, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CFG_AWVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WDATA">in, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WSTRB">in, 4, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RDATA">out, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RRESP">out, 2, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BRESP">out, 2, s_axi, CFG, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, SkipList_HeadOffs, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, SkipList_HeadOffs, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, SkipList_HeadOffs, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 16, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">11.19</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'a2_sum', SkipList_HeadOffs.cpp:56">add, 2.44, 2.44, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'A_BUS_addr_1', SkipList_HeadOffs.cpp:56">getelementptr, 0.00, 2.44, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'A_BUS_load_req', SkipList_HeadOffs.cpp:56">readreq, 8.75, 11.19, -, -, -, m_axi, request, &apos;A_BUS&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
