[2023-Feb-10 12:58:57.771][DUT: 11]0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_1
0_strgval_0_1_0_1_1_1_0_1_1_1
[CH0]  misc_saug  pma_mcmiscssaug_cr_pmastatus   spares = 0x0   pmack = 0x1   currentstate = 0x0   pmaipready = 0x1   fusepull = 0x1   plllocked = 0x1   vddqresponse = 0x0   pgvccddq = 0x1   pgvccsaio = 0x1   pgvccst = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_1
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
[CH0]  misc_saug  mcmiscssaug_cr_phypmstatus   spares = 0x0   currentstate = 0x0   spares0 = 0x0   initcomplete = 0x1   vregoffset = 0x1   compupdate = 0x1   compdist = 0x1   compfsm = 0x1   stablexxclk = 0x1   pgdimmvref = 0x1   firstcomp = 0x1   pgvsxhi = 0x1   dlllock = 0x1   sagfusepush = 0x1   pgvccdd2g = 0x1   pgvcciog = 0x1   pgvccsag = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_1
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
[CH0]  misc_saug  miscs_cr_pm_status   spare = 0x0   compfsm_state = 0x2   hwpmfsm_state = 0xc   ljpll_trim_dist_state = 0x0   pm_message_ack = 0x1   iddr_fuse_dwnld_complete = 0x1   iljpll_lock_sticky = 0x1   init_complete = 0x1   internal_seq_done_deassert = 0x0   ispid_pm_msg = 0x8   ispid_pm_req = 0x0   oddr_rdy_for_fuse_dwnld = 0x1   oljpll_locken = 0x1   clken_sag_qx_h = 0x1   clken_iog_qx_h = 0x1   ddrphy_sag_rst_b_pre = 0x1   ddrphy_iog_rst_b_pre = 0x1   c3_state_ack = 0x0   pcomp_starts_in_20cycles = 0x0   pcomp_is_running = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_1
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
[CH0]  ch4ccc  ddrccc_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0xff   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   reserved8 = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_1
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
[CH0]  ch5ccc  ddrccc_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0xff   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   reserved8 = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_28_47_33_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   spare = 0x0   vsshiff_clk = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_35_0_0_6
[CH0]  ddrphy_comp  ddrcomp_cr_misccompcodes_0_0_0_mchbar   code2vt = 0x0   dqsrload = 0x23   cmddn200 = 0x0   vsshiff_leakvddq = 0x0   dllpbiascal = 0x6   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_0_1_0_31_0_3_391_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_vcdlctrl_0_0_0_mchbar   spare = 0x0   vcdllcr_bwselen = 0x0   vcdllcr_bwseldone = 0x0   vcdllcr_bwselerrout = 0x0   dllcomp_cmn_vcdldcccode = 0x1   bonus5 = 0x0   vcdlbwsel = 0x1f   spare1 = 0x0   dllcomp_cmn_vctlcaptrim = 0x3   vctldaccode = 0x187   vctldaccompareen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_248_0_2_63_7_3_1_2_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_dllctrl_0_0_0_mchbar   dllrefclken = 0x0   dllcomp_cmn_bonus = 0xf8   mdllen = 0x0   dllcomp_cmn_mdllengthsel = 0x2   dllcomp_cmn_mindlybwsel = 0x3f   dllcomp_cmn_phsdrvprocsel = 0x7   dllcomp_cmn_turbocaptrim = 0x3   dllcomp_cmn_turboonstartup = 0x1   dllcomp_cmn_vcdlcben = 0x2   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_dccctl4_0_0_0_mchbar   maxdccsteps = 0x2f   invertsample = 0x0   dcc_step3pattern_enable = 0x0   dcc_step2pattern_enable = 0x0   dcc_bits_en = 0x0   initialdcccode = 0x80   dcccodeph0_index0 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocal_en = 0x1   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_128_179_35_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_ldoctrl0_0_0_0_mchbar   dllldoen = 0x0   mdlllock_sticky = 0x1   bonus3 = 0x80   dll_vdlllock = 0xb3   dllcomp_cmn_rloadcomp = 0x23   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_1_0_0_0_1_8_6_359_1
[CH0]  ddrphy_comp  ddrcomp_cr_compdllwl_0_0_0_mchbar   reserved9 = 0x0   vctl_compperiodicen = 0x1   num_samples = 0x1   wl_ovrd_en = 0x0   wlerror = 0x0   wlready = 0x0   wl_step_size = 0x1   wl_sample_wait = 0x8   vctlcompareen_dly = 0x6   vctldaccode = 0x167   wlcompen = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_32_32_45_34_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   spare = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_17_0_1_34_42
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrdatacomp0_0_0_0_mchbar   spare = 0x0   vsshiff_dq = 0x11   rcompodtdown = 0x0   rcompodtup = 0x1   rcompdrvdown = 0x22   rcompdrvup = 0x2a   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_32_28_47_34_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_ctl = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_96_64_96_147
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar   dqodtvrefdn = 0x60   dqodtvrefup = 0x40   dqvrefdn = 0x60   dqvrefup = 0x93   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_64_127_255
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar   spare = 0x0   vsxhiopampcr_ch1_globalvsshibyp = 0x0   stage2delay = 0x40   codeswitchdelay = 0x7f   compinitdelay = 0xff   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
[CH0]  ddrphy_comp  ddrcomp_cr_pnccomp_ctrl0_0_0_0_mchbar   ddrmode = 0x1   twovtcompen = 0x0   pnccomp_cmn_bonus = 0x0   swcaprxrst_cycles = 0x3   swcaprxprech_cycles = 0x3   swcaprxeval_cycles = 0x1   rload2cmdsegen = 0x0   vtcomp2cmdsegen = 0x0   pncdn2cmdsegen = 0x0   pncdn2pncsegen = 0x0   pncup2cmdsegen = 0x0   pncup2pncsegen = 0x0   swcaprxcmpen = 0x0   comppadpd = 0x0   dfxrcompupdnen = 0x0   pnccomp_cmn_globalvsshibyp = 0x0   localvsshibyp = 0x0   rloadnumsegs = 0x8   vrefusevcciog = 0x1   pnccomp_cmn_vrefvddqvsshibyp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_pnccomp_ctrl1_0_0_0_mchbar   spare = 0x0   txcccdrvusevdd2 = 0x0   txcccennmospup = 0x0   txcccpdnenseg0 = 0x0   txcccpdnenseg1 = 0x0   pnccomp_cmn_txcccpdnusevcciog = 0x1   bonus17 = 0x0   txcccpupenseg0 = 0x0   txcccpupenseg1 = 0x0   pnccomp_cmn_txcccpupusevcciog = 0x0   bonus18 = 0x1   pnccomp_cmn_txcccstatlegen = 0x1   txcccrcompcodepdn = 0x0   txcccrcompcodepup = 0x0   vttpanicdrvpdnenseg0 = 0x0   vttpanicdrvpdnenseg1 = 0x0   vttpanicdrvpupenseg0 = 0x0   vttpanicdrvpupenseg1 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_rcomp_extcomp_0_0_0_mchbar   spare = 0x0   bonus41 = 0x1   extswcaprxcmpen = 0x0   rcompextampen = 0x0   rcompextcccen = 0x0   rcompextcccpdnen = 0x0   rcompextcodepuplive = 0x0   rcompextdqen = 0x0   rcompextdqpdnen = 0x0   rcomp_cmn_rcompextennmospup = 0x0   rcompextrxrstb = 0x0   rcomp_cmn_rcompextstatlegen = 0x1   rcompextvrefcode = 0x0   rcompextvrefen = 0x0   rcompextvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_1_1_0_0_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_rcomp_relcomp_0_0_0_mchbar   spare = 0x0   relswcaprxcmpen = 0x0   rcomprelpdnstatlegen = 0x1   rcomprelpupstatlegen = 0x1   rcomprelampen = 0x0   rcomprelcodepdnlive = 0x0   rcomprelcodepup = 0x0   rcomp_cmn_rcomprelennmospup = 0x0   rcomprelrxrstb = 0x0   rcomprelvrefcode = 0x0   rcomprelvrefen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
[CH0]  ddrphy_comp  ddrcomp_cr_rcompctrl_0_0_0_mchbar   swcaprxrst_cycles = 0x3   swcaprxprech_cycles = 0x3   swcaprxeval_cycles = 0x1   swcaprxsampwait_cycles = 0x0   swcaprxsampnum_cycles = 0x1   rcomprelcccseg0pdnen = 0x0   rcomprelcccseg0pupen = 0x0   rcomprelcccseg1pdnen = 0x0   rcomprelcccseg1pupen = 0x0   rcompreldqseg0pdnen = 0x0   rcompreldqseg0pupen = 0x0   rcompreldqseg1pdnen = 0x0   rcompreldqseg1pupen = 0x0   dfxrcompupdnen = 0x0   rcompexttxdrvusevdd2 = 0x0   rcomp_cmn_rcompglobalvsshibyp = 0x0   rcomp_cmn_rcomplocalvsshibyp = 0x0   rcomp_cmn_rcompvddqvsshibyp = 0x0   rcomp_cmn_rcompshrtxpdnusevcciog = 0x1   bonus15 = 0x0   rcomp_cmn_rcompshrtxpupusevcciog = 0x0   bonus16 = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_3_56_56_6_6
[CH0]  ddrphy_comp  ddrcomp_cr_scompctl_0_0_0_mchbar   spare = 0x0   vsxhiopampcr_ch0_globalvsshibyp = 0x0   vsxhiopampcr_chsel = 0x3   vsxhiopampcr_tbias2opamp = 0x38   vsxhiopampcr_topampen2rdy = 0x38   clkdlytapselstage = 0x6   ctldlytapselstage = 0x6   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_txcontrol_0_0_0_mchbar   spare = 0x0   afeshared_cmn_parkval_overrideen = 0x0   dllcomp_cmn_dccrangesel = 0x3   txpbd_cmn_txdccrangesel = 0x3   bonus11 = 0x5   allcomps_cmn_txshrennbiasboost1 = 0x1   txpbd_cmn_dccctrlcodeph0 = 0x80   txpbd_cmn_pbddlycode = 0x0   txvttrstb_ddrrstb_ddrrst2pad = 0x1   txvttrstb_ddrrstb_tabshighz = 0x0   txvttrstb_vttctl_ddrrst2pad = 0x0   txvttrstb_vttctl_tabshighz = 0x0   afeshared_cmn_parkval = 0x0   cktop_cmn_parken = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
[CH0]  ddrphy_comp  ddrcomp_cr_vsshicomp_ctrl0_0_0_0_mchbar   reserved4 = 0x0   vsshiffcompdata_clkgatedisable = 0x0   vsshicompffdatamode = 0x0   vsshicomp_cmn_accoupselswing = 0x3   vsshicomp_cmn_accoupvrefsel = 0x10   vsshicomp_cmn_comptxdrvusevdd2 = 0x0   vsshicomp_cmn_comptxpdnusevcciog = 0x1   bonus7 = 0x0   vsshicomp_cmn_comptxpupusevcciog = 0x0   bonus8 = 0x1   vsshicomp_cmn_compvddqvsshibyp = 0x0   vsshicomp_cmn_compglobalvsshibyp = 0x0   compleaken = 0x1   vsshicomp_cmn_complocalvsshibyp = 0x0   compennmospup = 0x0   compffdata = 0x0   compffrxendata = 0x1   bonus9 = 0x1   compfftxenccc = 0x0   compfftxendq = 0x0   vsshicomp_cmn_encompleaker = 0x1   vsshicomp_cmn_ffleakrodivsel = 0x1   rxvsshiffstrobestlegen = 0x1   txvsshiffstlegen = 0x1   vsshiffleakstlegen = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_3_3_1_0_3_3_1_204_0_1_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_swcapctrl_0_0_0_mchbar   vdllswcaprxrst_cycles = 0x3   vdllswcaprxprech_cycles = 0x3   vdllswcaprxeval_cycles = 0x1   vdllswcaprxcmpen = 0x0   vctlswcaprxrst_cycles = 0x3   vctlswcaprxprech_cycles = 0x3   vctlswcaprxeval_cycles = 0x1   ldoffcodelock = 0xcc   vctlswcaprxsampwait_cycles = 0x0   vctlswcaprxsampnum_cycles = 0x1   vctlswcaprxcmpen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_127_0_0_48
[CH0]  ddrphy_comp_new  ddrcomp_cr_ddrcrdatacomp1_0_0_0_mchbar   dqsnoffsetnui = 0x0   dqsntargetnui = 0x0   dll_coderead = 0x7f   dqs_fwdclkp = 0x0   dqs_fwdclkn = 0x0   vsshiff_rx = 0x30   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_1
0_strgval_1_3_1_3_1_10_1_10
xxxxxxx-- unable to post process len(Value_List)(8) != len(pysv_regfield_list)(4) --xxxxxxx
  ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar  ['1', '3', '1', '3', '1', '10', '1', '10']  ['panicvttup1', 'panicvttup0', 'panicvttdn1', 'panicvttdn0'] 
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_2_35_63_1_57
[CH0]  ddrphy_comp_new  ddrcomp_cr_vccdllcompdataccc_0_0_0_mchbar   spare = 0x0   dqsptargetnui = 0x0   dqspoffsetnui = 0x0   cben = 0x2   rloaddqs = 0x23   dll_bwsel = 0x3f   dll_codewl = 0x1   dll_codepi = 0x39   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_1
0_strgval_0_113_0_0_1_0_0_0_0_0
[CH0]  ch4ccc  ddrccc_cr_clkalignstatus   reserved17 = 0x0   ref2xclkpicode = 0x71   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_1
0_strgval_0_110_0_0_1_0_0_0_0_0
[CH0]  ch5ccc  ddrccc_cr_clkalignstatus   reserved17 = 0x0   ref2xclkpicode = 0x6e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_1
0_strgval_128_120_120_120
[CH0]  ch4ccc  ddrccc_cr_dccctl6   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x78   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_1
0_strgval_128_136_128_112
[CH0]  ch5ccc  ddrccc_cr_dccctl6   initialdcccode = 0x80   dcccodeph0_index2 = 0x88   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_1
0_strgval_128_128_120_120
[CH0]  ch4ccc  ddrccc_cr_dccctl7   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_1
0_strgval_128_128_128_136
[CH0]  ch5ccc  ddrccc_cr_dccctl7   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_1
0_strgval_128_128_128_128
[CH0]  ch4ccc  ddrccc_cr_dccctl8   dcccodeph0_index10 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_1
0_strgval_144_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl8   dcccodeph0_index10 = 0x90   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_1
0_strgval_11_6_0_0_1_1_0_0_0
[CH0]  ch4ccc  ddrccc_cr_txpbdoffset   txpbd_ccc5_txpbddoffset = 0xb   txpbd_ccc6_txpbddoffset = 0x6   txpbd_ccc7_txpbddoffset = 0x0   txpbd_ccc8_txpbddoffset = 0x0   txpbd_ccc5_txpbd_ph90incr = 0x1   txpbd_ccc6_txpbd_ph90incr = 0x1   txpbd_ccc7_txpbd_ph90incr = 0x0   txpbd_ccc8_txpbd_ph90incr = 0x0   reserved11 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_1
0_strgval_9_11_0_0_0_0_0_0_0
[CH0]  ch5ccc  ddrccc_cr_txpbdoffset   txpbd_ccc5_txpbddoffset = 0x9   txpbd_ccc6_txpbddoffset = 0xb   txpbd_ccc7_txpbddoffset = 0x0   txpbd_ccc8_txpbddoffset = 0x0   txpbd_ccc5_txpbd_ph90incr = 0x0   txpbd_ccc6_txpbd_ph90incr = 0x0   txpbd_ccc7_txpbd_ph90incr = 0x0   txpbd_ccc8_txpbd_ph90incr = 0x0   reserved11 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_1
0_strgval_127_1_128_128_128
[CH0]  ch4ccc  ddrccc_cr_dccctl9   maxdccsteps = 0x7f   dccfsm_rst_b = 0x1   dcccodeph0_index13 = 0x80   dcccodeph0_index12 = 0x80   dcccodeph0_index11 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_1
0_strgval_127_1_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl9   maxdccsteps = 0x7f   dccfsm_rst_b = 0x1   dcccodeph0_index13 = 0x80   dcccodeph0_index12 = 0x80   dcccodeph0_index11 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_1
0_strgval_128_128_128_120
[CH0]  ch4ccc  ddrccc_cr_dccctl11   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_1
0_strgval_128_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl11   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_1
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
[CH0]  ch4ccc  ddrccc_cr_dccctl20   dcccodeph0_index14 = 0x80   dcccodeph0_index15 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   ccctx_ccc5_txpfirstonfall = 0x0   ccctx_ccc5_txpfirstonrise = 0x0   ccctx_ccc6_txpfirstonfall = 0x0   ccctx_ccc6_txpfirstonrise = 0x0   ccctx_ccc7_txpfirstonfall = 0x0   ccctx_ccc7_txpfirstonrise = 0x0   ccctx_ccc8_txpfirstonfall = 0x0   ccctx_ccc8_txpfirstonrise = 0x0   fatal_cal = 0x0   dcdsrz_cmn_dcdenable = 0x0   mdll_cmn_enabledcd = 0x0   dcdrocal_en = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_1
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
[CH0]  ch5ccc  ddrccc_cr_dccctl20   dcccodeph0_index14 = 0x80   dcccodeph0_index15 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   ccctx_ccc5_txpfirstonfall = 0x0   ccctx_ccc5_txpfirstonrise = 0x0   ccctx_ccc6_txpfirstonfall = 0x0   ccctx_ccc6_txpfirstonrise = 0x0   ccctx_ccc7_txpfirstonfall = 0x0   ccctx_ccc7_txpfirstonrise = 0x0   ccctx_ccc8_txpfirstonfall = 0x0   ccctx_ccc8_txpfirstonrise = 0x0   fatal_cal = 0x0   dcdsrz_cmn_dcdenable = 0x0   mdll_cmn_enabledcd = 0x0   dcdrocal_en = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch4ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch5ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch4ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch5ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data6ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data4ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data4ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data5ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data5ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data6ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data6ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data6ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data6ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_1
0_strgval_0_0_0_0_255_15_15
[CH0]  ddrvccdll1  ddriolvr_cr_afe_ctrl1_new   spare0 = 0x0   iolvrtop_cmn_lvroffsetcal = 0x0   iolvrtop_cmn_fbdivsel = 0x0   iolvrtop_cmn_lvrrefsel = 0x0   iolvrtop_cmn_codebiasleg = 0xff   iolvrtop_cmn_codeffleg = 0xf   iolvrtop_cmn_codelvrleg = 0xf   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_1
0_strgval_0_32_32_128_128
[CH0]  data4ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_1
0_strgval_0_32_32_128_128
[CH0]  data4ch1  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_1
0_strgval_0_32_32_128_128
[CH0]  data5ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_1
0_strgval_0_32_32_128_128
[CH0]  data5ch1  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_1
0_strgval_0_32_32_128_128
[CH0]  data6ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_1
0_strgval_30_14_32_32_32
[CH0]  data4ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_1
0_strgval_30_14_32_32_32
[CH0]  data4ch1  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_1
0_strgval_30_14_32_32_32
[CH0]  data5ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_1
0_strgval_30_14_32_32_32
[CH0]  data5ch1  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_1
0_strgval_30_14_32_32_32
[CH0]  data6ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data4ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data4ch1  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data5ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data5ch1  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data6ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_0_28_47_33_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   reserved14 = 0x0   vsshiff_ctl = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_0_28_47_33_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   reserved14 = 0x0   vsshiff_ctl = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_32_32_45_34_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   reserved13 = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_32_32_45_34_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   reserved13 = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_32_28_47_34_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_clk = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_32_28_47_34_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_clk = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch4ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch5ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch4ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch5ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data6ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data4ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data4ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data5ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data5ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_1
0_strgval_0_32_32_32_32_1
[CH0]  data6ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
[CH0]  data6ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data6ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data6ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_2
0_strgval_0_1_0_1_1_1_0_1_1_1
[CH0]  misc_saug  pma_mcmiscssaug_cr_pmastatus   spares = 0x0   pmack = 0x1   currentstate = 0x0   pmaipready = 0x1   fusepull = 0x1   plllocked = 0x1   vddqresponse = 0x0   pgvccddq = 0x1   pgvccsaio = 0x1   pgvccst = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_2
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
[CH0]  misc_saug  mcmiscssaug_cr_phypmstatus   spares = 0x0   currentstate = 0x0   spares0 = 0x0   initcomplete = 0x1   vregoffset = 0x1   compupdate = 0x1   compdist = 0x1   compfsm = 0x1   stablexxclk = 0x1   pgdimmvref = 0x1   firstcomp = 0x1   pgvsxhi = 0x1   dlllock = 0x1   sagfusepush = 0x1   pgvccdd2g = 0x1   pgvcciog = 0x1   pgvccsag = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_2
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
[CH0]  misc_saug  miscs_cr_pm_status   spare = 0x0   compfsm_state = 0x2   hwpmfsm_state = 0xc   ljpll_trim_dist_state = 0x0   pm_message_ack = 0x1   iddr_fuse_dwnld_complete = 0x1   iljpll_lock_sticky = 0x1   init_complete = 0x1   internal_seq_done_deassert = 0x0   ispid_pm_msg = 0x8   ispid_pm_req = 0x0   oddr_rdy_for_fuse_dwnld = 0x1   oljpll_locken = 0x1   clken_sag_qx_h = 0x1   clken_iog_qx_h = 0x1   ddrphy_sag_rst_b_pre = 0x1   ddrphy_iog_rst_b_pre = 0x1   c3_state_ack = 0x0   pcomp_starts_in_20cycles = 0x0   pcomp_is_running = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_2
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
[CH0]  ch4ccc  ddrccc_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0xff   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   reserved8 = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_2
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
[CH0]  ch5ccc  ddrccc_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0xff   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   reserved8 = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_28_47_33_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   spare = 0x0   vsshiff_clk = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_35_0_0_6
[CH0]  ddrphy_comp  ddrcomp_cr_misccompcodes_0_0_0_mchbar   code2vt = 0x0   dqsrload = 0x23   cmddn200 = 0x0   vsshiff_leakvddq = 0x0   dllpbiascal = 0x6   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_0_1_0_31_0_3_391_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_vcdlctrl_0_0_0_mchbar   spare = 0x0   vcdllcr_bwselen = 0x0   vcdllcr_bwseldone = 0x0   vcdllcr_bwselerrout = 0x0   dllcomp_cmn_vcdldcccode = 0x1   bonus5 = 0x0   vcdlbwsel = 0x1f   spare1 = 0x0   dllcomp_cmn_vctlcaptrim = 0x3   vctldaccode = 0x187   vctldaccompareen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_248_0_2_63_7_3_1_2_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_dllctrl_0_0_0_mchbar   dllrefclken = 0x0   dllcomp_cmn_bonus = 0xf8   mdllen = 0x0   dllcomp_cmn_mdllengthsel = 0x2   dllcomp_cmn_mindlybwsel = 0x3f   dllcomp_cmn_phsdrvprocsel = 0x7   dllcomp_cmn_turbocaptrim = 0x3   dllcomp_cmn_turboonstartup = 0x1   dllcomp_cmn_vcdlcben = 0x2   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_dccctl4_0_0_0_mchbar   maxdccsteps = 0x2f   invertsample = 0x0   dcc_step3pattern_enable = 0x0   dcc_step2pattern_enable = 0x0   dcc_bits_en = 0x0   initialdcccode = 0x80   dcccodeph0_index0 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocal_en = 0x1   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_128_179_35_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_ldoctrl0_0_0_0_mchbar   dllldoen = 0x0   mdlllock_sticky = 0x1   bonus3 = 0x80   dll_vdlllock = 0xb3   dllcomp_cmn_rloadcomp = 0x23   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_1_0_0_0_1_8_6_359_1
[CH0]  ddrphy_comp  ddrcomp_cr_compdllwl_0_0_0_mchbar   reserved9 = 0x0   vctl_compperiodicen = 0x1   num_samples = 0x1   wl_ovrd_en = 0x0   wlerror = 0x0   wlready = 0x0   wl_step_size = 0x1   wl_sample_wait = 0x8   vctlcompareen_dly = 0x6   vctldaccode = 0x167   wlcompen = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_32_32_45_34_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   spare = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_17_0_1_34_42
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrdatacomp0_0_0_0_mchbar   spare = 0x0   vsshiff_dq = 0x11   rcompodtdown = 0x0   rcompodtup = 0x1   rcompdrvdown = 0x22   rcompdrvup = 0x2a   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_32_28_47_34_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_ctl = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_96_64_96_147
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar   dqodtvrefdn = 0x60   dqodtvrefup = 0x40   dqvrefdn = 0x60   dqvrefup = 0x93   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_64_127_255
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar   spare = 0x0   vsxhiopampcr_ch1_globalvsshibyp = 0x0   stage2delay = 0x40   codeswitchdelay = 0x7f   compinitdelay = 0xff   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
[CH0]  ddrphy_comp  ddrcomp_cr_pnccomp_ctrl0_0_0_0_mchbar   ddrmode = 0x1   twovtcompen = 0x0   pnccomp_cmn_bonus = 0x0   swcaprxrst_cycles = 0x3   swcaprxprech_cycles = 0x3   swcaprxeval_cycles = 0x1   rload2cmdsegen = 0x0   vtcomp2cmdsegen = 0x0   pncdn2cmdsegen = 0x0   pncdn2pncsegen = 0x0   pncup2cmdsegen = 0x0   pncup2pncsegen = 0x0   swcaprxcmpen = 0x0   comppadpd = 0x0   dfxrcompupdnen = 0x0   pnccomp_cmn_globalvsshibyp = 0x0   localvsshibyp = 0x0   rloadnumsegs = 0x8   vrefusevcciog = 0x1   pnccomp_cmn_vrefvddqvsshibyp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_pnccomp_ctrl1_0_0_0_mchbar   spare = 0x0   txcccdrvusevdd2 = 0x0   txcccennmospup = 0x0   txcccpdnenseg0 = 0x0   txcccpdnenseg1 = 0x0   pnccomp_cmn_txcccpdnusevcciog = 0x1   bonus17 = 0x0   txcccpupenseg0 = 0x0   txcccpupenseg1 = 0x0   pnccomp_cmn_txcccpupusevcciog = 0x0   bonus18 = 0x1   pnccomp_cmn_txcccstatlegen = 0x1   txcccrcompcodepdn = 0x0   txcccrcompcodepup = 0x0   vttpanicdrvpdnenseg0 = 0x0   vttpanicdrvpdnenseg1 = 0x0   vttpanicdrvpupenseg0 = 0x0   vttpanicdrvpupenseg1 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_rcomp_extcomp_0_0_0_mchbar   spare = 0x0   bonus41 = 0x1   extswcaprxcmpen = 0x0   rcompextampen = 0x0   rcompextcccen = 0x0   rcompextcccpdnen = 0x0   rcompextcodepuplive = 0x0   rcompextdqen = 0x0   rcompextdqpdnen = 0x0   rcomp_cmn_rcompextennmospup = 0x0   rcompextrxrstb = 0x0   rcomp_cmn_rcompextstatlegen = 0x1   rcompextvrefcode = 0x0   rcompextvrefen = 0x0   rcompextvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_1_1_0_0_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_rcomp_relcomp_0_0_0_mchbar   spare = 0x0   relswcaprxcmpen = 0x0   rcomprelpdnstatlegen = 0x1   rcomprelpupstatlegen = 0x1   rcomprelampen = 0x0   rcomprelcodepdnlive = 0x0   rcomprelcodepup = 0x0   rcomp_cmn_rcomprelennmospup = 0x0   rcomprelrxrstb = 0x0   rcomprelvrefcode = 0x0   rcomprelvrefen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
[CH0]  ddrphy_comp  ddrcomp_cr_rcompctrl_0_0_0_mchbar   swcaprxrst_cycles = 0x3   swcaprxprech_cycles = 0x3   swcaprxeval_cycles = 0x1   swcaprxsampwait_cycles = 0x0   swcaprxsampnum_cycles = 0x1   rcomprelcccseg0pdnen = 0x0   rcomprelcccseg0pupen = 0x0   rcomprelcccseg1pdnen = 0x0   rcomprelcccseg1pupen = 0x0   rcompreldqseg0pdnen = 0x0   rcompreldqseg0pupen = 0x0   rcompreldqseg1pdnen = 0x0   rcompreldqseg1pupen = 0x0   dfxrcompupdnen = 0x0   rcompexttxdrvusevdd2 = 0x0   rcomp_cmn_rcompglobalvsshibyp = 0x0   rcomp_cmn_rcomplocalvsshibyp = 0x0   rcomp_cmn_rcompvddqvsshibyp = 0x0   rcomp_cmn_rcompshrtxpdnusevcciog = 0x1   bonus15 = 0x0   rcomp_cmn_rcompshrtxpupusevcciog = 0x0   bonus16 = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_3_56_56_6_6
[CH0]  ddrphy_comp  ddrcomp_cr_scompctl_0_0_0_mchbar   spare = 0x0   vsxhiopampcr_ch0_globalvsshibyp = 0x0   vsxhiopampcr_chsel = 0x3   vsxhiopampcr_tbias2opamp = 0x38   vsxhiopampcr_topampen2rdy = 0x38   clkdlytapselstage = 0x6   ctldlytapselstage = 0x6   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_txcontrol_0_0_0_mchbar   spare = 0x0   afeshared_cmn_parkval_overrideen = 0x0   dllcomp_cmn_dccrangesel = 0x3   txpbd_cmn_txdccrangesel = 0x3   bonus11 = 0x5   allcomps_cmn_txshrennbiasboost1 = 0x1   txpbd_cmn_dccctrlcodeph0 = 0x80   txpbd_cmn_pbddlycode = 0x0   txvttrstb_ddrrstb_ddrrst2pad = 0x1   txvttrstb_ddrrstb_tabshighz = 0x0   txvttrstb_vttctl_ddrrst2pad = 0x0   txvttrstb_vttctl_tabshighz = 0x0   afeshared_cmn_parkval = 0x0   cktop_cmn_parken = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
[CH0]  ddrphy_comp  ddrcomp_cr_vsshicomp_ctrl0_0_0_0_mchbar   reserved4 = 0x0   vsshiffcompdata_clkgatedisable = 0x0   vsshicompffdatamode = 0x0   vsshicomp_cmn_accoupselswing = 0x3   vsshicomp_cmn_accoupvrefsel = 0x10   vsshicomp_cmn_comptxdrvusevdd2 = 0x0   vsshicomp_cmn_comptxpdnusevcciog = 0x1   bonus7 = 0x0   vsshicomp_cmn_comptxpupusevcciog = 0x0   bonus8 = 0x1   vsshicomp_cmn_compvddqvsshibyp = 0x0   vsshicomp_cmn_compglobalvsshibyp = 0x0   compleaken = 0x1   vsshicomp_cmn_complocalvsshibyp = 0x0   compennmospup = 0x0   compffdata = 0x0   compffrxendata = 0x1   bonus9 = 0x1   compfftxenccc = 0x0   compfftxendq = 0x0   vsshicomp_cmn_encompleaker = 0x1   vsshicomp_cmn_ffleakrodivsel = 0x1   rxvsshiffstrobestlegen = 0x1   txvsshiffstlegen = 0x1   vsshiffleakstlegen = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_3_3_1_0_3_3_1_204_0_1_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_swcapctrl_0_0_0_mchbar   vdllswcaprxrst_cycles = 0x3   vdllswcaprxprech_cycles = 0x3   vdllswcaprxeval_cycles = 0x1   vdllswcaprxcmpen = 0x0   vctlswcaprxrst_cycles = 0x3   vctlswcaprxprech_cycles = 0x3   vctlswcaprxeval_cycles = 0x1   ldoffcodelock = 0xcc   vctlswcaprxsampwait_cycles = 0x0   vctlswcaprxsampnum_cycles = 0x1   vctlswcaprxcmpen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_127_0_0_48
[CH0]  ddrphy_comp_new  ddrcomp_cr_ddrcrdatacomp1_0_0_0_mchbar   dqsnoffsetnui = 0x0   dqsntargetnui = 0x0   dll_coderead = 0x7f   dqs_fwdclkp = 0x0   dqs_fwdclkn = 0x0   vsshiff_rx = 0x30   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_2
0_strgval_1_3_1_3_1_10_1_10
xxxxxxx-- unable to post process len(Value_List)(8) != len(pysv_regfield_list)(4) --xxxxxxx
  ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar  ['1', '3', '1', '3', '1', '10', '1', '10']  ['panicvttup1', 'panicvttup0', 'panicvttdn1', 'panicvttdn0'] 
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_2_35_63_1_57
[CH0]  ddrphy_comp_new  ddrcomp_cr_vccdllcompdataccc_0_0_0_mchbar   spare = 0x0   dqsptargetnui = 0x0   dqspoffsetnui = 0x0   cben = 0x2   rloaddqs = 0x23   dll_bwsel = 0x3f   dll_codewl = 0x1   dll_codepi = 0x39   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_2
0_strgval_0_113_0_0_1_0_0_0_0_0
[CH0]  ch4ccc  ddrccc_cr_clkalignstatus   reserved17 = 0x0   ref2xclkpicode = 0x71   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_2
0_strgval_0_110_0_0_1_0_0_0_0_0
[CH0]  ch5ccc  ddrccc_cr_clkalignstatus   reserved17 = 0x0   ref2xclkpicode = 0x6e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_2
0_strgval_128_120_120_120
[CH0]  ch4ccc  ddrccc_cr_dccctl6   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x78   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_2
0_strgval_128_136_128_112
[CH0]  ch5ccc  ddrccc_cr_dccctl6   initialdcccode = 0x80   dcccodeph0_index2 = 0x88   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_2
0_strgval_128_128_120_120
[CH0]  ch4ccc  ddrccc_cr_dccctl7   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_2
0_strgval_128_128_128_136
[CH0]  ch5ccc  ddrccc_cr_dccctl7   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_2
0_strgval_128_128_128_128
[CH0]  ch4ccc  ddrccc_cr_dccctl8   dcccodeph0_index10 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_2
0_strgval_144_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl8   dcccodeph0_index10 = 0x90   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_2
0_strgval_11_6_0_0_1_1_0_0_0
[CH0]  ch4ccc  ddrccc_cr_txpbdoffset   txpbd_ccc5_txpbddoffset = 0xb   txpbd_ccc6_txpbddoffset = 0x6   txpbd_ccc7_txpbddoffset = 0x0   txpbd_ccc8_txpbddoffset = 0x0   txpbd_ccc5_txpbd_ph90incr = 0x1   txpbd_ccc6_txpbd_ph90incr = 0x1   txpbd_ccc7_txpbd_ph90incr = 0x0   txpbd_ccc8_txpbd_ph90incr = 0x0   reserved11 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_2
0_strgval_9_11_0_0_0_0_0_0_0
[CH0]  ch5ccc  ddrccc_cr_txpbdoffset   txpbd_ccc5_txpbddoffset = 0x9   txpbd_ccc6_txpbddoffset = 0xb   txpbd_ccc7_txpbddoffset = 0x0   txpbd_ccc8_txpbddoffset = 0x0   txpbd_ccc5_txpbd_ph90incr = 0x0   txpbd_ccc6_txpbd_ph90incr = 0x0   txpbd_ccc7_txpbd_ph90incr = 0x0   txpbd_ccc8_txpbd_ph90incr = 0x0   reserved11 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_2
0_strgval_127_1_128_128_128
[CH0]  ch4ccc  ddrccc_cr_dccctl9   maxdccsteps = 0x7f   dccfsm_rst_b = 0x1   dcccodeph0_index13 = 0x80   dcccodeph0_index12 = 0x80   dcccodeph0_index11 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_2
0_strgval_127_1_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl9   maxdccsteps = 0x7f   dccfsm_rst_b = 0x1   dcccodeph0_index13 = 0x80   dcccodeph0_index12 = 0x80   dcccodeph0_index11 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_2
0_strgval_128_128_128_120
[CH0]  ch4ccc  ddrccc_cr_dccctl11   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_2
0_strgval_128_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl11   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_2
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
[CH0]  ch4ccc  ddrccc_cr_dccctl20   dcccodeph0_index14 = 0x80   dcccodeph0_index15 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   ccctx_ccc5_txpfirstonfall = 0x0   ccctx_ccc5_txpfirstonrise = 0x0   ccctx_ccc6_txpfirstonfall = 0x0   ccctx_ccc6_txpfirstonrise = 0x0   ccctx_ccc7_txpfirstonfall = 0x0   ccctx_ccc7_txpfirstonrise = 0x0   ccctx_ccc8_txpfirstonfall = 0x0   ccctx_ccc8_txpfirstonrise = 0x0   fatal_cal = 0x0   dcdsrz_cmn_dcdenable = 0x0   mdll_cmn_enabledcd = 0x0   dcdrocal_en = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_2
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
[CH0]  ch5ccc  ddrccc_cr_dccctl20   dcccodeph0_index14 = 0x80   dcccodeph0_index15 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   ccctx_ccc5_txpfirstonfall = 0x0   ccctx_ccc5_txpfirstonrise = 0x0   ccctx_ccc6_txpfirstonfall = 0x0   ccctx_ccc6_txpfirstonrise = 0x0   ccctx_ccc7_txpfirstonfall = 0x0   ccctx_ccc7_txpfirstonrise = 0x0   ccctx_ccc8_txpfirstonfall = 0x0   ccctx_ccc8_txpfirstonrise = 0x0   fatal_cal = 0x0   dcdsrz_cmn_dcdenable = 0x0   mdll_cmn_enabledcd = 0x0   dcdrocal_en = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch4ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch5ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch4ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch5ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data6ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data4ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data4ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data5ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data5ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data6ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data6ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data6ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data6ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_2
0_strgval_0_0_0_0_255_15_15
[CH0]  ddrvccdll1  ddriolvr_cr_afe_ctrl1_new   spare0 = 0x0   iolvrtop_cmn_lvroffsetcal = 0x0   iolvrtop_cmn_fbdivsel = 0x0   iolvrtop_cmn_lvrrefsel = 0x0   iolvrtop_cmn_codebiasleg = 0xff   iolvrtop_cmn_codeffleg = 0xf   iolvrtop_cmn_codelvrleg = 0xf   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_2
0_strgval_0_32_32_128_128
[CH0]  data4ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_2
0_strgval_0_32_32_128_128
[CH0]  data4ch1  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_2
0_strgval_0_32_32_128_128
[CH0]  data5ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_2
0_strgval_0_32_32_128_128
[CH0]  data5ch1  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_2
0_strgval_0_32_32_128_128
[CH0]  data6ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_2
0_strgval_30_14_32_32_32
[CH0]  data4ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_2
0_strgval_30_14_32_32_32
[CH0]  data4ch1  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_2
0_strgval_30_14_32_32_32
[CH0]  data5ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_2
0_strgval_30_14_32_32_32
[CH0]  data5ch1  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_2
0_strgval_30_14_32_32_32
[CH0]  data6ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data4ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data4ch1  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data5ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data5ch1  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data6ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_0_28_47_33_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   reserved14 = 0x0   vsshiff_ctl = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_0_28_47_33_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   reserved14 = 0x0   vsshiff_ctl = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_32_32_45_34_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   reserved13 = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_32_32_45_34_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   reserved13 = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_32_28_47_34_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_clk = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_32_28_47_34_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_clk = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch4ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch5ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch4ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch5ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data6ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data4ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data4ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data5ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data5ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_2
0_strgval_0_32_32_32_32_1
[CH0]  data6ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
[CH0]  data6ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data6ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data6ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_3
0_strgval_0_1_0_1_1_1_0_1_1_1
[CH0]  misc_saug  pma_mcmiscssaug_cr_pmastatus   spares = 0x0   pmack = 0x1   currentstate = 0x0   pmaipready = 0x1   fusepull = 0x1   plllocked = 0x1   vddqresponse = 0x0   pgvccddq = 0x1   pgvccsaio = 0x1   pgvccst = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_3
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
[CH0]  misc_saug  mcmiscssaug_cr_phypmstatus   spares = 0x0   currentstate = 0x0   spares0 = 0x0   initcomplete = 0x1   vregoffset = 0x1   compupdate = 0x1   compdist = 0x1   compfsm = 0x1   stablexxclk = 0x1   pgdimmvref = 0x1   firstcomp = 0x1   pgvsxhi = 0x1   dlllock = 0x1   sagfusepush = 0x1   pgvccdd2g = 0x1   pgvcciog = 0x1   pgvccsag = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_3
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
[CH0]  misc_saug  miscs_cr_pm_status   spare = 0x0   compfsm_state = 0x2   hwpmfsm_state = 0xc   ljpll_trim_dist_state = 0x0   pm_message_ack = 0x1   iddr_fuse_dwnld_complete = 0x1   iljpll_lock_sticky = 0x1   init_complete = 0x1   internal_seq_done_deassert = 0x0   ispid_pm_msg = 0x8   ispid_pm_req = 0x0   oddr_rdy_for_fuse_dwnld = 0x1   oljpll_locken = 0x1   clken_sag_qx_h = 0x1   clken_iog_qx_h = 0x1   ddrphy_sag_rst_b_pre = 0x1   ddrphy_iog_rst_b_pre = 0x1   c3_state_ack = 0x0   pcomp_starts_in_20cycles = 0x0   pcomp_is_running = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_3
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
[CH0]  ch4ccc  ddrccc_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0xff   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   reserved8 = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_3
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
[CH0]  ch5ccc  ddrccc_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0xff   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   reserved8 = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_28_47_33_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   spare = 0x0   vsshiff_clk = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_35_0_0_6
[CH0]  ddrphy_comp  ddrcomp_cr_misccompcodes_0_0_0_mchbar   code2vt = 0x0   dqsrload = 0x23   cmddn200 = 0x0   vsshiff_leakvddq = 0x0   dllpbiascal = 0x6   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_0_1_0_31_0_3_391_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_vcdlctrl_0_0_0_mchbar   spare = 0x0   vcdllcr_bwselen = 0x0   vcdllcr_bwseldone = 0x0   vcdllcr_bwselerrout = 0x0   dllcomp_cmn_vcdldcccode = 0x1   bonus5 = 0x0   vcdlbwsel = 0x1f   spare1 = 0x0   dllcomp_cmn_vctlcaptrim = 0x3   vctldaccode = 0x187   vctldaccompareen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_248_0_2_63_7_3_1_2_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_dllctrl_0_0_0_mchbar   dllrefclken = 0x0   dllcomp_cmn_bonus = 0xf8   mdllen = 0x0   dllcomp_cmn_mdllengthsel = 0x2   dllcomp_cmn_mindlybwsel = 0x3f   dllcomp_cmn_phsdrvprocsel = 0x7   dllcomp_cmn_turbocaptrim = 0x3   dllcomp_cmn_turboonstartup = 0x1   dllcomp_cmn_vcdlcben = 0x2   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_dccctl4_0_0_0_mchbar   maxdccsteps = 0x2f   invertsample = 0x0   dcc_step3pattern_enable = 0x0   dcc_step2pattern_enable = 0x0   dcc_bits_en = 0x0   initialdcccode = 0x80   dcccodeph0_index0 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocal_en = 0x1   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_128_179_35_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_ldoctrl0_0_0_0_mchbar   dllldoen = 0x0   mdlllock_sticky = 0x1   bonus3 = 0x80   dll_vdlllock = 0xb3   dllcomp_cmn_rloadcomp = 0x23   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_1_0_0_0_1_8_6_359_1
[CH0]  ddrphy_comp  ddrcomp_cr_compdllwl_0_0_0_mchbar   reserved9 = 0x0   vctl_compperiodicen = 0x1   num_samples = 0x1   wl_ovrd_en = 0x0   wlerror = 0x0   wlready = 0x0   wl_step_size = 0x1   wl_sample_wait = 0x8   vctlcompareen_dly = 0x6   vctldaccode = 0x167   wlcompen = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_32_32_45_34_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   spare = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_17_0_1_34_42
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrdatacomp0_0_0_0_mchbar   spare = 0x0   vsshiff_dq = 0x11   rcompodtdown = 0x0   rcompodtup = 0x1   rcompdrvdown = 0x22   rcompdrvup = 0x2a   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_32_28_47_34_46
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_ctl = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_96_64_96_147
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar   dqodtvrefdn = 0x60   dqodtvrefup = 0x40   dqvrefdn = 0x60   dqvrefup = 0x93   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_64_127_255
[CH0]  ddrphy_comp  ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar   spare = 0x0   vsxhiopampcr_ch1_globalvsshibyp = 0x0   stage2delay = 0x40   codeswitchdelay = 0x7f   compinitdelay = 0xff   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
[CH0]  ddrphy_comp  ddrcomp_cr_pnccomp_ctrl0_0_0_0_mchbar   ddrmode = 0x1   twovtcompen = 0x0   pnccomp_cmn_bonus = 0x0   swcaprxrst_cycles = 0x3   swcaprxprech_cycles = 0x3   swcaprxeval_cycles = 0x1   rload2cmdsegen = 0x0   vtcomp2cmdsegen = 0x0   pncdn2cmdsegen = 0x0   pncdn2pncsegen = 0x0   pncup2cmdsegen = 0x0   pncup2pncsegen = 0x0   swcaprxcmpen = 0x0   comppadpd = 0x0   dfxrcompupdnen = 0x0   pnccomp_cmn_globalvsshibyp = 0x0   localvsshibyp = 0x0   rloadnumsegs = 0x8   vrefusevcciog = 0x1   pnccomp_cmn_vrefvddqvsshibyp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_pnccomp_ctrl1_0_0_0_mchbar   spare = 0x0   txcccdrvusevdd2 = 0x0   txcccennmospup = 0x0   txcccpdnenseg0 = 0x0   txcccpdnenseg1 = 0x0   pnccomp_cmn_txcccpdnusevcciog = 0x1   bonus17 = 0x0   txcccpupenseg0 = 0x0   txcccpupenseg1 = 0x0   pnccomp_cmn_txcccpupusevcciog = 0x0   bonus18 = 0x1   pnccomp_cmn_txcccstatlegen = 0x1   txcccrcompcodepdn = 0x0   txcccrcompcodepup = 0x0   vttpanicdrvpdnenseg0 = 0x0   vttpanicdrvpdnenseg1 = 0x0   vttpanicdrvpupenseg0 = 0x0   vttpanicdrvpupenseg1 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_rcomp_extcomp_0_0_0_mchbar   spare = 0x0   bonus41 = 0x1   extswcaprxcmpen = 0x0   rcompextampen = 0x0   rcompextcccen = 0x0   rcompextcccpdnen = 0x0   rcompextcodepuplive = 0x0   rcompextdqen = 0x0   rcompextdqpdnen = 0x0   rcomp_cmn_rcompextennmospup = 0x0   rcompextrxrstb = 0x0   rcomp_cmn_rcompextstatlegen = 0x1   rcompextvrefcode = 0x0   rcompextvrefen = 0x0   rcompextvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_1_1_0_0_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_rcomp_relcomp_0_0_0_mchbar   spare = 0x0   relswcaprxcmpen = 0x0   rcomprelpdnstatlegen = 0x1   rcomprelpupstatlegen = 0x1   rcomprelampen = 0x0   rcomprelcodepdnlive = 0x0   rcomprelcodepup = 0x0   rcomp_cmn_rcomprelennmospup = 0x0   rcomprelrxrstb = 0x0   rcomprelvrefcode = 0x0   rcomprelvrefen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
[CH0]  ddrphy_comp  ddrcomp_cr_rcompctrl_0_0_0_mchbar   swcaprxrst_cycles = 0x3   swcaprxprech_cycles = 0x3   swcaprxeval_cycles = 0x1   swcaprxsampwait_cycles = 0x0   swcaprxsampnum_cycles = 0x1   rcomprelcccseg0pdnen = 0x0   rcomprelcccseg0pupen = 0x0   rcomprelcccseg1pdnen = 0x0   rcomprelcccseg1pupen = 0x0   rcompreldqseg0pdnen = 0x0   rcompreldqseg0pupen = 0x0   rcompreldqseg1pdnen = 0x0   rcompreldqseg1pupen = 0x0   dfxrcompupdnen = 0x0   rcompexttxdrvusevdd2 = 0x0   rcomp_cmn_rcompglobalvsshibyp = 0x0   rcomp_cmn_rcomplocalvsshibyp = 0x0   rcomp_cmn_rcompvddqvsshibyp = 0x0   rcomp_cmn_rcompshrtxpdnusevcciog = 0x1   bonus15 = 0x0   rcomp_cmn_rcompshrtxpupusevcciog = 0x0   bonus16 = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_3_56_56_6_6
[CH0]  ddrphy_comp  ddrcomp_cr_scompctl_0_0_0_mchbar   spare = 0x0   vsxhiopampcr_ch0_globalvsshibyp = 0x0   vsxhiopampcr_chsel = 0x3   vsxhiopampcr_tbias2opamp = 0x38   vsxhiopampcr_topampen2rdy = 0x38   clkdlytapselstage = 0x6   ctldlytapselstage = 0x6   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
[CH0]  ddrphy_comp  ddrcomp_cr_txcontrol_0_0_0_mchbar   spare = 0x0   afeshared_cmn_parkval_overrideen = 0x0   dllcomp_cmn_dccrangesel = 0x3   txpbd_cmn_txdccrangesel = 0x3   bonus11 = 0x5   allcomps_cmn_txshrennbiasboost1 = 0x1   txpbd_cmn_dccctrlcodeph0 = 0x80   txpbd_cmn_pbddlycode = 0x0   txvttrstb_ddrrstb_ddrrst2pad = 0x1   txvttrstb_ddrrstb_tabshighz = 0x0   txvttrstb_vttctl_ddrrst2pad = 0x0   txvttrstb_vttctl_tabshighz = 0x0   afeshared_cmn_parkval = 0x0   cktop_cmn_parken = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
[CH0]  ddrphy_comp  ddrcomp_cr_vsshicomp_ctrl0_0_0_0_mchbar   reserved4 = 0x0   vsshiffcompdata_clkgatedisable = 0x0   vsshicompffdatamode = 0x0   vsshicomp_cmn_accoupselswing = 0x3   vsshicomp_cmn_accoupvrefsel = 0x10   vsshicomp_cmn_comptxdrvusevdd2 = 0x0   vsshicomp_cmn_comptxpdnusevcciog = 0x1   bonus7 = 0x0   vsshicomp_cmn_comptxpupusevcciog = 0x0   bonus8 = 0x1   vsshicomp_cmn_compvddqvsshibyp = 0x0   vsshicomp_cmn_compglobalvsshibyp = 0x0   compleaken = 0x1   vsshicomp_cmn_complocalvsshibyp = 0x0   compennmospup = 0x0   compffdata = 0x0   compffrxendata = 0x1   bonus9 = 0x1   compfftxenccc = 0x0   compfftxendq = 0x0   vsshicomp_cmn_encompleaker = 0x1   vsshicomp_cmn_ffleakrodivsel = 0x1   rxvsshiffstrobestlegen = 0x1   txvsshiffstlegen = 0x1   vsshiffleakstlegen = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_3_3_1_0_3_3_1_204_0_1_0
[CH0]  ddrphy_comp  ddrcomp_cr_dllcomp_swcapctrl_0_0_0_mchbar   vdllswcaprxrst_cycles = 0x3   vdllswcaprxprech_cycles = 0x3   vdllswcaprxeval_cycles = 0x1   vdllswcaprxcmpen = 0x0   vctlswcaprxrst_cycles = 0x3   vctlswcaprxprech_cycles = 0x3   vctlswcaprxeval_cycles = 0x1   ldoffcodelock = 0xcc   vctlswcaprxsampwait_cycles = 0x0   vctlswcaprxsampnum_cycles = 0x1   vctlswcaprxcmpen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_127_0_0_48
[CH0]  ddrphy_comp_new  ddrcomp_cr_ddrcrdatacomp1_0_0_0_mchbar   dqsnoffsetnui = 0x0   dqsntargetnui = 0x0   dll_coderead = 0x7f   dqs_fwdclkp = 0x0   dqs_fwdclkn = 0x0   vsshiff_rx = 0x30   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_3
0_strgval_1_3_1_3_1_10_1_10
xxxxxxx-- unable to post process len(Value_List)(8) != len(pysv_regfield_list)(4) --xxxxxxx
  ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar  ['1', '3', '1', '3', '1', '10', '1', '10']  ['panicvttup1', 'panicvttup0', 'panicvttdn1', 'panicvttdn0'] 
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_2_35_63_1_57
[CH0]  ddrphy_comp_new  ddrcomp_cr_vccdllcompdataccc_0_0_0_mchbar   spare = 0x0   dqsptargetnui = 0x0   dqspoffsetnui = 0x0   cben = 0x2   rloaddqs = 0x23   dll_bwsel = 0x3f   dll_codewl = 0x1   dll_codepi = 0x39   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_3
0_strgval_0_113_0_0_1_0_0_0_0_0
[CH0]  ch4ccc  ddrccc_cr_clkalignstatus   reserved17 = 0x0   ref2xclkpicode = 0x71   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_3
0_strgval_0_110_0_0_1_0_0_0_0_0
[CH0]  ch5ccc  ddrccc_cr_clkalignstatus   reserved17 = 0x0   ref2xclkpicode = 0x6e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_3
0_strgval_128_120_120_120
[CH0]  ch4ccc  ddrccc_cr_dccctl6   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x78   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_3
0_strgval_128_136_128_112
[CH0]  ch5ccc  ddrccc_cr_dccctl6   initialdcccode = 0x80   dcccodeph0_index2 = 0x88   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_3
0_strgval_128_128_120_120
[CH0]  ch4ccc  ddrccc_cr_dccctl7   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_3
0_strgval_128_128_128_136
[CH0]  ch5ccc  ddrccc_cr_dccctl7   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_3
0_strgval_128_128_128_128
[CH0]  ch4ccc  ddrccc_cr_dccctl8   dcccodeph0_index10 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_3
0_strgval_144_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl8   dcccodeph0_index10 = 0x90   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_3
0_strgval_11_6_0_0_1_1_0_0_0
[CH0]  ch4ccc  ddrccc_cr_txpbdoffset   txpbd_ccc5_txpbddoffset = 0xb   txpbd_ccc6_txpbddoffset = 0x6   txpbd_ccc7_txpbddoffset = 0x0   txpbd_ccc8_txpbddoffset = 0x0   txpbd_ccc5_txpbd_ph90incr = 0x1   txpbd_ccc6_txpbd_ph90incr = 0x1   txpbd_ccc7_txpbd_ph90incr = 0x0   txpbd_ccc8_txpbd_ph90incr = 0x0   reserved11 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_3
0_strgval_9_11_0_0_0_0_0_0_0
[CH0]  ch5ccc  ddrccc_cr_txpbdoffset   txpbd_ccc5_txpbddoffset = 0x9   txpbd_ccc6_txpbddoffset = 0xb   txpbd_ccc7_txpbddoffset = 0x0   txpbd_ccc8_txpbddoffset = 0x0   txpbd_ccc5_txpbd_ph90incr = 0x0   txpbd_ccc6_txpbd_ph90incr = 0x0   txpbd_ccc7_txpbd_ph90incr = 0x0   txpbd_ccc8_txpbd_ph90incr = 0x0   reserved11 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_3
0_strgval_127_1_128_128_128
[CH0]  ch4ccc  ddrccc_cr_dccctl9   maxdccsteps = 0x7f   dccfsm_rst_b = 0x1   dcccodeph0_index13 = 0x80   dcccodeph0_index12 = 0x80   dcccodeph0_index11 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_3
0_strgval_127_1_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl9   maxdccsteps = 0x7f   dccfsm_rst_b = 0x1   dcccodeph0_index13 = 0x80   dcccodeph0_index12 = 0x80   dcccodeph0_index11 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_3
0_strgval_128_128_128_120
[CH0]  ch4ccc  ddrccc_cr_dccctl11   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_3
0_strgval_128_128_128_128
[CH0]  ch5ccc  ddrccc_cr_dccctl11   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_3
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
[CH0]  ch4ccc  ddrccc_cr_dccctl20   dcccodeph0_index14 = 0x80   dcccodeph0_index15 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   ccctx_ccc5_txpfirstonfall = 0x0   ccctx_ccc5_txpfirstonrise = 0x0   ccctx_ccc6_txpfirstonfall = 0x0   ccctx_ccc6_txpfirstonrise = 0x0   ccctx_ccc7_txpfirstonfall = 0x0   ccctx_ccc7_txpfirstonrise = 0x0   ccctx_ccc8_txpfirstonfall = 0x0   ccctx_ccc8_txpfirstonrise = 0x0   fatal_cal = 0x0   dcdsrz_cmn_dcdenable = 0x0   mdll_cmn_enabledcd = 0x0   dcdrocal_en = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_3
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
[CH0]  ch5ccc  ddrccc_cr_dccctl20   dcccodeph0_index14 = 0x80   dcccodeph0_index15 = 0x80   dcc_start = 0x0   dcdrocal_start = 0x0   dcdrocalsamplecountrst_b = 0x0   dcdrocalsamplecountstart = 0x0   ccctx_ccc5_txpfirstonfall = 0x0   ccctx_ccc5_txpfirstonrise = 0x0   ccctx_ccc6_txpfirstonfall = 0x0   ccctx_ccc6_txpfirstonrise = 0x0   ccctx_ccc7_txpfirstonfall = 0x0   ccctx_ccc7_txpfirstonrise = 0x0   ccctx_ccc8_txpfirstonfall = 0x0   ccctx_ccc8_txpfirstonrise = 0x0   fatal_cal = 0x0   dcdsrz_cmn_dcdenable = 0x0   mdll_cmn_enabledcd = 0x0   dcdrocal_en = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch4ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch5ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch4ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch5ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data6ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data4ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data4ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data5ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data5ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data6ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data6ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data6ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data6ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
[CH0]  data4ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x87   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
[CH0]  data4ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
[CH0]  data5ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x78   dcccodeph0_index1 = 0x88   dcccodeph0_index0 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
[CH0]  data5ch1  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x90   dcccodeph0_index0 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl5   initialdcccode = 0x80   dcccodeph0_index2 = 0x80   dcccodeph0_index1 = 0x80   dcccodeph0_index0 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
[CH0]  data4ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x68   dcccodeph0_index3 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
[CH0]  data5ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x78   dcccodeph0_index5 = 0x68   dcccodeph0_index4 = 0x78   dcccodeph0_index3 = 0x70   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
[CH0]  data5ch1  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x88   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl6   dcccodeph0_index6 = 0x80   dcccodeph0_index5 = 0x80   dcccodeph0_index4 = 0x80   dcccodeph0_index3 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
[CH0]  data4ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x7a   dcccodeph0_index7 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl7   dcccodeph90_index1 = 0x80   dcccodeph0_index9 = 0x80   dcccodeph0_index8 = 0x80   dcccodeph0_index7 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
[CH0]  data4ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x88   dcccodeph90_index4 = 0x7a   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
[CH0]  data5ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x78   dcccodeph90_index4 = 0x71   dcccodeph90_index3 = 0x70   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data5ch1  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x80   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
[CH0]  data6ch0  ddrdata_cr_dccctl8   dcccodeph90_index5 = 0x80   dcccodeph90_index4 = 0x78   dcccodeph90_index3 = 0x80   dcccodeph90_index2 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
[CH0]  data4ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
[CH0]  data4ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
[CH0]  data5ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x78   dcccodeph90_index6 = 0x68   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
[CH0]  data5ch1  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x88   dcccodeph90_index6 = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
[CH0]  data6ch0  ddrdata_cr_dccctl9   dcccodeph90_index9 = 0x80   dcccodeph90_index8 = 0x80   dcccodeph90_index7 = 0x80   dcccodeph90_index6 = 0x78   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data4ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data4ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data5ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
[CH0]  data5ch1  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x1   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
[CH0]  data6ch0  ddrdata_cr_mdllctl0   mdll_cmn_extfreezeen = 0x0   mdll_cmn_extfreezeval = 0x0   mdll_cmn_extwlen = 0x0   mdll_cmn_extwlerr = 0x0   mdll_cmn_extwlval = 0x0   mdll_cmn_mdllen = 0x1   mdll_cmn_pien = 0x3f   mdll_cmn_mdlllock = 0x1   mdll_cmn_phdeterr = 0x0   mdll_cmn_mdllengthsel = 0x2   mdll_cmn_dllbypassen = 0x0   mdll_cmn_weaklocken = 0x0   mdll_cmn_wlrdacholden = 0x1   mdll_cmn_wlphgenin = 0x0   parkval_ovr_val = 0x0   mdll_cmn_ldoffcodepi = 0x20   mdll_cmn_turboonstartup = 0x1   mdll_cmn_turbocaptrim = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
[CH0]  data4ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x1   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data4ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
[CH0]  data5ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x4   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data5ch1  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
[CH0]  data6ch0  ddrdata_cr_mdllctl2   mdll_cmn_ldofbdivsel = 0x1   spare = 0x0   mdll_cmn_ldoffcodewl = 0x20   mdll_cmn_ldoffcodelock = 0xcc   mdll_cmn_vcdldcccode = 0x8   mdll_cmn_vctlcompoffsetcal = 0x10   mdll_cmn_ldoffreadsegen = 0x1   mdll_cmn_dllldoen = 0x1   mdll_cmn_dccen = 0x1   mdll_cmn_dcdtargclksel = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data4ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data5ch1  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
[CH0]  data6ch0  ddrdata_cr_mdllctl3   mdll_cmn_vcdlcben = 0x0   rxsdl_cmn_rxvcdlcben = 0x0   mdll_cmn_ldoffcoderead = 0x40   mdll_cmn_vctldaccompareout = 0x1   mdll_cmn_rloadcomp = 0xe   mdll_cmn_ldonbiasctrl = 0x8   mdll_cmn_ldonbiasvrefcode = 0x5   mdll_cmn_ldoforceen = 0x0   mdll_cmn_ldolocalvsshibypass = 0x0   mdll_cmn_ldopbiasctrl = 0x4   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7b   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7e   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7f   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7d   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_clkalignstatus   reserved23 = 0x0   ref2xclkpicode = 0x7c   clkalignstatus_safe0 = 0x0   clkalignstatus_safe1 = 0x0   clkalignstatus_sample_done = 0x1   clkalignstatus_zero_count = 0x0   clkalignstatus_one_count = 0x0   clkalignstatus_err = 0x0   clkalign_complete_level = 0x0   clkalign_sample_pd_output = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x8   dq2_txpbddoffset = 0x8   dq3_txpbddoffset = 0x6   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x5   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x9   dq3_txpbddoffset = 0x4   dq4_txpbddoffset = 0x5   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0xc   dq2_txpbddoffset = 0x3   dq3_txpbddoffset = 0x12   dq4_txpbddoffset = 0x2   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x7   dq1_txpbddoffset = 0x3   dq2_txpbddoffset = 0x7   dq3_txpbddoffset = 0x2   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x0   dq1_txpbd_ph90incr = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
[CH0]  data6ch0  ddrdata_cr_txpbdoffset0   dq0_txpbddoffset = 0x4   dq1_txpbddoffset = 0x1   dq2_txpbddoffset = 0x4   dq3_txpbddoffset = 0xe   dq4_txpbddoffset = 0x3   dq0_txpbd_ph90incr = 0x1   dq1_txpbd_ph90incr = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x2   dq6_txpbddoffset = 0xb   dq7_txpbddoffset = 0x1   dqs_txpbddo = 0xb   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x4   dq6_txpbddoffset = 0x9   dq7_txpbddoffset = 0x5   dqs_txpbddo = 0x6   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x0   dq6_txpbddoffset = 0x0   dq7_txpbddoffset = 0x0   dqs_txpbddo = 0x12   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x0   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x1   dq6_txpbddoffset = 0x3   dq7_txpbddoffset = 0x2   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x0   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x0   dq7_txpbd_ph90incr = 0x1   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
[CH0]  data6ch0  ddrdata_cr_txpbdoffset1   dq5_txpbddoffset = 0x5   dq6_txpbddoffset = 0x2   dq7_txpbddoffset = 0x4   dqs_txpbddo = 0xa   dq2_txpbd_ph90incr = 0x0   dq3_txpbd_ph90incr = 0x0   dq4_txpbd_ph90incr = 0x1   dq5_txpbd_ph90incr = 0x1   dq6_txpbd_ph90incr = 0x1   dq7_txpbd_ph90incr = 0x0   dqs_txpbd_ph90incr = 0x0   reserved3 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_3
0_strgval_0_0_0_0_255_15_15
[CH0]  ddrvccdll1  ddriolvr_cr_afe_ctrl1_new   spare0 = 0x0   iolvrtop_cmn_lvroffsetcal = 0x0   iolvrtop_cmn_fbdivsel = 0x0   iolvrtop_cmn_lvrrefsel = 0x0   iolvrtop_cmn_codebiasleg = 0xff   iolvrtop_cmn_codeffleg = 0xf   iolvrtop_cmn_codelvrleg = 0xf   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_3
0_strgval_0_32_32_128_128
[CH0]  data4ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_3
0_strgval_0_32_32_128_128
[CH0]  data4ch1  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_3
0_strgval_0_32_32_128_128
[CH0]  data5ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_3
0_strgval_0_32_32_128_128
[CH0]  data5ch1  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_3
0_strgval_0_32_32_128_128
[CH0]  data6ch0  ddrdata_cr_compctl1   reserved5 = 0x0   dxtx_cmn_txrcompdrvdn = 0x20   dxtx_cmn_txrcompdrvup = 0x20   dqstx_cmn_txtcocompdqsn = 0x80   dqstx_cmn_txtcocompdqsp = 0x80   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_3
0_strgval_30_14_32_32_32
[CH0]  data4ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_3
0_strgval_30_14_32_32_32
[CH0]  data4ch1  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_3
0_strgval_30_14_32_32_32
[CH0]  data5ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_3
0_strgval_30_14_32_32_32
[CH0]  data5ch1  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_3
0_strgval_30_14_32_32_32
[CH0]  data6ch0  ddrdata_cr_compctl2   dxtx_cmn_txtcocomp = 0x1e   rxbias_cmn_rloadcomp = 0xe   dxtx_cmn_txvsshiff = 0x20   dqrx_cmn_rxvsshiffdata = 0x20   dqrx_cmn_rxvsshiffstrobe = 0x20   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data4ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data4ch1  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data5ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data5ch1  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
[CH0]  data6ch0  ddrdata_cr_sdlctl0   rxsdl_cmn_srzclkenrcven = 0x1   rxsdl_cmn_enabledqsnrcven = 0x0   rxsdl_cmn_rxmatchedpathen = 0x1   rxsdl_cmn_rxunmatchclkinv = 0x0   rxsdl_cmn_sdlen = 0x1   rxsdl_cmn_mdlllen2gearratio = 0x0   rxsdl_cmn_rxamp2pixoverovr = 0x0   rxsdl_cmn_rxamp2pixoverselpin = 0x0   rxsdl_cmn_rxamp2pixoverselpip = 0x0   spare = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data4ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data4ch1  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data5ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data5ch1  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
[CH0]  data6ch0  ddrdata_cr_sdlctl1   rxsdl_cmn_srzclkend0 = 0x1   rxsdl_cmn_rxsdlbwsel = 0x16   rxsdl_cmn_burstlen = 0x1   rxsdl_cmn_passrcvenondqsfall = 0x0   rxsdl_cmn_pbddlycodedqenptr = 0x0   rxsdl_cmn_qualifysdlwithrcven = 0x1   rxsdl_cmn_readlevel = 0x0   rxsdl_cmn_rxphsdrvprocsel = 0x7   rxsdl_cmn_rxpicapsel = 0x3   rxsdl_cmn_rxpienable = 0x1   rxsdl_cmn_rxsdllengthsel = 0x3   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_0_28_47_33_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   reserved14 = 0x0   vsshiff_ctl = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_0_28_47_33_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar   reserved14 = 0x0   vsshiff_ctl = 0x1c   scompclk = 0x2f   rcompdrvdown = 0x21   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_32_32_45_34_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   reserved13 = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_32_32_45_34_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrcmdcomp_0_0_0_mchbar   reserved13 = 0x20   vsshiff_cmd = 0x20   scompcmd = 0x2d   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_32_28_47_34_46
[CH0]  ch4ccc  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_clk = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_32_28_47_34_46
[CH0]  ch5ccc  ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar   ckecsup = 0x20   vsshiff_clk = 0x1c   scompctl = 0x2f   rcompdrvdown = 0x22   rcompdrvup = 0x2e   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch4ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
[CH0]  ch5ccc  ddrccc_cr_comp2   ccctx_cmn_txcompupdtclken = 0x0   ccctx_cmn_txcompupdten = 0x0   ccctx_cmn_txeqcomp = 0x0   spare1 = 0x0   ccctx_rgrp4_compupdtsyncen_ovr_sel = 0x0   ccctx_rgrp3_compupdtsyncen_ovr_sel = 0x0   ccctx_cmn_ennmospup = 0x0   afetx_cmn_txlocalvsshibyp = 0x0   ccctx_cmn_pwrdwncompupdt = 0x0   ccctx_rgrp4_compupdtsyncen = 0x1   ccctx_rgrp3_compupdtsyncen = 0x1   ccctx_cmn_txslewpreupdt = 0x1   ccctx_cmn_extupdateenclk = 0x0   ccctx_cmn_extupdateen = 0x1   cccrx_cmn_rxmtailctl = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch4ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
[CH0]  ch5ccc  ddrccc_cr_ddrcrcccvoltageused   spare = 0x0   catxeqconstz = 0x0   clktxeqconstz = 0x0   ctltxeqconstz = 0x0   ckecstxeqconstz = 0x0   csusecacomp = 0x0   ckusectlcomp = 0x0   ccctx_cmn_txpupusevcciog = 0x0   vsshibypassvddqmode = 0x0   ccctx_cmn_ennbiasboost = 0x1   rxbias_cmn_biasen = 0x0   ccctx_cmn_txvsshiffstlegen = 0x0   clkpdpredrvvccddq = 0x1   ctlpdpredrvvccddq = 0x0   capdpredrvvccddq = 0x1   cavoltageselect = 0x1   clkvoltageselect = 0x1   ctlvoltageselect = 0x1   ccctx_cmn_txpdnusevcciog = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data4ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data5ch1  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
[CH0]  data6ch0  ddrdata_cr_afemisc   afeshared_cmn_globalvsshibyp = 0x0   afeshared_cmn_iobufact = 0x1   afeshared_cmn_parkval = 0x0   rxall_cmn_rxlpddrmode = 0x1   rxbias_cmn_biasicomp = 0xf   rxbias_cmn_tailctl = 0x3   rxbias_cmn_vrefsel = 0x6   rxvref_cmn_ddrenvrefgenweakres = 0x0   rxvref_cmn_ddrlevshftbypasspmos = 0x0   rxvref_cmn_ddrvrefgenenable = 0x0   rxvref_cmn_selvddsupply = 0x0   rxvref_cmn_selvsxhi = 0x1   rxvref_cmn_ddrvrefctrl = 0xd0   reserved0 = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data4ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data4ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data5ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data5ch1  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_3
0_strgval_0_32_32_32_32_1
[CH0]  data6ch0  ddrdata_cr_compctl0   reserved4 = 0x0   dqstx_cmn_txrcompodtdndqs = 0x20   dqstx_cmn_txrcompodtupdqs = 0x20   dqtx_cmn_txrcompodtdndq = 0x20   dqtx_cmn_txrcompodtupdq = 0x20   dxtx_cmn_ennbiasboost = 0x1   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data4ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data5ch1  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
[CH0]  data6ch0  ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar   dqstx_cmn_txodten = 0x0   rcvenmrgining_samplepulse_width = 0x3   ddrcrmaskcntpulsenumstart = 0x1   ddrcrnumofpulses = 0x3   ddrcrdqsmaskvalue = 0x0   ddrdqovrddata = 0x2e1   ddrdqovrdmodeen = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data4ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data5ch1  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
[CH0]  data6ch0  ddrdata_cr_dqstxrxctl   dqsrx_cmn_rxdiffampen = 0x1   dqsrx_cmn_rxendqsnrcven = 0x0   dqsrx_cmn_rxmctlecap = 0x0   dqsrx_cmn_rxmctleeq = 0xc   dqsrx_cmn_rxmctleres = 0x2   dqsrx_cmn_rxmtailctl = 0x3   dqsrx_cmn_rxsetailctl = 0x0   bonus_0 = 0x0   bonus_1 = 0x0   dqstx_cmn_txidlemodedrven = 0x1   dqstx_cmn_txodtstatlegendqs = 0x1   dqstx_cmn_txvsshiffstlegen = 0x1   dqstx_cmn_txvttparkendqsn = 0x0   dqstx_cmn_txdqsprisedelay = 0x1f   dqstx_cmn_txdqspfalldelay = 0x1f   dqstx_cmn_txvttparkendqsp = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data4ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data5ch1  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
[CH0]  data6ch0  ddrdata_cr_dqtxctl0   reserved17 = 0x0   dqtx_cmn_txeqcompcoeff0 = 0x0   dqtx_cmn_txeqcompcoeff1 = 0x0   dqtx_cmn_txeqcompcoeff2 = 0x0   dqtx_cmn_txeqconstz = 0x1   dqtx_cmn_txeqenntap = 0x2   dqtx_cmn_txeqenpreset = 0x1   dqtx_cmn_txidlemodedrvdata = 0x1   dqtx_cmn_txidlemodedrven = 0x1   dxtx_cmn_forceodtoff = 0x0   dxtx_cmn_forceodton = 0x0   dqtx_cmn_txodtstatlegendq = 0x1   dxtx_cmn_ennmospup = 0x0   dxtx_cmn_txdyncpadreduxdis = 0x0   dqtx_cmn_txvsshiffstlegen = 0x1   dxtx_cmn_txlocalvsshibyp = 0x0   dxtx_cmn_txpdnusevcciog = 0x1   dxtx_cmn_txpupusevcciog = 0x0   dxtx_cmn_txvddqodten = 0x1   dxtx_cmn_txvssodten = 0x0   dxtx_cmn_txvttodten = 0x0   
