

================================================================
== Vivado HLS Report for 'dut_update_off_diag_r'
================================================================
* Date:           Mon Dec  5 02:26:29 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4291632|  4291632|  4291632|  4291632|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L_svd_calc_off_r  |  4291630|  4291630|        29|         14|          1|  306544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    248|
|Register         |        -|      -|     795|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1143|    987|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U11  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U12   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  348|  711|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_119_p2  |     +    |      0|  0|  19|          19|           1|
    |ap_sig_221                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_233                     |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_113_p2     |   icmp   |      0|  0|   7|          19|          19|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  28|          40|          22|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|         17|    1|         17|
    |ap_reg_ppiten_pp0_it2        |   1|          2|    1|          2|
    |grp_fu_72_p0                 |  32|          6|   32|        192|
    |grp_fu_72_p1                 |  32|          6|   32|        192|
    |grp_fu_76_p0                 |  64|          8|   32|        256|
    |grp_fu_76_p1                 |  64|          9|   32|        288|
    |indvar_flatten_phi_fu_65_p4  |  19|          2|   19|         38|
    |indvar_flatten_reg_61        |  19|          2|   19|         38|
    |strm_in_V_blk_n              |   1|          2|    1|          2|
    |strm_out_V_blk_n             |   1|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 248|         56|  170|       1027|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  16|   0|   16|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_8_reg_144_pp0_iter1             |  32|   0|   32|          0|
    |exitcond_flatten_reg_125                         |   1|   0|    1|          0|
    |indvar_flatten_next_reg_129                      |  19|   0|   19|          0|
    |indvar_flatten_reg_61                            |  19|   0|   19|          0|
    |reg_102                                          |  32|   0|   32|          0|
    |reg_108                                          |  32|   0|   32|          0|
    |reg_80                                           |  32|   0|   32|          0|
    |reg_86                                           |  32|   0|   32|          0|
    |reg_91                                           |  32|   0|   32|          0|
    |reg_96                                           |  32|   0|   32|          0|
    |tmp_10_reg_154                                   |  32|   0|   32|          0|
    |tmp_11_reg_159                                   |  32|   0|   32|          0|
    |tmp_12_reg_164                                   |  32|   0|   32|          0|
    |tmp_13_reg_169                                   |  32|   0|   32|          0|
    |tmp_14_reg_174                                   |  32|   0|   32|          0|
    |tmp_15_reg_179                                   |  32|   0|   32|          0|
    |tmp_16_reg_184                                   |  32|   0|   32|          0|
    |tmp_17_reg_189                                   |  32|   0|   32|          0|
    |tmp_18_reg_194                                   |  32|   0|   32|          0|
    |tmp_19_reg_199                                   |  32|   0|   32|          0|
    |tmp_3_i2_reg_204                                 |  32|   0|   32|          0|
    |tmp_6_reg_134                                    |  32|   0|   32|          0|
    |tmp_7_reg_139                                    |  32|   0|   32|          0|
    |tmp_8_reg_144                                    |  32|   0|   32|          0|
    |tmp_9_reg_149                                    |  32|   0|   32|          0|
    |tmp_i3_reg_209                                   |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 795|   0|  795|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_update_off_diag_r | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_update_off_diag_r | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_update_off_diag_r | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_update_off_diag_r | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_update_off_diag_r | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_update_off_diag_r | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |       strm_in_V       |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |       strm_in_V       |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |       strm_in_V       |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |       strm_out_V      |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |       strm_out_V      |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |       strm_out_V      |    pointer   |
+-------------------+-----+-----+------------+-----------------------+--------------+

