// Seed: 220759045
module module_0 (
    output wor   id_0,
    input  wand  id_1,
    output logic id_2
);
  always id_2 = id_1 ^ 1 + -1 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output tri id_2,
    input tri id_3,
    output wor id_4
    , id_15,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8,
    output wire id_9,
    input wor id_10,
    input wand id_11,
    input wand id_12,
    input uwire id_13
);
  if (-1) assign id_1 = 1;
  else wire id_16, id_17;
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_1
  );
  assign modCall_1.id_2 = 0;
  always id_1 <= 1;
endmodule
