

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_L2_L3'
================================================================
* Date:           Sun Nov  3 13:42:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|        10|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    413|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    440|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    382|    -|
|Register         |        -|    -|     672|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     672|   1395|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_4ns_6ns_9_1_1_U41    |mul_4ns_6ns_9_1_1    |        0|   0|  0|  26|    0|
    |mul_4ns_6ns_9_1_1_U42    |mul_4ns_6ns_9_1_1    |        0|   0|  0|  26|    0|
    |mul_5ns_7ns_11_1_1_U40   |mul_5ns_7ns_11_1_1   |        0|   0|  0|  33|    0|
    |mul_5ns_7ns_11_1_1_U43   |mul_5ns_7ns_11_1_1   |        0|   0|  0|  33|    0|
    |mul_8s_8s_16_1_1_U56     |mul_8s_8s_16_1_1     |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U57     |mul_8s_8s_16_1_1     |        0|   0|  0|  41|    0|
    |sparsemux_9_2_8_1_1_U44  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U45  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U46  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U47  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U48  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U49  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U50  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U51  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U52  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U53  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U54  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_8_1_1_U55  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0| 440|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_17_4_1_U58  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U59  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_17s_17_4_1_U60  |mac_muladd_8s_8s_17s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_17s_17_4_1_U61  |mac_muladd_8s_8s_17s_17_4_1  |  i0 + i1 * i2|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln121_2_fu_631_p2               |         +|   0|  0|  41|          34|           1|
    |add_ln121_fu_643_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln123_fu_683_p2                 |         +|   0|  0|  13|           5|           5|
    |add_ln124_fu_723_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln127_12_fu_891_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln127_13_fu_935_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln127_9_fu_1288_p2              |         +|   0|  0|  25|          18|          18|
    |sum_2_fu_1307_p2                    |         +|   0|  0|  27|          20|          20|
    |sub_ln130_2_fu_1359_p2              |         -|   0|  0|  33|           1|          26|
    |sub_ln130_fu_1321_p2                |         -|   0|  0|  27|           1|          20|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_626_p2                |      icmp|   0|  0|  41|          34|          34|
    |icmp_ln124_2_fu_729_p2              |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln124_fu_649_p2                |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln127_fu_769_p2                |      icmp|   0|  0|  11|           3|           2|
    |output_data_fu_1372_p3              |    select|   0|  0|  26|           1|          26|
    |select_ln121_3_fu_1297_p3           |    select|   0|  0|  20|           1|           1|
    |select_ln121_4_fu_663_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln121_fu_655_p3              |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_fu_697_p2                 |       xor|   0|  0|   4|           3|           4|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 413|         181|         218|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                      Name                                      | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                         |   9|          2|    1|          2|
    |connect_2_blk_n                                                                 |   9|          2|    1|          2|
    |ib_fu_144                                                                       |   9|          2|   32|         64|
    |ic_fu_140                                                                       |   9|          2|    3|          6|
    |indvar_flatten6_fu_148                                                          |   9|          2|   34|         68|
    |sum_fu_136                                                                      |   9|          2|   20|         40|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0  |  20|          4|    2|          8|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0  |  20|          4|    2|          8|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0  |  20|          4|    2|          8|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0  |  20|          4|    2|          8|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0  |  25|          5|    2|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0  |  25|          5|    2|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0  |  25|          5|    2|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0  |  20|          4|    7|         28|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0  |  20|          4|    7|         28|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0  |  20|          4|    7|         28|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0  |  20|          4|    7|         28|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0  |  25|          5|    7|         35|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0  |  25|          5|    7|         35|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0  |  25|          5|    7|         35|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                           | 382|         78|  156|        465|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln123_reg_1490                |   5|   0|    5|          0|
    |add_ln127_13_reg_1686             |   7|   0|    7|          0|
    |add_ln127_9_reg_1876              |  18|   0|   18|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |ib_fu_144                         |  32|   0|   32|          0|
    |ic_fu_140                         |   3|   0|    3|          0|
    |icmp_ln124_2_reg_1506             |   1|   0|    1|          0|
    |icmp_ln124_reg_1455               |   1|   0|    1|          0|
    |indvar_flatten6_fu_148            |  34|   0|   34|          0|
    |reg_591                           |   8|   0|    8|          0|
    |reg_595                           |   8|   0|    8|          0|
    |reg_599                           |   8|   0|    8|          0|
    |select_ln121_reg_1460             |   3|   0|    3|          0|
    |sum_fu_136                        |  20|   0|   20|          0|
    |tmp_11_reg_1721                   |   8|   0|    8|          0|
    |tmp_12_reg_1801                   |   8|   0|    8|          0|
    |tmp_12_reg_1801_pp0_iter5_reg     |   8|   0|    8|          0|
    |tmp_13_reg_1736                   |   8|   0|    8|          0|
    |tmp_15_reg_1756                   |   8|   0|    8|          0|
    |tmp_15_reg_1756_pp0_iter4_reg     |   8|   0|    8|          0|
    |tmp_16_reg_1816                   |   8|   0|    8|          0|
    |tmp_17_reg_1766                   |   8|   0|    8|          0|
    |tmp_18_reg_1821                   |   8|   0|    8|          0|
    |tmp_18_reg_1821_pp0_iter5_reg     |   8|   0|    8|          0|
    |tmp_19_reg_1791                   |   8|   0|    8|          0|
    |tmp_27_reg_1500                   |   3|   0|    3|          0|
    |tmp_29_reg_1881                   |   1|   0|    1|          0|
    |tmp_reg_1706                      |   8|   0|    8|          0|
    |tmp_reg_1706_pp0_iter4_reg        |   8|   0|    8|          0|
    |tmp_s_reg_1796                    |   8|   0|    8|          0|
    |trunc_ln124_reg_1474              |   2|   0|    2|          0|
    |trunc_ln127_reg_1466              |   5|   0|    5|          0|
    |trunc_ln130_5_reg_1886            |  13|   0|   13|          0|
    |trunc_ln130_6_reg_1891            |  13|   0|   13|          0|
    |xor_ln123_reg_1495                |   3|   0|    3|          0|
    |zext_ln127_10_reg_1510            |   5|   0|   64|         59|
    |zext_ln127_11_reg_1542            |   6|   0|   64|         58|
    |zext_ln127_13_reg_1578            |   7|   0|   64|         57|
    |zext_ln127_15_reg_1614            |   7|   0|   64|         57|
    |zext_ln127_26_reg_1646            |   7|   0|   64|         57|
    |icmp_ln124_2_reg_1506             |  64|  32|    1|          0|
    |icmp_ln124_reg_1455               |  64|  32|    1|          0|
    |tmp_11_reg_1721                   |  64|  32|    8|          0|
    |tmp_17_reg_1766                   |  64|  32|    8|          0|
    |trunc_ln124_reg_1474              |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 672| 160|  660|        288|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|                                       SMM<1u, 25u, 20u>_Pipeline_L2_L3|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|                                       SMM<1u, 25u, 20u>_Pipeline_L2_L3|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|                                       SMM<1u, 25u, 20u>_Pipeline_L2_L3|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|                                       SMM<1u, 25u, 20u>_Pipeline_L2_L3|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|                                       SMM<1u, 25u, 20u>_Pipeline_L2_L3|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|                                       SMM<1u, 25u, 20u>_Pipeline_L2_L3|  return value|
|connect_2_din                                                                   |  out|   32|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_num_data_valid                                                        |   in|    3|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_fifo_cap                                                              |   in|    3|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_full_n                                                                |   in|    1|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_write                                                                 |  out|    1|     ap_fifo|                                                              connect_2|       pointer|
|bound4                                                                          |   in|   34|     ap_none|                                                                 bound4|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0        |   in|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

