

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Tue Feb 21 09:47:51 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   220074|   220074|  2.201 ms|  2.201 ms|  220075|  220075|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                              |                                                                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349                         |real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                         |    15014|    15014|  0.150 ms|  0.150 ms|   15014|   15014|       no|
        |grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398               |real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT               |    20012|    20012|  0.200 ms|  0.200 ms|   20012|   20012|       no|
        |grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442                         |real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                         |    30014|    30014|  0.300 ms|  0.300 ms|   30014|   30014|       no|
        |grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469  |real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |   150016|   150016|  1.500 ms|  1.500 ms|  150016|  150016|       no|
        |grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533                         |real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                         |    20013|    20013|  0.200 ms|  0.200 ms|   20013|   20013|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   29|   10590|   8111|    -|
|Memory           |      120|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   3652|    -|
|Register         |        -|    -|     213|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      120|   29|   10803|  11765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       42|   13|      10|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                               |control_s_axi                                                      |        0|   0|   246|   424|    0|
    |mem_m_axi_U                                                                   |mem_m_axi                                                          |        0|   0|   819|  1525|    0|
    |grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349                         |real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                         |        0|   2|  1266|  1081|    0|
    |grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442                         |real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                         |        0|   1|   848|   670|    0|
    |grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398               |real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT               |        0|   1|   369|   378|    0|
    |grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533                         |real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                         |        0|   1|   821|   828|    0|
    |grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469  |real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |        0|  24|  6221|  3205|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                         |                                                                   |        0|  29| 10590|  8111|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |MatA_V_U     |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_1_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_2_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_3_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_4_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_5_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_6_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_7_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_8_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_9_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_10_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_11_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_12_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_13_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_14_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_15_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_16_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_17_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_18_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_19_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatB_V_U     |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_1_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_2_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_3_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_4_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_5_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_6_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_7_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_8_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_9_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_10_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_11_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_12_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_13_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_14_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_15_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_16_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_17_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_18_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_19_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatC_V_U     |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_1_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_2_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_3_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_4_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_5_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_6_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_7_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_8_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_9_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_10_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_11_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_12_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_13_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_14_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_15_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_16_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_17_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_18_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_19_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                           |      120|  0|   0|    0| 67000|  960|    60|      1072000|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |MatA_V_10_address0  |   14|          3|   10|         30|
    |MatA_V_10_ce0       |   14|          3|    1|          3|
    |MatA_V_10_we0       |    9|          2|    1|          2|
    |MatA_V_11_address0  |   14|          3|   10|         30|
    |MatA_V_11_ce0       |   14|          3|    1|          3|
    |MatA_V_11_we0       |    9|          2|    1|          2|
    |MatA_V_12_address0  |   14|          3|   10|         30|
    |MatA_V_12_ce0       |   14|          3|    1|          3|
    |MatA_V_12_we0       |    9|          2|    1|          2|
    |MatA_V_13_address0  |   14|          3|   10|         30|
    |MatA_V_13_ce0       |   14|          3|    1|          3|
    |MatA_V_13_we0       |    9|          2|    1|          2|
    |MatA_V_14_address0  |   14|          3|   10|         30|
    |MatA_V_14_ce0       |   14|          3|    1|          3|
    |MatA_V_14_we0       |    9|          2|    1|          2|
    |MatA_V_15_address0  |   14|          3|   10|         30|
    |MatA_V_15_ce0       |   14|          3|    1|          3|
    |MatA_V_15_we0       |    9|          2|    1|          2|
    |MatA_V_16_address0  |   14|          3|   10|         30|
    |MatA_V_16_ce0       |   14|          3|    1|          3|
    |MatA_V_16_we0       |    9|          2|    1|          2|
    |MatA_V_17_address0  |   14|          3|   10|         30|
    |MatA_V_17_ce0       |   14|          3|    1|          3|
    |MatA_V_17_we0       |    9|          2|    1|          2|
    |MatA_V_18_address0  |   14|          3|   10|         30|
    |MatA_V_18_ce0       |   14|          3|    1|          3|
    |MatA_V_18_we0       |    9|          2|    1|          2|
    |MatA_V_19_address0  |   14|          3|   10|         30|
    |MatA_V_19_ce0       |   14|          3|    1|          3|
    |MatA_V_19_we0       |    9|          2|    1|          2|
    |MatA_V_1_address0   |   14|          3|   10|         30|
    |MatA_V_1_ce0        |   14|          3|    1|          3|
    |MatA_V_1_we0        |    9|          2|    1|          2|
    |MatA_V_2_address0   |   14|          3|   10|         30|
    |MatA_V_2_ce0        |   14|          3|    1|          3|
    |MatA_V_2_we0        |    9|          2|    1|          2|
    |MatA_V_3_address0   |   14|          3|   10|         30|
    |MatA_V_3_ce0        |   14|          3|    1|          3|
    |MatA_V_3_we0        |    9|          2|    1|          2|
    |MatA_V_4_address0   |   14|          3|   10|         30|
    |MatA_V_4_ce0        |   14|          3|    1|          3|
    |MatA_V_4_we0        |    9|          2|    1|          2|
    |MatA_V_5_address0   |   14|          3|   10|         30|
    |MatA_V_5_ce0        |   14|          3|    1|          3|
    |MatA_V_5_we0        |    9|          2|    1|          2|
    |MatA_V_6_address0   |   14|          3|   10|         30|
    |MatA_V_6_ce0        |   14|          3|    1|          3|
    |MatA_V_6_we0        |    9|          2|    1|          2|
    |MatA_V_7_address0   |   14|          3|   10|         30|
    |MatA_V_7_ce0        |   14|          3|    1|          3|
    |MatA_V_7_we0        |    9|          2|    1|          2|
    |MatA_V_8_address0   |   14|          3|   10|         30|
    |MatA_V_8_ce0        |   14|          3|    1|          3|
    |MatA_V_8_we0        |    9|          2|    1|          2|
    |MatA_V_9_address0   |   14|          3|   10|         30|
    |MatA_V_9_ce0        |   14|          3|    1|          3|
    |MatA_V_9_we0        |    9|          2|    1|          2|
    |MatA_V_address0     |   14|          3|   10|         30|
    |MatA_V_ce0          |   14|          3|    1|          3|
    |MatA_V_we0          |    9|          2|    1|          2|
    |MatB_V_10_address0  |   14|          3|   11|         33|
    |MatB_V_10_ce0       |   14|          3|    1|          3|
    |MatB_V_10_ce1       |    9|          2|    1|          2|
    |MatB_V_10_ce2       |    9|          2|    1|          2|
    |MatB_V_10_we0       |    9|          2|    1|          2|
    |MatB_V_11_address0  |   14|          3|   11|         33|
    |MatB_V_11_ce0       |   14|          3|    1|          3|
    |MatB_V_11_ce1       |    9|          2|    1|          2|
    |MatB_V_11_ce2       |    9|          2|    1|          2|
    |MatB_V_11_we0       |    9|          2|    1|          2|
    |MatB_V_12_address0  |   14|          3|   11|         33|
    |MatB_V_12_ce0       |   14|          3|    1|          3|
    |MatB_V_12_ce1       |    9|          2|    1|          2|
    |MatB_V_12_ce2       |    9|          2|    1|          2|
    |MatB_V_12_we0       |    9|          2|    1|          2|
    |MatB_V_13_address0  |   14|          3|   11|         33|
    |MatB_V_13_ce0       |   14|          3|    1|          3|
    |MatB_V_13_ce1       |    9|          2|    1|          2|
    |MatB_V_13_ce2       |    9|          2|    1|          2|
    |MatB_V_13_we0       |    9|          2|    1|          2|
    |MatB_V_14_address0  |   14|          3|   11|         33|
    |MatB_V_14_ce0       |   14|          3|    1|          3|
    |MatB_V_14_ce1       |    9|          2|    1|          2|
    |MatB_V_14_ce2       |    9|          2|    1|          2|
    |MatB_V_14_we0       |    9|          2|    1|          2|
    |MatB_V_15_address0  |   14|          3|   11|         33|
    |MatB_V_15_ce0       |   14|          3|    1|          3|
    |MatB_V_15_ce1       |    9|          2|    1|          2|
    |MatB_V_15_ce2       |    9|          2|    1|          2|
    |MatB_V_15_we0       |    9|          2|    1|          2|
    |MatB_V_16_address0  |   14|          3|   11|         33|
    |MatB_V_16_ce0       |   14|          3|    1|          3|
    |MatB_V_16_ce1       |    9|          2|    1|          2|
    |MatB_V_16_ce2       |    9|          2|    1|          2|
    |MatB_V_16_we0       |    9|          2|    1|          2|
    |MatB_V_17_address0  |   14|          3|   11|         33|
    |MatB_V_17_ce0       |   14|          3|    1|          3|
    |MatB_V_17_ce1       |    9|          2|    1|          2|
    |MatB_V_17_ce2       |    9|          2|    1|          2|
    |MatB_V_17_we0       |    9|          2|    1|          2|
    |MatB_V_18_address0  |   14|          3|   11|         33|
    |MatB_V_18_ce0       |   14|          3|    1|          3|
    |MatB_V_18_ce1       |    9|          2|    1|          2|
    |MatB_V_18_ce2       |    9|          2|    1|          2|
    |MatB_V_18_we0       |    9|          2|    1|          2|
    |MatB_V_19_address0  |   14|          3|   11|         33|
    |MatB_V_19_ce0       |   14|          3|    1|          3|
    |MatB_V_19_ce1       |    9|          2|    1|          2|
    |MatB_V_19_ce2       |    9|          2|    1|          2|
    |MatB_V_19_we0       |    9|          2|    1|          2|
    |MatB_V_1_address0   |   14|          3|   11|         33|
    |MatB_V_1_ce0        |   14|          3|    1|          3|
    |MatB_V_1_ce1        |    9|          2|    1|          2|
    |MatB_V_1_ce2        |    9|          2|    1|          2|
    |MatB_V_1_we0        |    9|          2|    1|          2|
    |MatB_V_2_address0   |   14|          3|   11|         33|
    |MatB_V_2_ce0        |   14|          3|    1|          3|
    |MatB_V_2_ce1        |    9|          2|    1|          2|
    |MatB_V_2_ce2        |    9|          2|    1|          2|
    |MatB_V_2_we0        |    9|          2|    1|          2|
    |MatB_V_3_address0   |   14|          3|   11|         33|
    |MatB_V_3_ce0        |   14|          3|    1|          3|
    |MatB_V_3_ce1        |    9|          2|    1|          2|
    |MatB_V_3_ce2        |    9|          2|    1|          2|
    |MatB_V_3_we0        |    9|          2|    1|          2|
    |MatB_V_4_address0   |   14|          3|   11|         33|
    |MatB_V_4_ce0        |   14|          3|    1|          3|
    |MatB_V_4_ce1        |    9|          2|    1|          2|
    |MatB_V_4_ce2        |    9|          2|    1|          2|
    |MatB_V_4_we0        |    9|          2|    1|          2|
    |MatB_V_5_address0   |   14|          3|   11|         33|
    |MatB_V_5_ce0        |   14|          3|    1|          3|
    |MatB_V_5_ce1        |    9|          2|    1|          2|
    |MatB_V_5_ce2        |    9|          2|    1|          2|
    |MatB_V_5_we0        |    9|          2|    1|          2|
    |MatB_V_6_address0   |   14|          3|   11|         33|
    |MatB_V_6_ce0        |   14|          3|    1|          3|
    |MatB_V_6_ce1        |    9|          2|    1|          2|
    |MatB_V_6_ce2        |    9|          2|    1|          2|
    |MatB_V_6_we0        |    9|          2|    1|          2|
    |MatB_V_7_address0   |   14|          3|   11|         33|
    |MatB_V_7_ce0        |   14|          3|    1|          3|
    |MatB_V_7_ce1        |    9|          2|    1|          2|
    |MatB_V_7_ce2        |    9|          2|    1|          2|
    |MatB_V_7_we0        |    9|          2|    1|          2|
    |MatB_V_8_address0   |   14|          3|   11|         33|
    |MatB_V_8_ce0        |   14|          3|    1|          3|
    |MatB_V_8_ce1        |    9|          2|    1|          2|
    |MatB_V_8_ce2        |    9|          2|    1|          2|
    |MatB_V_8_we0        |    9|          2|    1|          2|
    |MatB_V_9_address0   |   14|          3|   11|         33|
    |MatB_V_9_ce0        |   14|          3|    1|          3|
    |MatB_V_9_ce1        |    9|          2|    1|          2|
    |MatB_V_9_ce2        |    9|          2|    1|          2|
    |MatB_V_9_we0        |    9|          2|    1|          2|
    |MatB_V_address0     |   14|          3|   11|         33|
    |MatB_V_ce0          |   14|          3|    1|          3|
    |MatB_V_ce1          |    9|          2|    1|          2|
    |MatB_V_ce2          |    9|          2|    1|          2|
    |MatB_V_we0          |    9|          2|    1|          2|
    |MatC_V_10_address0  |   20|          4|   10|         40|
    |MatC_V_10_ce0       |   20|          4|    1|          4|
    |MatC_V_10_ce1       |    9|          2|    1|          2|
    |MatC_V_10_d0        |   14|          3|   16|         48|
    |MatC_V_10_we0       |   14|          3|    1|          3|
    |MatC_V_11_address0  |   20|          4|   10|         40|
    |MatC_V_11_ce0       |   20|          4|    1|          4|
    |MatC_V_11_ce1       |    9|          2|    1|          2|
    |MatC_V_11_d0        |   14|          3|   16|         48|
    |MatC_V_11_we0       |   14|          3|    1|          3|
    |MatC_V_12_address0  |   20|          4|   10|         40|
    |MatC_V_12_ce0       |   20|          4|    1|          4|
    |MatC_V_12_ce1       |    9|          2|    1|          2|
    |MatC_V_12_d0        |   14|          3|   16|         48|
    |MatC_V_12_we0       |   14|          3|    1|          3|
    |MatC_V_13_address0  |   20|          4|   10|         40|
    |MatC_V_13_ce0       |   20|          4|    1|          4|
    |MatC_V_13_ce1       |    9|          2|    1|          2|
    |MatC_V_13_d0        |   14|          3|   16|         48|
    |MatC_V_13_we0       |   14|          3|    1|          3|
    |MatC_V_14_address0  |   20|          4|   10|         40|
    |MatC_V_14_ce0       |   20|          4|    1|          4|
    |MatC_V_14_ce1       |    9|          2|    1|          2|
    |MatC_V_14_d0        |   14|          3|   16|         48|
    |MatC_V_14_we0       |   14|          3|    1|          3|
    |MatC_V_15_address0  |   20|          4|   10|         40|
    |MatC_V_15_ce0       |   20|          4|    1|          4|
    |MatC_V_15_ce1       |    9|          2|    1|          2|
    |MatC_V_15_d0        |   14|          3|   16|         48|
    |MatC_V_15_we0       |   14|          3|    1|          3|
    |MatC_V_16_address0  |   20|          4|   10|         40|
    |MatC_V_16_ce0       |   20|          4|    1|          4|
    |MatC_V_16_ce1       |    9|          2|    1|          2|
    |MatC_V_16_d0        |   14|          3|   16|         48|
    |MatC_V_16_we0       |   14|          3|    1|          3|
    |MatC_V_17_address0  |   20|          4|   10|         40|
    |MatC_V_17_ce0       |   20|          4|    1|          4|
    |MatC_V_17_ce1       |    9|          2|    1|          2|
    |MatC_V_17_d0        |   14|          3|   16|         48|
    |MatC_V_17_we0       |   14|          3|    1|          3|
    |MatC_V_18_address0  |   20|          4|   10|         40|
    |MatC_V_18_ce0       |   20|          4|    1|          4|
    |MatC_V_18_ce1       |    9|          2|    1|          2|
    |MatC_V_18_d0        |   14|          3|   16|         48|
    |MatC_V_18_we0       |   14|          3|    1|          3|
    |MatC_V_19_address0  |   20|          4|   10|         40|
    |MatC_V_19_ce0       |   20|          4|    1|          4|
    |MatC_V_19_ce1       |    9|          2|    1|          2|
    |MatC_V_19_d0        |   14|          3|   16|         48|
    |MatC_V_19_we0       |   14|          3|    1|          3|
    |MatC_V_1_address0   |   20|          4|   10|         40|
    |MatC_V_1_ce0        |   20|          4|    1|          4|
    |MatC_V_1_ce1        |    9|          2|    1|          2|
    |MatC_V_1_d0         |   14|          3|   16|         48|
    |MatC_V_1_we0        |   14|          3|    1|          3|
    |MatC_V_2_address0   |   20|          4|   10|         40|
    |MatC_V_2_ce0        |   20|          4|    1|          4|
    |MatC_V_2_ce1        |    9|          2|    1|          2|
    |MatC_V_2_d0         |   14|          3|   16|         48|
    |MatC_V_2_we0        |   14|          3|    1|          3|
    |MatC_V_3_address0   |   20|          4|   10|         40|
    |MatC_V_3_ce0        |   20|          4|    1|          4|
    |MatC_V_3_ce1        |    9|          2|    1|          2|
    |MatC_V_3_d0         |   14|          3|   16|         48|
    |MatC_V_3_we0        |   14|          3|    1|          3|
    |MatC_V_4_address0   |   20|          4|   10|         40|
    |MatC_V_4_ce0        |   20|          4|    1|          4|
    |MatC_V_4_ce1        |    9|          2|    1|          2|
    |MatC_V_4_d0         |   14|          3|   16|         48|
    |MatC_V_4_we0        |   14|          3|    1|          3|
    |MatC_V_5_address0   |   20|          4|   10|         40|
    |MatC_V_5_ce0        |   20|          4|    1|          4|
    |MatC_V_5_ce1        |    9|          2|    1|          2|
    |MatC_V_5_d0         |   14|          3|   16|         48|
    |MatC_V_5_we0        |   14|          3|    1|          3|
    |MatC_V_6_address0   |   20|          4|   10|         40|
    |MatC_V_6_ce0        |   20|          4|    1|          4|
    |MatC_V_6_ce1        |    9|          2|    1|          2|
    |MatC_V_6_d0         |   14|          3|   16|         48|
    |MatC_V_6_we0        |   14|          3|    1|          3|
    |MatC_V_7_address0   |   20|          4|   10|         40|
    |MatC_V_7_ce0        |   20|          4|    1|          4|
    |MatC_V_7_ce1        |    9|          2|    1|          2|
    |MatC_V_7_d0         |   14|          3|   16|         48|
    |MatC_V_7_we0        |   14|          3|    1|          3|
    |MatC_V_8_address0   |   20|          4|   10|         40|
    |MatC_V_8_ce0        |   20|          4|    1|          4|
    |MatC_V_8_ce1        |    9|          2|    1|          2|
    |MatC_V_8_d0         |   14|          3|   16|         48|
    |MatC_V_8_we0        |   14|          3|    1|          3|
    |MatC_V_9_address0   |   20|          4|   10|         40|
    |MatC_V_9_ce0        |   20|          4|    1|          4|
    |MatC_V_9_ce1        |    9|          2|    1|          2|
    |MatC_V_9_d0         |   14|          3|   16|         48|
    |MatC_V_9_we0        |   14|          3|    1|          3|
    |MatC_V_address0     |   20|          4|   10|         40|
    |MatC_V_ce0          |   20|          4|    1|          4|
    |MatC_V_ce1          |    9|          2|    1|          2|
    |MatC_V_d0           |   14|          3|   16|         48|
    |MatC_V_we0          |   14|          3|    1|          3|
    |ap_NS_fsm           |  106|         21|    1|         21|
    |mem_ARADDR          |   20|          4|   64|        256|
    |mem_ARLEN           |   20|          4|   32|        128|
    |mem_ARVALID         |   20|          4|    1|          4|
    |mem_AWADDR          |   14|          3|   64|        192|
    |mem_AWLEN           |   14|          3|   32|         96|
    |mem_AWVALID         |   14|          3|    1|          3|
    |mem_BREADY          |   14|          3|    1|          3|
    |mem_RREADY          |   14|          3|    1|          3|
    |mem_WVALID          |    9|          2|    1|          2|
    |mem_blk_n_AR        |    9|          2|    1|          2|
    |mem_blk_n_AW        |    9|          2|    1|          2|
    |mem_blk_n_B         |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               | 3652|        776| 1321|       4194|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |MatA_DRAM_read_reg_605                                                                     |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                  |  20|   0|   20|          0|
    |grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg                         |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg                         |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg               |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg                         |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_615                                                                          |  60|   0|   60|          0|
    |trunc_ln39_reg_610                                                                         |   4|   0|    4|          0|
    |trunc_ln3_reg_621                                                                          |  60|   0|   60|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 213|   0|  213|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   real_matmul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   real_matmul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   real_matmul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|  128|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|   16|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|  128|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

