
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7628 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 565.859 ; gain = 185.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/devel/Downloads/Main.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Main' (1#1) [C:/Users/devel/Downloads/Main.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 629.363 ; gain = 249.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 629.363 ; gain = 249.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 629.363 ; gain = 249.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Main'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NEXTSTATE_reg' [C:/Users/devel/Downloads/Main.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NEXTSTATE_reg' [C:/Users/devel/Downloads/Main.vhd:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
             work_normal |                              001 |                              001
             setup_alarm |                              010 |                              100
              setup_time |                              011 |                              010
               buzzer_on |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Main'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NEXTSTATE_reg' [C:/Users/devel/Downloads/Main.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALARM_H_reg' [C:/Users/devel/Downloads/Main.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'ALARM_M_reg' [C:/Users/devel/Downloads/Main.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'ALARM_reg' [C:/Users/devel/Downloads/Main.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 665.852 ; gain = 285.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[8]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[9]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[10]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[11]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[12]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[13]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[14]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[15]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[16]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[17]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[18]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[19]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[20]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[21]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[22]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[23]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[24]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[25]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[26]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[27]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[28]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[29]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[30]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_M_reg[31]' (LD) to 'ALARM_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[6]' (LD) to 'ALARM_H_reg[7]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[7]' (LD) to 'ALARM_H_reg[8]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[8]' (LD) to 'ALARM_H_reg[9]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[9]' (LD) to 'ALARM_H_reg[10]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[10]' (LD) to 'ALARM_H_reg[11]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[11]' (LD) to 'ALARM_H_reg[12]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[12]' (LD) to 'ALARM_H_reg[13]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[13]' (LD) to 'ALARM_H_reg[14]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[14]' (LD) to 'ALARM_H_reg[15]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[15]' (LD) to 'ALARM_H_reg[16]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[16]' (LD) to 'ALARM_H_reg[17]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[17]' (LD) to 'ALARM_H_reg[18]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[18]' (LD) to 'ALARM_H_reg[19]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[19]' (LD) to 'ALARM_H_reg[20]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[20]' (LD) to 'ALARM_H_reg[21]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[21]' (LD) to 'ALARM_H_reg[22]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[22]' (LD) to 'ALARM_H_reg[23]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[23]' (LD) to 'ALARM_H_reg[24]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[24]' (LD) to 'ALARM_H_reg[25]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[25]' (LD) to 'ALARM_H_reg[26]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[26]' (LD) to 'ALARM_H_reg[27]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[27]' (LD) to 'ALARM_H_reg[28]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[28]' (LD) to 'ALARM_H_reg[29]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[29]' (LD) to 'ALARM_H_reg[30]'
INFO: [Synth 8-3886] merging instance 'ALARM_H_reg[30]' (LD) to 'ALARM_H_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALARM_H_reg[31] )
WARNING: [Synth 8-3332] Sequential element (ALARM_H_reg[31]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   426|
|3     |LUT1   |    87|
|4     |LUT2   |   282|
|5     |LUT3   |   453|
|6     |LUT4   |   188|
|7     |LUT5   |   421|
|8     |LUT6   |  1322|
|9     |FDCE   |   136|
|10    |FDPE   |    16|
|11    |LD     |    18|
|12    |LDC    |    14|
|13    |IBUF   |    21|
|14    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3429|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1114.195 ; gain = 734.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main' is not ideal for floorplanning, since the cellview 'Main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1114.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 18 instances
  LDC => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1114.707 ; gain = 758.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1114.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Project_Digital/project_1/project_1.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 04:35:26 2021...
