Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 11 19:23:10 2024
| Host         : Raphaetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Universal_Register_Heap_one_timing_summary_routed.rpt -pb Universal_Register_Heap_one_timing_summary_routed.pb -rpx Universal_Register_Heap_one_timing_summary_routed.rpx -warn_on_violation
| Design       : Universal_Register_Heap_one
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  162         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (226)
5. checking no_input_delay (48)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: clk_ (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (226)
--------------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  322          inf        0.000                      0                  322           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           322 Endpoints
Min Delay           322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_Data_B_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 2.775ns (37.151%)  route 4.695ns (62.849%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  R_Data_B_reg[31]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[31]/Q
                         net (fo=1, routed)           4.695     4.967    R_Data_B_OBUF[31]
    A8                   OBUF (Prop_obuf_I_O)         2.503     7.470 r  R_Data_B_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.470    R_Data_B[31]
    A8                                                                r  R_Data_B[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 2.760ns (38.881%)  route 4.338ns (61.119%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  R_Data_B_reg[25]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[25]/Q
                         net (fo=1, routed)           4.338     4.610    R_Data_B_OBUF[25]
    D10                  OBUF (Prop_obuf_I_O)         2.488     7.098 r  R_Data_B_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.098    R_Data_B[25]
    D10                                                               r  R_Data_B[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 2.769ns (39.698%)  route 4.206ns (60.302%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  R_Data_B_reg[30]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[30]/Q
                         net (fo=1, routed)           4.206     4.478    R_Data_B_OBUF[30]
    C9                   OBUF (Prop_obuf_I_O)         2.497     6.975 r  R_Data_B_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.975    R_Data_B[30]
    C9                                                                r  R_Data_B[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 2.758ns (40.375%)  route 4.072ns (59.625%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  R_Data_B_reg[23]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[23]/Q
                         net (fo=1, routed)           4.072     4.344    R_Data_B_OBUF[23]
    C11                  OBUF (Prop_obuf_I_O)         2.486     6.830 r  R_Data_B_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.830    R_Data_B[23]
    C11                                                               r  R_Data_B[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 2.774ns (41.406%)  route 3.925ns (58.594%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  R_Data_B_reg[1]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[1]/Q
                         net (fo=1, routed)           3.925     4.197    R_Data_B_OBUF[1]
    A12                  OBUF (Prop_obuf_I_O)         2.502     6.699 r  R_Data_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.699    R_Data_B[1]
    A12                                                               r  R_Data_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 2.765ns (41.703%)  route 3.865ns (58.297%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  R_Data_B_reg[7]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[7]/Q
                         net (fo=1, routed)           3.865     4.137    R_Data_B_OBUF[7]
    A14                  OBUF (Prop_obuf_I_O)         2.493     6.629 r  R_Data_B_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.629    R_Data_B[7]
    A14                                                               r  R_Data_B[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 2.751ns (41.512%)  route 3.876ns (58.488%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  R_Data_B_reg[19]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[19]/Q
                         net (fo=1, routed)           3.876     4.148    R_Data_B_OBUF[19]
    F13                  OBUF (Prop_obuf_I_O)         2.479     6.627 r  R_Data_B_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.627    R_Data_B[19]
    F13                                                               r  R_Data_B[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 2.785ns (42.710%)  route 3.736ns (57.290%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  R_Data_B_reg[5]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.272     0.272 r  R_Data_B_reg[5]/Q
                         net (fo=1, routed)           3.736     4.008    R_Data_B_OBUF[5]
    A10                  OBUF (Prop_obuf_I_O)         2.513     6.522 r  R_Data_B_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.522    R_Data_B[5]
    A10                                                               r  R_Data_B[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 2.760ns (48.269%)  route 2.958ns (51.731%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  R_Data_B_reg[18]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.315     0.315 r  R_Data_B_reg[18]/Q
                         net (fo=1, routed)           2.958     3.273    R_Data_B_OBUF[18]
    G12                  OBUF (Prop_obuf_I_O)         2.445     5.718 r  R_Data_B_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.718    R_Data_B[18]
    G12                                                               r  R_Data_B[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Data_B_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 2.819ns (49.327%)  route 2.896ns (50.673%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  R_Data_B_reg[29]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.315     0.315 r  R_Data_B_reg[29]/Q
                         net (fo=1, routed)           2.896     3.211    R_Data_B_OBUF[29]
    B9                   OBUF (Prop_obuf_I_O)         2.504     5.716 r  R_Data_B_OBUF[29]_inst/O
                         net (fo=0)                   0.000     5.716    R_Data_B[29]
    B9                                                                r  R_Data_B[29] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R1/Q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_C_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.953%)  route 0.105ns (45.047%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  R1/Q_reg[5]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[5]/Q
                         net (fo=3, routed)           0.105     0.205    R0/R_Data_B_reg[31][5]
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.028     0.233 r  R0/R_Data_C[5]_i_1/O
                         net (fo=1, routed)           0.000     0.233    R0_n_90
    SLICE_X2Y70          FDRE                                         r  R_Data_C_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.964%)  route 0.114ns (47.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  R1/Q_reg[2]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[2]/Q
                         net (fo=3, routed)           0.114     0.214    R1/Q[2]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.028     0.242 r  R1/R_Data_A[2]_i_1/O
                         net (fo=1, routed)           0.000     0.242    Q_R[2]
    SLICE_X1Y69          FDRE                                         r  R_Data_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.757%)  route 0.115ns (47.243%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  R1/Q_reg[19]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[19]/Q
                         net (fo=3, routed)           0.115     0.215    R0/R_Data_B_reg[31][19]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.028     0.243 r  R0/R_Data_B[19]_i_1/O
                         net (fo=1, routed)           0.000     0.243    R0_n_12
    SLICE_X0Y80          FDRE                                         r  R_Data_B_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R0/Q_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_C_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.721%)  route 0.115ns (47.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  R0/Q_reg[17]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R0/Q_reg[17]/Q
                         net (fo=3, routed)           0.115     0.215    R0/Q[17]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.028     0.243 r  R0/R_Data_C[17]_i_1/O
                         net (fo=1, routed)           0.000     0.243    R0_n_78
    SLICE_X1Y80          FDRE                                         r  R_Data_C_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_A_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  R1/Q_reg[19]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[19]/Q
                         net (fo=3, routed)           0.116     0.216    R1/Q[19]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.028     0.244 r  R1/R_Data_A[19]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Q_R[19]
    SLICE_X0Y80          FDRE                                         r  R_Data_A_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_A_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  R1/Q_reg[26]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[26]/Q
                         net (fo=3, routed)           0.116     0.216    R1/Q[26]
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.028     0.244 r  R1/R_Data_A[26]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Q_R[26]
    SLICE_X0Y84          FDRE                                         r  R_Data_A_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_B_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  R1/Q_reg[26]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[26]/Q
                         net (fo=3, routed)           0.116     0.216    R0/R_Data_B_reg[31][26]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.028     0.244 r  R0/R_Data_B[26]_i_1/O
                         net (fo=1, routed)           0.000     0.244    R0_n_5
    SLICE_X0Y84          FDRE                                         r  R_Data_B_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.529%)  route 0.116ns (47.471%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  R1/Q_reg[3]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[3]/Q
                         net (fo=3, routed)           0.116     0.216    R1/Q[3]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.028     0.244 r  R1/R_Data_A[3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Q_R[3]
    SLICE_X1Y69          FDRE                                         r  R_Data_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_C_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.342%)  route 0.117ns (47.658%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  R0/Q_reg[3]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R0/Q_reg[3]/Q
                         net (fo=3, routed)           0.117     0.217    R0/Q[3]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.028     0.245 r  R0/R_Data_C[3]_i_1/O
                         net (fo=1, routed)           0.000     0.245    R0_n_92
    SLICE_X1Y69          FDRE                                         r  R_Data_C_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/Q_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_Data_A_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.864%)  route 0.119ns (48.136%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  R1/Q_reg[18]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/Q_reg[18]/Q
                         net (fo=3, routed)           0.119     0.219    R1/Q[18]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.028     0.247 r  R1/R_Data_A[18]_i_1/O
                         net (fo=1, routed)           0.000     0.247    Q_R[18]
    SLICE_X0Y75          FDRE                                         r  R_Data_A_reg[18]/D
  -------------------------------------------------------------------    -------------------





