static inline int\r\nF_1 ( T_1 V_1 )\r\n{\r\nif ( V_1 == 16 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic inline struct V_2 * F_2 ( void * V_3 )\r\n{\r\nunsigned long V_4 = ( unsigned long ) V_3 ;\r\nunsigned long V_5 = V_6 ;\r\nif ( V_5 <= F_3 () )\r\nV_5 = 1 ;\r\nreturn (struct V_2 * ) F_4 ( V_4 , V_5 ) ;\r\n}\r\nstatic inline struct V_2 * V_2 ( struct V_7 * V_8 )\r\n{\r\nreturn F_2 ( F_5 ( V_8 ) ) ;\r\n}\r\nstatic inline struct V_2 * F_6 ( struct V_9 * V_8 )\r\n{\r\nreturn F_2 ( F_7 ( V_8 ) ) ;\r\n}\r\nstatic int F_8 ( struct V_7 * V_8 , const T_2 * V_10 ,\r\nunsigned int V_1 )\r\n{\r\nstruct V_2 * V_3 = V_2 ( V_8 ) ;\r\nconst T_3 * V_11 = ( const T_3 * ) V_10 ;\r\nT_4 * V_12 = & V_8 -> V_13 ;\r\nstruct V_14 V_15 ;\r\nint V_16 ;\r\nif ( V_1 % 8 ) {\r\n* V_12 |= V_17 ;\r\nreturn - V_18 ;\r\n}\r\nV_3 -> V_19 = V_3 -> V_20 ;\r\nV_3 -> V_20 [ 0 ] = F_9 ( V_11 [ 0 ] ) ;\r\nV_3 -> V_20 [ 1 ] = F_9 ( V_11 [ 1 ] ) ;\r\nV_3 -> V_20 [ 2 ] = F_9 ( V_11 [ 2 ] ) ;\r\nV_3 -> V_20 [ 3 ] = F_9 ( V_11 [ 3 ] ) ;\r\nmemset ( & V_3 -> V_21 , 0 , sizeof( V_3 -> V_21 ) ) ;\r\nV_3 -> V_21 . V_22 . V_23 = 1 ;\r\nV_3 -> V_21 . V_24 . V_25 = 10 + ( V_1 - 16 ) / 4 ;\r\nV_3 -> V_21 . V_22 . V_25 = V_3 -> V_21 . V_24 . V_25 ;\r\nV_3 -> V_21 . V_24 . V_26 = ( V_1 - 16 ) / 8 ;\r\nV_3 -> V_21 . V_22 . V_26 = V_3 -> V_21 . V_24 . V_26 ;\r\nif ( F_1 ( V_1 ) )\r\ngoto V_27;\r\nV_3 -> V_19 = V_3 -> V_28 ;\r\nV_3 -> V_21 . V_24 . V_29 = 1 ;\r\nV_3 -> V_21 . V_22 . V_29 = 1 ;\r\nif ( F_10 ( & V_15 , V_10 , V_1 ) ) {\r\n* V_12 |= V_17 ;\r\nreturn - V_18 ;\r\n}\r\nmemcpy ( V_3 -> V_20 , V_15 . V_30 , V_31 ) ;\r\nmemcpy ( V_3 -> V_19 , V_15 . V_32 , V_31 ) ;\r\nV_27:\r\nF_11 (cpu)\r\nif ( & V_3 -> V_21 . V_24 == F_12 ( V_33 , V_16 ) ||\r\n& V_3 -> V_21 . V_22 == F_12 ( V_33 , V_16 ) )\r\nF_12 ( V_33 , V_16 ) = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_13 ( struct V_21 * V_21 )\r\n{\r\nint V_16 = F_14 () ;\r\nif ( V_21 != F_12 ( V_33 , V_16 ) )\r\n#ifndef F_15\r\nasm volatile ("pushfl; popfl");\r\n#else\r\nasm volatile ("pushfq; popfq");\r\n#endif\r\n}\r\nstatic inline void F_16 ( struct V_21 * V_21 )\r\n{\r\nF_12 ( V_33 , F_14 () ) = V_21 ;\r\n}\r\nstatic inline void F_17 ( const T_2 * V_34 , T_2 * V_35 , void * V_11 ,\r\nstruct V_21 * V_36 , int V_37 )\r\n{\r\nasm volatile (".byte 0xf3,0x0f,0xa7,0xc8"\r\n: "+S"(input), "+D"(output)\r\n: "d"(control_word), "b"(key), "c"(count));\r\n}\r\nstatic inline T_2 * F_18 ( const T_2 * V_34 , T_2 * V_35 , void * V_11 ,\r\nT_2 * V_38 , struct V_21 * V_36 , int V_37 )\r\n{\r\nasm volatile (".byte 0xf3,0x0f,0xa7,0xd0"\r\n: "+S" (input), "+D" (output), "+a" (iv)\r\n: "d" (control_word), "b" (key), "c" (count));\r\nreturn V_38 ;\r\n}\r\nstatic void F_19 ( const T_2 * V_39 , T_2 * V_40 , T_4 * V_11 ,\r\nstruct V_21 * V_21 , int V_37 )\r\n{\r\nT_2 V_41 [ V_42 * ( V_43 - 1 ) + V_6 - 1 ] ;\r\nT_2 * V_44 = F_20 ( & V_41 [ 0 ] , V_6 ) ;\r\nmemcpy ( V_44 , V_39 , V_37 * V_42 ) ;\r\nF_17 ( V_44 , V_40 , V_11 , V_21 , V_37 ) ;\r\n}\r\nstatic T_2 * F_21 ( const T_2 * V_39 , T_2 * V_40 , T_4 * V_11 ,\r\nT_2 * V_38 , struct V_21 * V_21 , int V_37 )\r\n{\r\nT_2 V_41 [ V_42 * ( V_45 - 1 ) + V_6 - 1 ] ;\r\nT_2 * V_44 = F_20 ( & V_41 [ 0 ] , V_6 ) ;\r\nmemcpy ( V_44 , V_39 , V_37 * V_42 ) ;\r\nreturn F_18 ( V_44 , V_40 , V_11 , V_38 , V_21 , V_37 ) ;\r\n}\r\nstatic inline void F_22 ( const T_2 * V_39 , T_2 * V_40 , T_4 * V_11 ,\r\nstruct V_21 * V_21 , int V_37 )\r\n{\r\nif ( F_23 ( ( ( unsigned long ) V_39 & ~ V_46 ) + V_47 > V_48 ) ) {\r\nF_19 ( V_39 , V_40 , V_11 , V_21 , V_37 ) ;\r\nreturn;\r\n}\r\nF_17 ( V_39 , V_40 , V_11 , V_21 , V_37 ) ;\r\n}\r\nstatic inline T_2 * F_24 ( const T_2 * V_39 , T_2 * V_40 , T_4 * V_11 ,\r\nT_2 * V_38 , struct V_21 * V_21 , int V_37 )\r\n{\r\nif ( F_23 ( ( ( unsigned long ) V_39 & ~ V_46 ) + V_49 > V_48 ) )\r\nreturn F_21 ( V_39 , V_40 , V_11 , V_38 , V_21 , V_37 ) ;\r\nreturn F_18 ( V_39 , V_40 , V_11 , V_38 , V_21 , V_37 ) ;\r\n}\r\nstatic inline void F_25 ( const T_2 * V_34 , T_2 * V_35 , void * V_11 ,\r\nvoid * V_36 , T_4 V_37 )\r\n{\r\nT_4 V_50 = V_37 & ( V_51 - 1 ) ;\r\nif ( V_37 < V_51 ) {\r\nF_22 ( V_34 , V_35 , V_11 , V_36 , V_37 ) ;\r\nreturn;\r\n}\r\nif ( V_50 )\r\nasm volatile (".byte 0xf3,0x0f,0xa7,0xc8"\r\n: "+S"(input), "+D"(output)\r\n: "d"(control_word), "b"(key), "c"(initial));\r\nasm volatile (".byte 0xf3,0x0f,0xa7,0xc8"\r\n: "+S"(input), "+D"(output)\r\n: "d"(control_word), "b"(key), "c"(count - initial));\r\n}\r\nstatic inline T_2 * F_26 ( const T_2 * V_34 , T_2 * V_35 , void * V_11 ,\r\nT_2 * V_38 , void * V_36 , T_4 V_37 )\r\n{\r\nT_4 V_50 = V_37 & ( V_52 - 1 ) ;\r\nif ( V_37 < V_52 )\r\nreturn F_24 ( V_34 , V_35 , V_11 , V_38 , V_36 , V_37 ) ;\r\nif ( V_50 )\r\nasm volatile (".byte 0xf3,0x0f,0xa7,0xd0"\r\n: "+S" (input), "+D" (output), "+a" (iv)\r\n: "d" (control_word), "b" (key), "c" (initial));\r\nasm volatile (".byte 0xf3,0x0f,0xa7,0xd0"\r\n: "+S" (input), "+D" (output), "+a" (iv)\r\n: "d" (control_word), "b" (key), "c" (count-initial));\r\nreturn V_38 ;\r\n}\r\nstatic void F_27 ( struct V_7 * V_8 , T_2 * V_40 , const T_2 * V_39 )\r\n{\r\nstruct V_2 * V_3 = V_2 ( V_8 ) ;\r\nint V_53 ;\r\nF_13 ( & V_3 -> V_21 . V_24 ) ;\r\nV_53 = F_28 () ;\r\nF_22 ( V_39 , V_40 , V_3 -> V_20 , & V_3 -> V_21 . V_24 , 1 ) ;\r\nF_29 ( V_53 ) ;\r\nF_16 ( & V_3 -> V_21 . V_24 ) ;\r\n}\r\nstatic void F_30 ( struct V_7 * V_8 , T_2 * V_40 , const T_2 * V_39 )\r\n{\r\nstruct V_2 * V_3 = V_2 ( V_8 ) ;\r\nint V_53 ;\r\nF_13 ( & V_3 -> V_21 . V_24 ) ;\r\nV_53 = F_28 () ;\r\nF_22 ( V_39 , V_40 , V_3 -> V_19 , & V_3 -> V_21 . V_22 , 1 ) ;\r\nF_29 ( V_53 ) ;\r\nF_16 ( & V_3 -> V_21 . V_24 ) ;\r\n}\r\nstatic int F_31 ( struct V_54 * V_55 ,\r\nstruct V_56 * V_57 , struct V_56 * V_58 ,\r\nunsigned int V_59 )\r\n{\r\nstruct V_2 * V_3 = F_6 ( V_55 -> V_8 ) ;\r\nstruct V_60 V_61 ;\r\nint V_62 ;\r\nint V_53 ;\r\nF_13 ( & V_3 -> V_21 . V_24 ) ;\r\nF_32 ( & V_61 , V_57 , V_58 , V_59 ) ;\r\nV_62 = F_33 ( V_55 , & V_61 ) ;\r\nV_53 = F_28 () ;\r\nwhile ( ( V_59 = V_61 . V_59 ) ) {\r\nF_25 ( V_61 . V_58 . V_63 . V_4 , V_61 . V_57 . V_63 . V_4 ,\r\nV_3 -> V_20 , & V_3 -> V_21 . V_24 ,\r\nV_59 / V_42 ) ;\r\nV_59 &= V_42 - 1 ;\r\nV_62 = F_34 ( V_55 , & V_61 , V_59 ) ;\r\n}\r\nF_29 ( V_53 ) ;\r\nF_16 ( & V_3 -> V_21 . V_24 ) ;\r\nreturn V_62 ;\r\n}\r\nstatic int F_35 ( struct V_54 * V_55 ,\r\nstruct V_56 * V_57 , struct V_56 * V_58 ,\r\nunsigned int V_59 )\r\n{\r\nstruct V_2 * V_3 = F_6 ( V_55 -> V_8 ) ;\r\nstruct V_60 V_61 ;\r\nint V_62 ;\r\nint V_53 ;\r\nF_13 ( & V_3 -> V_21 . V_22 ) ;\r\nF_32 ( & V_61 , V_57 , V_58 , V_59 ) ;\r\nV_62 = F_33 ( V_55 , & V_61 ) ;\r\nV_53 = F_28 () ;\r\nwhile ( ( V_59 = V_61 . V_59 ) ) {\r\nF_25 ( V_61 . V_58 . V_63 . V_4 , V_61 . V_57 . V_63 . V_4 ,\r\nV_3 -> V_19 , & V_3 -> V_21 . V_22 ,\r\nV_59 / V_42 ) ;\r\nV_59 &= V_42 - 1 ;\r\nV_62 = F_34 ( V_55 , & V_61 , V_59 ) ;\r\n}\r\nF_29 ( V_53 ) ;\r\nF_16 ( & V_3 -> V_21 . V_24 ) ;\r\nreturn V_62 ;\r\n}\r\nstatic int F_36 ( struct V_54 * V_55 ,\r\nstruct V_56 * V_57 , struct V_56 * V_58 ,\r\nunsigned int V_59 )\r\n{\r\nstruct V_2 * V_3 = F_6 ( V_55 -> V_8 ) ;\r\nstruct V_60 V_61 ;\r\nint V_62 ;\r\nint V_53 ;\r\nF_13 ( & V_3 -> V_21 . V_24 ) ;\r\nF_32 ( & V_61 , V_57 , V_58 , V_59 ) ;\r\nV_62 = F_33 ( V_55 , & V_61 ) ;\r\nV_53 = F_28 () ;\r\nwhile ( ( V_59 = V_61 . V_59 ) ) {\r\nT_2 * V_38 = F_26 ( V_61 . V_58 . V_63 . V_4 ,\r\nV_61 . V_57 . V_63 . V_4 , V_3 -> V_20 ,\r\nV_61 . V_38 , & V_3 -> V_21 . V_24 ,\r\nV_59 / V_42 ) ;\r\nmemcpy ( V_61 . V_38 , V_38 , V_42 ) ;\r\nV_59 &= V_42 - 1 ;\r\nV_62 = F_34 ( V_55 , & V_61 , V_59 ) ;\r\n}\r\nF_29 ( V_53 ) ;\r\nF_16 ( & V_3 -> V_21 . V_22 ) ;\r\nreturn V_62 ;\r\n}\r\nstatic int F_37 ( struct V_54 * V_55 ,\r\nstruct V_56 * V_57 , struct V_56 * V_58 ,\r\nunsigned int V_59 )\r\n{\r\nstruct V_2 * V_3 = F_6 ( V_55 -> V_8 ) ;\r\nstruct V_60 V_61 ;\r\nint V_62 ;\r\nint V_53 ;\r\nF_13 ( & V_3 -> V_21 . V_24 ) ;\r\nF_32 ( & V_61 , V_57 , V_58 , V_59 ) ;\r\nV_62 = F_33 ( V_55 , & V_61 ) ;\r\nV_53 = F_28 () ;\r\nwhile ( ( V_59 = V_61 . V_59 ) ) {\r\nF_26 ( V_61 . V_58 . V_63 . V_4 , V_61 . V_57 . V_63 . V_4 ,\r\nV_3 -> V_19 , V_61 . V_38 , & V_3 -> V_21 . V_22 ,\r\nV_59 / V_42 ) ;\r\nV_59 &= V_42 - 1 ;\r\nV_62 = F_34 ( V_55 , & V_61 , V_59 ) ;\r\n}\r\nF_29 ( V_53 ) ;\r\nF_16 ( & V_3 -> V_21 . V_24 ) ;\r\nreturn V_62 ;\r\n}\r\nstatic int T_5 F_38 ( void )\r\n{\r\nint V_64 ;\r\nstruct V_65 * V_66 = & F_39 ( 0 ) ;\r\nif ( ! V_67 )\r\nreturn - V_68 ;\r\nif ( ! V_69 ) {\r\nF_40 (KERN_NOTICE PFX L_1 ) ;\r\nreturn - V_68 ;\r\n}\r\nif ( ( V_64 = F_41 ( & V_70 ) ) )\r\ngoto V_71;\r\nif ( ( V_64 = F_41 ( & V_72 ) ) )\r\ngoto V_73;\r\nif ( ( V_64 = F_41 ( & V_74 ) ) )\r\ngoto V_75;\r\nF_40 (KERN_NOTICE PFX L_2 ) ;\r\nif ( V_66 -> V_76 == 6 && V_66 -> V_77 == 15 && V_66 -> V_78 == 2 ) {\r\nV_51 = V_43 ;\r\nV_52 = V_45 ;\r\nF_40 (KERN_NOTICE PFX L_3 ) ;\r\n}\r\nV_40:\r\nreturn V_64 ;\r\nV_75:\r\nF_42 ( & V_72 ) ;\r\nV_73:\r\nF_42 ( & V_70 ) ;\r\nV_71:\r\nF_40 (KERN_ERR PFX L_4 ) ;\r\ngoto V_40;\r\n}\r\nstatic void T_6 F_43 ( void )\r\n{\r\nF_42 ( & V_74 ) ;\r\nF_42 ( & V_72 ) ;\r\nF_42 ( & V_70 ) ;\r\n}
