#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 23 11:41:12 2023
# Process ID: 20256
# Current directory: /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/vivado.log
# Journal file: /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Wrote  : </home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=250000000.0 
Wrote  : </home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1730.020 ; gain = 0.113 ; free physical = 5311 ; free virtual = 8167
[Fri Jun 23 11:41:43 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Jun 23 11:41:44 2023] Launched synth_1...
Run output will be captured here: /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Jun 23 11:41:44 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7k160tfbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20731 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.195 ; gain = 201.715 ; free physical = 6203 ; free virtual = 9067
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-20723-dynamatic-VirtualBox/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-20723-dynamatic-VirtualBox/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2049.914 ; gain = 266.434 ; free physical = 6237 ; free virtual = 9101
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2049.914 ; gain = 266.434 ; free physical = 6233 ; free virtual = 9097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2049.914 ; gain = 266.434 ; free physical = 6233 ; free virtual = 9097
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.914 ; gain = 0.000 ; free physical = 6226 ; free virtual = 9090
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Finished Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.730 ; gain = 0.000 ; free physical = 6106 ; free virtual = 8981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2076.730 ; gain = 0.000 ; free physical = 6106 ; free virtual = 8981
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2076.730 ; gain = 293.250 ; free physical = 5725 ; free virtual = 8585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2076.730 ; gain = 293.250 ; free physical = 5725 ; free virtual = 8585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2076.730 ; gain = 293.250 ; free physical = 5725 ; free virtual = 8585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2076.730 ; gain = 293.250 ; free physical = 5723 ; free virtual = 8583
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2076.730 ; gain = 293.250 ; free physical = 6147 ; free virtual = 9019
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2097.730 ; gain = 314.250 ; free physical = 6041 ; free virtual = 8906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2097.730 ; gain = 314.250 ; free physical = 6041 ; free virtual = 8905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2107.746 ; gain = 324.266 ; free physical = 6039 ; free virtual = 8903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    58|
|2     |  bd_0_i |bd_0   |    58|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.621 ; gain = 338.141 ; free physical = 6048 ; free virtual = 8915
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2121.621 ; gain = 311.324 ; free physical = 6101 ; free virtual = 8967
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2121.629 ; gain = 338.141 ; free physical = 6102 ; free virtual = 8968
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.629 ; gain = 0.000 ; free physical = 6095 ; free virtual = 8961
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.527 ; gain = 0.000 ; free physical = 6114 ; free virtual = 8979
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2132.527 ; gain = 598.957 ; free physical = 6239 ; free virtual = 9104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.527 ; gain = 0.000 ; free physical = 6239 ; free virtual = 9104
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 11:43:42 2023...
[Fri Jun 23 11:43:46 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1730.020 ; gain = 0.000 ; free physical = 7025 ; free virtual = 9886
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1888.062 ; gain = 0.000 ; free physical = 6878 ; free virtual = 9739
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Finished Parsing XDC File [/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.562 ; gain = 0.000 ; free physical = 6782 ; free virtual = 9643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1983.562 ; gain = 253.543 ; free physical = 6782 ; free virtual = 9643
Running report: report_utilization -file ./report/loop_imperfect_utilization_synth.rpt
Contents of report file './report/loop_imperfect_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:43:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/loop_imperfect_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160tfbg484-1
| Design State : Synthesized
----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 1607 |     0 |    101400 |  1.58 |
|   LUT as Logic             | 1604 |     0 |    101400 |  1.58 |
|   LUT as Memory            |    3 |     0 |     35000 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    3 |     0 |           |       |
| Slice Registers            | 1977 |     0 |    202800 |  0.97 |
|   Register as Flip Flop    | 1977 |     0 |    202800 |  0.97 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 1975  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       600 |  0.67 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1975 |        Flop & Latch |
| LUT3     |  764 |                 LUT |
| LUT2     |  632 |                 LUT |
| CARRY4   |  388 |          CarryLogic |
| LUT1     |  163 |                 LUT |
| LUT5     |   79 |                 LUT |
| LUT4     |   50 |                 LUT |
| LUT6     |   34 |                 LUT |
| DSP48E1  |    4 |    Block Arithmetic |
| SRL16E   |    3 |  Distributed Memory |
| FDSE     |    2 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2433.484 ; gain = 449.922 ; free physical = 6396 ; free virtual = 9260
Contents of report file './report/loop_imperfect_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:44:16 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.354       -7.431                     40                 3636        0.125        0.000                      0                 3636        1.220        0.000                       0                  1984  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.354       -7.431                     40                 3636        0.125        0.000                      0                 3636        1.220        0.000                       0                  1984  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           40  Failing Endpoints,  Worst Slack       -0.354ns,  Total Violation       -7.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.245ns (57.867%)  route 1.635ns (42.133%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.968 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[1]
                         net (fo=2, unplaced)         0.584     4.552    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 -0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_23_reg_2248_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.484%)  route 0.102ns (49.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_23_reg_2248_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.387 r  bd_0_i/hls_inst/inst/select_ln151_23_reg_2248_reg[24]/Q
                         net (fo=1, unplaced)         0.102     0.489    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/Q[24]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.298    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.364    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175                bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220                bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220                bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK




Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/loop_imperfect_timing_paths_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:44:16 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.245ns (57.867%)  route 1.635ns (42.133%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.968 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[1]
                         net (fo=2, unplaced)         0.584     4.552    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.245ns (57.867%)  route 1.635ns (42.133%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.968 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[1]
                         net (fo=2, unplaced)         0.584     4.552    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.214ns (57.528%)  route 1.635ns (42.472%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     3.937 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[3]
                         net (fo=2, unplaced)         0.584     4.521    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[23]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.395     4.208    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.214ns (57.528%)  route 1.635ns (42.472%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     3.937 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[3]
                         net (fo=2, unplaced)         0.584     4.521    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[23]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.395     4.208    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.185ns (57.205%)  route 1.635ns (42.795%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.908 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/O[1]
                         net (fo=2, unplaced)         0.584     4.492    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[17]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.185ns (57.205%)  route 1.635ns (42.795%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.908 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/O[1]
                         net (fo=2, unplaced)         0.584     4.492    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[17]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.167ns (57.003%)  route 1.635ns (42.997%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     3.890 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[0]
                         net (fo=2, unplaced)         0.584     4.474    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[20]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.408     4.195    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 2.170ns (57.037%)  route 1.635ns (42.963%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145     3.893 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[2]
                         net (fo=2, unplaced)         0.584     4.477    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[22]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.167ns (57.003%)  route 1.635ns (42.997%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     3.890 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[0]
                         net (fo=2, unplaced)         0.584     4.474    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[20]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.408     4.195    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 2.170ns (57.037%)  route 1.635ns (42.963%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145     3.893 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[2]
                         net (fo=2, unplaced)         0.584     4.477    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[22]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 -0.279    





Running report: report_design_analysis -file ./report/loop_imperfect_design_analysis_synth.rpt
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Implflow 30-839]  
Contents of report file './report/loop_imperfect_design_analysis_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:44:18 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                       Path #1                                                       |
+---------------------------+---------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                               4.000 |
| Path Delay                |                                                                                                               3.880 |
| Logic Delay               | 2.245(58%)                                                                                                          |
| Net Delay                 | 1.635(42%)                                                                                                          |
| Clock Skew                |                                                                                                              -0.034 |
| Slack                     |                                                                                                              -0.354 |
| Clock Relationship        | Safely Timed                                                                                                        |
| Logic Levels              |                                                                                                                  15 |
| Routes                    |                                                                                                                   0 |
| Logical Path              | FDRE LUT3 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 DSP48E1 |
| Start Point Clock         | ap_clk                                                                                                              |
| End Point Clock           | ap_clk                                                                                                              |
| DSP Block                 | Seq                                                                                                                 |
| BRAM                      | None                                                                                                                |
| IO Crossings              |                                                                                                                   0 |
| Config Crossings          |                                                                                                                   0 |
| SLR Crossings             |                                                                                                                   0 |
| PBlocks                   |                                                                                                                   0 |
| High Fanout               |                                                                                                                  58 |
| Dont Touch                |                                                                                                                   0 |
| Mark Debug                |                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                                              |
| End Point Pin Primitive   | DSP48E1/A[21]                                                                                                       |
| Start Point Pin           | select_ln151_21_reg_2218_reg[2]/C                                                                                   |
| End Point Pin             | buff1_reg/A[21]                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  2 |  3 |  4  |  5  |  6  |  7  |  8  |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 4.000ns     | 10 | 12 | 54 | 104 | 179 | 138 | 130 | 106 | 43 | 28 | 52 | 28 | 28 | 28 | 28 | 22 |  9 |  1 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device



Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/loop_imperfect_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.58%  | OK     |
#  | FD                                                        | 50%       | 0.97%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.67%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.67%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 29     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 3 seconds
Contents of report file './report/loop_imperfect_failfast_synth.rpt' is as follows:
# ---------------------------------------------------------------------------------
# Created on Fri Jun 23 11:44:21 CEST 2023 with report_failfast (2019.08.23)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.58%  | OK     |
#  | FD                                                        | 50%       | 0.97%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.67%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.67%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 29     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.785 ; gain = 0.000 ; free physical = 6368 ; free virtual = 9232
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Jun 23 11:44:22 2023] Launched impl_1...
Run output will be captured here: /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/runme.log
[Fri Jun 23 11:44:22 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1465.836 ; gain = 0.000 ; free physical = 6187 ; free virtual = 9052
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1777.746 ; gain = 0.000 ; free physical = 5801 ; free virtual = 8665
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.680 ; gain = 0.000 ; free physical = 5234 ; free virtual = 8110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 2309.680 ; gain = 843.844 ; free physical = 5234 ; free virtual = 8110
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2331.559 ; gain = 8.004 ; free physical = 5234 ; free virtual = 8110

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d7fe11c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.559 ; gain = 0.000 ; free physical = 5234 ; free virtual = 8110

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10377df54

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5115 ; free virtual = 7981
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: be1dd54e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5115 ; free virtual = 7981
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9cedb8a0

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5115 ; free virtual = 7981
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 9cedb8a0

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5115 ; free virtual = 7981
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9cedb8a0

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5115 ; free virtual = 7981
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9cedb8a0

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5115 ; free virtual = 7981
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982
Ending Logic Optimization Task | Checksum: 1e2e9de33

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e2e9de33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e2e9de33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982
Ending Netlist Obfuscation Task | Checksum: 1e2e9de33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.527 ; gain = 0.000 ; free physical = 5116 ; free virtual = 7982
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.473 ; gain = 0.000 ; free physical = 5104 ; free virtual = 7971
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f0622928

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2507.473 ; gain = 0.000 ; free physical = 5104 ; free virtual = 7971
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.473 ; gain = 0.000 ; free physical = 5104 ; free virtual = 7971

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 32568398

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5094 ; free virtual = 7961

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df4d0242

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5095 ; free virtual = 7962

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df4d0242

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5095 ; free virtual = 7962
Phase 1 Placer Initialization | Checksum: df4d0242

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5095 ; free virtual = 7962

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ab26325f

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5093 ; free virtual = 7960

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 12 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg. 24 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.441 ; gain = 0.000 ; free physical = 5086 ; free virtual = 7953
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.441 ; gain = 0.000 ; free physical = 5086 ; free virtual = 7953

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           48  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |              5  |                     7  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1713d982a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5086 ; free virtual = 7953
Phase 2.2 Global Placement Core | Checksum: 22edb811e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5086 ; free virtual = 7953
Phase 2 Global Placement | Checksum: 22edb811e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5086 ; free virtual = 7953

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e89b169f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5086 ; free virtual = 7953

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 153427741

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5085 ; free virtual = 7952

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18475f223

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5084 ; free virtual = 7951

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f170449f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5084 ; free virtual = 7951

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1891b4509

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5084 ; free virtual = 7952

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 184a2a1d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5068 ; free virtual = 7936

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20ab7bf86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5068 ; free virtual = 7936
Phase 3 Detail Placement | Checksum: 20ab7bf86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.441 ; gain = 2.969 ; free physical = 5020 ; free virtual = 7890

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1359b43b8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1359b43b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3762 ; free virtual = 6633
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e1c16057

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3622 ; free virtual = 6493
Phase 4.1 Post Commit Optimization | Checksum: 1e1c16057

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3622 ; free virtual = 6492

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e1c16057

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3623 ; free virtual = 6493

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e1c16057

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3623 ; free virtual = 6494

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3623 ; free virtual = 6494
Phase 4.4 Final Placement Cleanup | Checksum: 1bfc5eb25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3623 ; free virtual = 6494
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bfc5eb25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3623 ; free virtual = 6494
Ending Placer Task | Checksum: 119d09147

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3623 ; free virtual = 6494
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2534.223 ; gain = 26.750 ; free physical = 3634 ; free virtual = 6504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3634 ; free virtual = 6504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3616 ; free virtual = 6494
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3576 ; free virtual = 6447
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3567 ; free virtual = 6438
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3510 ; free virtual = 6379
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2534.223 ; gain = 0.000 ; free physical = 3437 ; free virtual = 6315
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: c12c5d55 ConstDB: 0 ShapeSum: 58a433f2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 73c050c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2710.184 ; gain = 175.961 ; free physical = 1899 ; free virtual = 4785
Post Restoration Checksum: NetGraph: 4afe8cc2 NumContArr: 28c1c407 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 73c050c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2733.996 ; gain = 199.773 ; free physical = 1901 ; free virtual = 4786

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 73c050c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2733.996 ; gain = 199.773 ; free physical = 1896 ; free virtual = 4782

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 73c050c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2733.996 ; gain = 199.773 ; free physical = 1896 ; free virtual = 4782
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a818a9e3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2733.996 ; gain = 199.773 ; free physical = 1895 ; free virtual = 4781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=0.072  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 179bab19a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2733.996 ; gain = 199.773 ; free physical = 1890 ; free virtual = 4776

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2684
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2684
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17470149b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1866 ; free virtual = 4752

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.247  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d7c1d689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1859 ; free virtual = 4745
Phase 4 Rip-up And Reroute | Checksum: 1d7c1d689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1859 ; free virtual = 4745

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d7c1d689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1859 ; free virtual = 4745

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7c1d689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1859 ; free virtual = 4745
Phase 5 Delay and Skew Optimization | Checksum: 1d7c1d689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1859 ; free virtual = 4745

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20be8f8bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1833 ; free virtual = 4719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.247  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20be8f8bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1833 ; free virtual = 4719
Phase 6 Post Hold Fix | Checksum: 20be8f8bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1833 ; free virtual = 4719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.181851 %
  Global Horizontal Routing Utilization  = 0.231458 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c4af1e3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1832 ; free virtual = 4718

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c4af1e3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1831 ; free virtual = 4716

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d7053c5b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1830 ; free virtual = 4716

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.247  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d7053c5b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2735.000 ; gain = 200.777 ; free physical = 1831 ; free virtual = 4717
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2743.906 ; gain = 209.684 ; free physical = 1838 ; free virtual = 4724

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2743.906 ; gain = 209.684 ; free physical = 1838 ; free virtual = 4724
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2743.906 ; gain = 0.000 ; free physical = 1838 ; free virtual = 4724
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2743.906 ; gain = 0.000 ; free physical = 1830 ; free virtual = 4725
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.852 ; gain = 0.000 ; free physical = 1793 ; free virtual = 4681
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2766.852 ; gain = 0.000 ; free physical = 1782 ; free virtual = 4680
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_postroute_physopted.rpt -pb bd_0_wrapper_bus_skew_postroute_physopted.pb -rpx bd_0_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 11:46:39 2023...
[Fri Jun 23 11:46:44 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.78 ; elapsed = 00:02:22 . Memory (MB): peak = 2474.785 ; gain = 0.000 ; free physical = 3263 ; free virtual = 6153
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2474.785 ; gain = 0.000 ; free physical = 3251 ; free virtual = 6142
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2599.371 ; gain = 0.000 ; free physical = 3135 ; free virtual = 6026
Restored from archive | CPU: 0.130000 secs | Memory: 3.420639 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2599.371 ; gain = 0.000 ; free physical = 3135 ; free virtual = 6026
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.371 ; gain = 0.000 ; free physical = 3135 ; free virtual = 6025
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/loop_imperfect_status_routed.rpt
Contents of report file './report/loop_imperfect_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        5688 :
       # of nets not needing routing.......... :        3002 :
           # of internally routed nets........ :        2912 :
           # of implicitly routed ports....... :          90 :
       # of routable nets..................... :        2686 :
           # of fully routed nets............. :        2686 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/loop_imperfect_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.884ns (23.669%)  route 2.851ns (76.331%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.407 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.407    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[13]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.850ns (22.968%)  route 2.851ns (77.032%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.373 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.373    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[28]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.826ns (22.465%)  route 2.851ns (77.535%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.349 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.349    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[9]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.810ns (22.126%)  route 2.851ns (77.874%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.333 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.333    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[12]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.807ns (22.062%)  route 2.851ns (77.938%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.330 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.330    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[14]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.792ns (21.741%)  route 2.851ns (78.259%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.315 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.315    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[11]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.768ns (21.226%)  route 2.850ns (78.774%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.290 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.290    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[5]
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.752ns (20.872%)  route 2.851ns (79.128%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.275 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.275    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[8]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.749ns (20.806%)  route 2.851ns (79.194%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.272 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.272    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[10]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.734ns (20.479%)  route 2.850ns (79.521%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.256 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[7]
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  0.398    





Running report: report_utilization -file ./report/loop_imperfect_utilization_routed.rpt
Contents of report file './report/loop_imperfect_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:49 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/loop_imperfect_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160tfbg484-1
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 1601 |     0 |    101400 |  1.58 |
|   LUT as Logic             | 1598 |     0 |    101400 |  1.58 |
|   LUT as Memory            |    3 |     0 |     35000 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    3 |     0 |           |       |
| Slice Registers            | 2025 |     0 |    202800 |  1.00 |
|   Register as Flip Flop    | 2025 |     0 |    202800 |  1.00 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 2023  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  572 |     0 |     25350 |  2.26 |
|   SLICEL                                   |  329 |     0 |           |       |
|   SLICEM                                   |  243 |     0 |           |       |
| LUT as Logic                               | 1598 |     0 |    101400 |  1.58 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     | 1477 |       |           |       |
|   using O5 and O6                          |  120 |       |           |       |
| LUT as Memory                              |    3 |     0 |     35000 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    3 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    3 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 2025 |     0 |    202800 |  1.00 |
|   Register driven from within the Slice    | 1451 |       |           |       |
|   Register driven from outside the Slice   |  574 |       |           |       |
|     LUT in front of the register is unused |  423 |       |           |       |
|     LUT in front of the register is used   |  151 |       |           |       |
| Unique Control Sets                        |   29 |       |     25350 |  0.11 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       600 |  0.67 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2023 |        Flop & Latch |
| LUT3     |  764 |                 LUT |
| LUT2     |  632 |                 LUT |
| CARRY4   |  388 |          CarryLogic |
| LUT1     |  159 |                 LUT |
| LUT5     |   79 |                 LUT |
| LUT4     |   50 |                 LUT |
| LUT6     |   34 |                 LUT |
| DSP48E1  |    4 |    Block Arithmetic |
| SRL16E   |    3 |  Distributed Memory |
| FDSE     |    2 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Contents of report file './report/loop_imperfect_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:49 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0                 3732        0.082        0.000                      0                 3732        1.220        0.000                       0                  2032  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.247        0.000                      0                 3732        0.082        0.000                      0                 3732        1.220        0.000                       0                  2032  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.884ns (23.669%)  route 2.851ns (76.331%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.407 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.407    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[13]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X11Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/Q
                         net (fo=1, routed)           0.056     0.440    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg_n_1_[12]
    SLICE_X10Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X10Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X1Y48    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK




Running report: report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Contents of report file './report/loop_imperfect_design_analysis_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:51 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------+
|      Characteristics      |                   Path #1                  |
+---------------------------+--------------------------------------------+
| Requirement               |                                      4.000 |
| Path Delay                |                                      3.735 |
| Logic Delay               | 0.884(24%)                                 |
| Net Delay                 | 2.851(76%)                                 |
| Clock Skew                |                                     -0.034 |
| Slack                     |                                      0.247 |
| Clock Relationship        | Safely Timed                               |
| Logic Levels              |                                          5 |
| Routes                    |                                          0 |
| Logical Path              | FDRE LUT3 CARRY4 CARRY4 CARRY4 CARRY4 FDRE |
| Start Point Clock         | ap_clk                                     |
| End Point Clock           | ap_clk                                     |
| DSP Block                 | None                                       |
| BRAM                      | None                                       |
| IO Crossings              |                                          0 |
| Config Crossings          |                                          0 |
| SLR Crossings             |                                          0 |
| PBlocks                   |                                          0 |
| High Fanout               |                                         67 |
| Dont Touch                |                                          0 |
| Mark Debug                |                                          0 |
| Start Point Pin Primitive | FDRE/C                                     |
| End Point Pin Primitive   | FDRE/D                                     |
| Start Point Pin           | add_ln137_1_reg_1825_reg[31]/C             |
| End Point Pin             | tmp_16_reg_1889_reg[8]/D                   |
+---------------------------+--------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
+-----------------+-------------+-----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 4.000ns     | 156 | 12 | 67 | 90 | 89 | 122 | 76 | 80 | 64 | 21 | 21 | 50 | 29 | 28 | 28 | 28 | 26 | 12 |  1 |
+-----------------+-------------+-----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device



Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/loop_imperfect_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 2 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.58%  | OK     |
#  | FD                                                        | 50%       | 1.00%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.67%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.67%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 29     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
Contents of report file './report/loop_imperfect_failfast_routed.rpt' is as follows:
# ---------------------------------------------------------------------------------
# Created on Fri Jun 23 11:46:55 CEST 2023 with report_failfast (2019.08.23)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.58%  | OK     |
#  | FD                                                        | 50%       | 1.00%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.67%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.67%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 29     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+


HLS: impl run complete: worst setup slack (WNS)=0.247189, worst hold slack (WHS)=0.082374, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  25350 101400 202800 600 650 0 0
HLS EXTRACTION: impl area_current: 572 1601 2025 4 0 0 3 0 0 0
HLS EXTRACTION: generated /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.xml


Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Fri Jun 23 11:46:55 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          572
LUT:           1601
FF:            2025
DSP:              4
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    4.354
CP achieved post-implementation:    3.753
Timing met

HLS EXTRACTION: generated /home/dynamatic/getTanh/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 11:46:55 2023...
