--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1958 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.767ns.
--------------------------------------------------------------------------------
Slack:                  14.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_3 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.294 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_3 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.DQ       Tcko                  0.476   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_3
    SLICE_X19Y9.B3       net (fanout=19)       0.926   M_paddleB_padB[3]
    SLICE_X19Y9.B        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_14_o411
    SLICE_X19Y9.A3       net (fanout=2)        0.571   ball/M_ballXtemp_q[3]_padB[3]_equal_14_o41
    SLICE_X19Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_15_o41
    SLICE_X17Y9.A2       net (fanout=2)        0.957   ball/M_ballXtemp_q[3]_padB[3]_equal_15_o
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (1.846ns logic, 3.875ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  14.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_2 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.294 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_2 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.CQ       Tcko                  0.476   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_2
    SLICE_X19Y9.B4       net (fanout=17)       0.898   M_paddleB_padB[2]
    SLICE_X19Y9.B        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_14_o411
    SLICE_X19Y9.A3       net (fanout=2)        0.571   ball/M_ballXtemp_q[3]_padB[3]_equal_14_o41
    SLICE_X19Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_15_o41
    SLICE_X17Y9.A2       net (fanout=2)        0.957   ball/M_ballXtemp_q[3]_padB[3]_equal_15_o
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.846ns logic, 3.847ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  14.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.653 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X19Y9.SR       net (fanout=5)        1.395   ball/Mcount_M_ballXtemp_q_val
    SLICE_X19Y9.CLK      Tsrck                 0.438   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q_2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.127ns logic, 4.186ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  14.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.293ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.653 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X17Y9.SR       net (fanout=5)        1.345   ball/Mcount_M_ballXtemp_q_val
    SLICE_X17Y9.CLK      Tsrck                 0.468   ball/M_ballXtemp_q_0_2
                                                       ball/M_ballXtemp_q_0_2
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (1.157ns logic, 4.136ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  14.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.653 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X19Y9.SR       net (fanout=5)        1.395   ball/Mcount_M_ballXtemp_q_val
    SLICE_X19Y9.CLK      Tsrck                 0.413   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q_2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (1.102ns logic, 4.186ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.653 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X19Y9.SR       net (fanout=5)        1.395   ball/Mcount_M_ballXtemp_q_val
    SLICE_X19Y9.CLK      Tsrck                 0.410   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (1.099ns logic, 4.186ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.653 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X17Y9.SR       net (fanout=5)        1.345   ball/Mcount_M_ballXtemp_q_val
    SLICE_X17Y9.CLK      Tsrck                 0.438   ball/M_ballXtemp_q_0_2
                                                       ball/M_ballXtemp_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (1.127ns logic, 4.136ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballXtemp_q_2_1 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.274ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballXtemp_q_2_1 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.AQ       Tcko                  0.430   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q_2_1
    SLICE_X19Y9.B1       net (fanout=1)        0.525   ball/M_ballXtemp_q_2_1
    SLICE_X19Y9.B        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_14_o411
    SLICE_X19Y9.A3       net (fanout=2)        0.571   ball/M_ballXtemp_q[3]_padB[3]_equal_14_o41
    SLICE_X19Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_15_o41
    SLICE_X17Y9.A2       net (fanout=2)        0.957   ball/M_ballXtemp_q[3]_padB[3]_equal_15_o
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (1.800ns logic, 3.474ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  14.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_0 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.294 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_0 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.AQ       Tcko                  0.476   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_0
    SLICE_X16Y8.A3       net (fanout=14)       1.029   M_paddleB_padB[0]
    SLICE_X16Y8.A        Tilo                  0.254   ball/N8
                                                       ball/_n0124_SW0
    SLICE_X17Y9.B2       net (fanout=1)        0.727   ball/N8
    SLICE_X17Y9.B        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0124
    SLICE_X17Y9.A5       net (fanout=2)        0.237   ball/_n0124
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.841ns logic, 3.414ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  14.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballXtemp_q_3_1 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.294 - 0.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballXtemp_q_3_1 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.AQ      Tcko                  0.430   ball/M_ballXtemp_q_3_3
                                                       ball/M_ballXtemp_q_3_1
    SLICE_X19Y9.B5       net (fanout=1)        0.422   ball/M_ballXtemp_q_3_1
    SLICE_X19Y9.B        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_14_o411
    SLICE_X19Y9.A3       net (fanout=2)        0.571   ball/M_ballXtemp_q[3]_padB[3]_equal_14_o41
    SLICE_X19Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_15_o41
    SLICE_X17Y9.A2       net (fanout=2)        0.957   ball/M_ballXtemp_q[3]_padB[3]_equal_15_o
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (1.800ns logic, 3.371ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  14.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.656 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X16Y10.SR      net (fanout=5)        1.162   ball/Mcount_M_ballXtemp_q_val
    SLICE_X16Y10.CLK     Tsrck                 0.450   ball/M_ballXtemp_q_1_2
                                                       ball/M_ballXtemp_q_1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.139ns logic, 3.953ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  14.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.656 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X16Y10.SR      net (fanout=5)        1.162   ball/Mcount_M_ballXtemp_q_val
    SLICE_X16Y10.CLK     Tsrck                 0.428   ball/M_ballXtemp_q_1_2
                                                       ball/M_ballXtemp_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (1.117ns logic, 3.953ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  14.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_1 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.294 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_1 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.BQ       Tcko                  0.476   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_1
    SLICE_X19Y9.A1       net (fanout=18)       1.091   M_paddleB_padB[1]
    SLICE_X19Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_2_3
                                                       ball/M_ballXtemp_q[3]_padB[3]_equal_15_o41
    SLICE_X17Y9.A2       net (fanout=2)        0.957   ball/M_ballXtemp_q[3]_padB[3]_equal_15_o
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (1.587ns logic, 3.469ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  14.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_20 (FF)
  Destination:          ball/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_20 to ball/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    SLICE_X21Y17.A1      net (fanout=2)        0.748   ball/M_counter_q[20]
    SLICE_X21Y17.A       Tilo                  0.259   ball/n00012
                                                       ball/n000121
    SLICE_X21Y14.A6      net (fanout=2)        0.548   ball/n00012
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.461   ball/M_counter_q[22]
                                                       ball/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (1.763ns logic, 3.259ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  14.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_20 (FF)
  Destination:          ball/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_20 to ball/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    SLICE_X21Y17.A1      net (fanout=2)        0.748   ball/M_counter_q[20]
    SLICE_X21Y17.A       Tilo                  0.259   ball/n00012
                                                       ball/n000121
    SLICE_X21Y14.A6      net (fanout=2)        0.548   ball/n00012
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.450   ball/M_counter_q[22]
                                                       ball/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (1.752ns logic, 3.259ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.606 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y14.A2      net (fanout=22)       2.422   M_reset_cond_out
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.461   ball/M_counter_q[22]
                                                       ball/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.150ns logic, 3.731ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_20 (FF)
  Destination:          ball/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_20 to ball/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    SLICE_X21Y17.A1      net (fanout=2)        0.748   ball/M_counter_q[20]
    SLICE_X21Y17.A       Tilo                  0.259   ball/n00012
                                                       ball/n000121
    SLICE_X21Y14.A6      net (fanout=2)        0.548   ball/n00012
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.428   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.730ns logic, 3.259ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  14.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.606 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y14.A2      net (fanout=22)       2.422   M_reset_cond_out
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.450   ball/M_counter_q[22]
                                                       ball/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (1.139ns logic, 3.731ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.606 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y14.A2      net (fanout=22)       2.422   M_reset_cond_out
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.428   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.117ns logic, 3.731ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballYtemp_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballYtemp_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X16Y13.SR      net (fanout=5)        0.986   ball/Mcount_M_ballXtemp_q_val
    SLICE_X16Y13.CLK     Tsrck                 0.428   M_ball_ballY[3]
                                                       ball/M_ballYtemp_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.117ns logic, 3.777ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.659 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X17Y11.SR      net (fanout=5)        0.963   ball/Mcount_M_ballXtemp_q_val
    SLICE_X17Y11.CLK     Tsrck                 0.438   M_ball_ballX[2]
                                                       ball/M_ballXtemp_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.127ns logic, 3.754ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.659 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X17Y11.SR      net (fanout=5)        0.963   ball/Mcount_M_ballXtemp_q_val
    SLICE_X17Y11.CLK     Tsrck                 0.413   M_ball_ballX[2]
                                                       ball/M_ballXtemp_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (1.102ns logic, 3.754ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.659 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.D       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/Mcount_M_ballXtemp_q_val1
    SLICE_X17Y11.SR      net (fanout=5)        0.963   ball/Mcount_M_ballXtemp_q_val
    SLICE_X17Y11.CLK     Tsrck                 0.410   M_ball_ballX[2]
                                                       ball/M_ballXtemp_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.099ns logic, 3.754ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_1_1 (FF)
  Destination:          ball/M_speedX_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_1_1 to ball/M_speedX_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.DQ       Tcko                  0.430   M_padBtemp_q_1_1
                                                       paddleB/M_padBtemp_q_1_1
    SLICE_X16Y8.A5       net (fanout=2)        0.701   M_padBtemp_q_1_1
    SLICE_X16Y8.A        Tilo                  0.254   ball/N8
                                                       ball/_n0124_SW0
    SLICE_X17Y9.B2       net (fanout=1)        0.727   ball/N8
    SLICE_X17Y9.B        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0124
    SLICE_X17Y9.A5       net (fanout=2)        0.237   ball/_n0124
    SLICE_X17Y9.A        Tilo                  0.259   ball/M_ballXtemp_q_0_2
                                                       ball/_n0147_inv1
    SLICE_X20Y10.B2      net (fanout=1)        1.174   ball/_n0147_inv1
    SLICE_X20Y10.B       Tilo                  0.254   ball/M_speedX_q
                                                       ball/_n0147_inv3
    SLICE_X20Y10.A5      net (fanout=1)        0.247   ball/_n0147_inv
    SLICE_X20Y10.CLK     Tas                   0.339   ball/M_speedX_q
                                                       ball/M_speedX_q_glue_set
                                                       ball/M_speedX_q
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.795ns logic, 3.086ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ball/M_ballXtemp_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.656 - 0.720)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ball/M_ballXtemp_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AQ        Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y14.D4      net (fanout=22)       2.791   M_reset_cond_out
    SLICE_X21Y14.DMUX    Tilo                  0.337   M_ball_ballX[3]
                                                       ball/M_ballXtemp_q_3_glue_set
    SLICE_X19Y10.AX      net (fanout=4)        1.138   ball/M_ballXtemp_q_3_glue_set
    SLICE_X19Y10.CLK     Tdick                 0.114   ball/M_ballXtemp_q_3_3
                                                       ball/M_ballXtemp_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (0.881ns logic, 3.929ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  15.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_20 (FF)
  Destination:          ball/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_20 to ball/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    SLICE_X21Y17.A1      net (fanout=2)        0.748   ball/M_counter_q[20]
    SLICE_X21Y17.A       Tilo                  0.259   ball/n00012
                                                       ball/n000121
    SLICE_X21Y14.A6      net (fanout=2)        0.548   ball/n00012
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y16.SR      net (fanout=6)        1.122   ball/Mcount_M_counter_q_val
    SLICE_X20Y16.CLK     Tsrck                 0.470   ball/M_counter_q[19]
                                                       ball/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.772ns logic, 3.072ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  15.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_9 (FF)
  Destination:          ball/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.606 - 0.693)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_9 to ball/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.BQ      Tcko                  0.525   ball/M_counter_q[11]
                                                       ball/M_counter_q_9
    SLICE_X21Y14.B1      net (fanout=2)        0.803   ball/M_counter_q[9]
    SLICE_X21Y14.B       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000122
    SLICE_X21Y14.A5      net (fanout=2)        0.237   ball/n000121
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.461   ball/M_counter_q[22]
                                                       ball/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.763ns logic, 3.003ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  15.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_20 (FF)
  Destination:          ball/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_20 to ball/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    SLICE_X21Y17.A1      net (fanout=2)        0.748   ball/M_counter_q[20]
    SLICE_X21Y17.A       Tilo                  0.259   ball/n00012
                                                       ball/n000121
    SLICE_X21Y14.A6      net (fanout=2)        0.548   ball/n00012
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y16.SR      net (fanout=6)        1.122   ball/Mcount_M_counter_q_val
    SLICE_X20Y16.CLK     Tsrck                 0.461   ball/M_counter_q[19]
                                                       ball/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.763ns logic, 3.072ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_9 (FF)
  Destination:          ball/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.606 - 0.693)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_9 to ball/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.BQ      Tcko                  0.525   ball/M_counter_q[11]
                                                       ball/M_counter_q_9
    SLICE_X21Y14.B1      net (fanout=2)        0.803   ball/M_counter_q[9]
    SLICE_X21Y14.B       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000122
    SLICE_X21Y14.A5      net (fanout=2)        0.237   ball/n000121
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.450   ball/M_counter_q[22]
                                                       ball/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.752ns logic, 3.003ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  15.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_counter_q_19 (FF)
  Destination:          ball/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_counter_q_19 to ball/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.DQ      Tcko                  0.525   ball/M_counter_q[19]
                                                       ball/M_counter_q_19
    SLICE_X21Y17.A3      net (fanout=2)        0.553   ball/M_counter_q[19]
    SLICE_X21Y17.A       Tilo                  0.259   ball/n00012
                                                       ball/n000121
    SLICE_X21Y14.A6      net (fanout=2)        0.548   ball/n00012
    SLICE_X21Y14.A       Tilo                  0.259   M_ball_ballX[3]
                                                       ball/n000123
    SLICE_X19Y14.A5      net (fanout=3)        0.654   ball/n0001
    SLICE_X19Y14.A       Tilo                  0.259   ball/Mcount_M_counter_q_val
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X20Y17.SR      net (fanout=6)        1.309   ball/Mcount_M_counter_q_val
    SLICE_X20Y17.CLK     Tsrck                 0.461   ball/M_counter_q[22]
                                                       ball/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (1.763ns logic, 3.064ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[3]/CLK
  Logical resource: ball/M_counter_q_0/CK
  Location pin: SLICE_X20Y12.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[3]/CLK
  Logical resource: ball/M_counter_q_1/CK
  Location pin: SLICE_X20Y12.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[3]/CLK
  Logical resource: ball/M_counter_q_2/CK
  Location pin: SLICE_X20Y12.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[3]/CLK
  Logical resource: ball/M_counter_q_3/CK
  Location pin: SLICE_X20Y12.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[7]/CLK
  Logical resource: ball/M_counter_q_4/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[7]/CLK
  Logical resource: ball/M_counter_q_5/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[7]/CLK
  Logical resource: ball/M_counter_q_6/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[7]/CLK
  Logical resource: ball/M_counter_q_7/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[11]/CLK
  Logical resource: ball/M_counter_q_8/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[11]/CLK
  Logical resource: ball/M_counter_q_9/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[11]/CLK
  Logical resource: ball/M_counter_q_10/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[11]/CLK
  Logical resource: ball/M_counter_q_11/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[15]/CLK
  Logical resource: ball/M_counter_q_12/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[15]/CLK
  Logical resource: ball/M_counter_q_13/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[15]/CLK
  Logical resource: ball/M_counter_q_14/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[15]/CLK
  Logical resource: ball/M_counter_q_15/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[19]/CLK
  Logical resource: ball/M_counter_q_16/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[19]/CLK
  Logical resource: ball/M_counter_q_17/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[19]/CLK
  Logical resource: ball/M_counter_q_18/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[19]/CLK
  Logical resource: ball/M_counter_q_19/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[22]/CLK
  Logical resource: ball/M_counter_q_20/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[22]/CLK
  Logical resource: ball/M_counter_q_21/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball/M_counter_q[22]/CLK
  Logical resource: ball/M_counter_q_22/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: disp/M_k_q[3]/CLK
  Logical resource: disp/M_k_q_0/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: disp/M_k_q[3]/CLK
  Logical resource: disp/M_k_q_1/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: disp/M_k_q[3]/CLK
  Logical resource: disp/M_k_q_2/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: disp/M_k_q[3]/CLK
  Logical resource: disp/M_k_q_3/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: disp/M_j_q[3]/CLK
  Logical resource: disp/M_j_q_0/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: disp/M_j_q[3]/CLK
  Logical resource: disp/M_j_q_2/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.767|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1958 paths, 0 nets, and 488 connections

Design statistics:
   Minimum period:   5.767ns{1}   (Maximum frequency: 173.400MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 05 22:36:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



