#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028f32e6f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000028f32ee3290_0 .net "PC", 31 0, v0000028f32ea7e30_0;  1 drivers
v0000028f32ee2b10_0 .var "clk", 0 0;
v0000028f32ee3830_0 .net "clkout", 0 0, L_0000028f32ee59c0;  1 drivers
v0000028f32ee3330_0 .net "cycles_consumed", 31 0, v0000028f32ee3ab0_0;  1 drivers
v0000028f32ee3790_0 .var "rst", 0 0;
S_0000028f32e15d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000028f32e6f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000028f32e82030 .param/l "RType" 0 4 2, C4<000000>;
P_0000028f32e82068 .param/l "add" 0 4 5, C4<100000>;
P_0000028f32e820a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000028f32e820d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000028f32e82110 .param/l "and_" 0 4 5, C4<100100>;
P_0000028f32e82148 .param/l "andi" 0 4 8, C4<001100>;
P_0000028f32e82180 .param/l "beq" 0 4 10, C4<000100>;
P_0000028f32e821b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000028f32e821f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028f32e82228 .param/l "j" 0 4 12, C4<000010>;
P_0000028f32e82260 .param/l "jal" 0 4 12, C4<000011>;
P_0000028f32e82298 .param/l "jr" 0 4 6, C4<001000>;
P_0000028f32e822d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000028f32e82308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028f32e82340 .param/l "or_" 0 4 5, C4<100101>;
P_0000028f32e82378 .param/l "ori" 0 4 8, C4<001101>;
P_0000028f32e823b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028f32e823e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000028f32e82420 .param/l "slt" 0 4 5, C4<101010>;
P_0000028f32e82458 .param/l "slti" 0 4 8, C4<101010>;
P_0000028f32e82490 .param/l "srl" 0 4 6, C4<000010>;
P_0000028f32e824c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000028f32e82500 .param/l "subu" 0 4 5, C4<100011>;
P_0000028f32e82538 .param/l "sw" 0 4 8, C4<101011>;
P_0000028f32e82570 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028f32e825a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000028f32ee5560 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee56b0 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee5d40 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee55d0 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee5db0 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee4ed0 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee5800 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee5330 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee59c0 .functor OR 1, v0000028f32ee2b10_0, v0000028f32e7aed0_0, C4<0>, C4<0>;
L_0000028f32ee5cd0 .functor OR 1, L_0000028f32f2df90, L_0000028f32f2e350, C4<0>, C4<0>;
L_0000028f32ee54f0 .functor AND 1, L_0000028f32f2e030, L_0000028f32f2f1b0, C4<1>, C4<1>;
L_0000028f32ee4f40 .functor NOT 1, v0000028f32ee3790_0, C4<0>, C4<0>, C4<0>;
L_0000028f32ee5020 .functor OR 1, L_0000028f32f2e3f0, L_0000028f32f2e490, C4<0>, C4<0>;
L_0000028f32ee52c0 .functor OR 1, L_0000028f32ee5020, L_0000028f32f2fa70, C4<0>, C4<0>;
L_0000028f32ee5090 .functor OR 1, L_0000028f32f2f890, L_0000028f32f44420, C4<0>, C4<0>;
L_0000028f32ee5870 .functor AND 1, L_0000028f32f2f7f0, L_0000028f32ee5090, C4<1>, C4<1>;
L_0000028f32ee5720 .functor OR 1, L_0000028f32f44600, L_0000028f32f44a60, C4<0>, C4<0>;
L_0000028f32ee5950 .functor AND 1, L_0000028f32f45000, L_0000028f32ee5720, C4<1>, C4<1>;
L_0000028f32ee5a30 .functor NOT 1, L_0000028f32ee59c0, C4<0>, C4<0>, C4<0>;
v0000028f32ea8150_0 .net "ALUOp", 3 0, v0000028f32e7a6b0_0;  1 drivers
v0000028f32ea8650_0 .net "ALUResult", 31 0, v0000028f32ea7a70_0;  1 drivers
v0000028f32ea86f0_0 .net "ALUSrc", 0 0, v0000028f32e7acf0_0;  1 drivers
v0000028f32eadd20_0 .net "ALUin2", 31 0, L_0000028f32f43f20;  1 drivers
v0000028f32ead1e0_0 .net "MemReadEn", 0 0, v0000028f32e79170_0;  1 drivers
v0000028f32eadfa0_0 .net "MemWriteEn", 0 0, v0000028f32e79210_0;  1 drivers
v0000028f32eacce0_0 .net "MemtoReg", 0 0, v0000028f32e7a7f0_0;  1 drivers
v0000028f32ead780_0 .net "PC", 31 0, v0000028f32ea7e30_0;  alias, 1 drivers
v0000028f32ead280_0 .net "PCPlus1", 31 0, L_0000028f32f2f610;  1 drivers
v0000028f32eaca60_0 .net "PCsrc", 0 0, v0000028f32ea6d50_0;  1 drivers
v0000028f32ead320_0 .net "RegDst", 0 0, v0000028f32e79cb0_0;  1 drivers
v0000028f32ead3c0_0 .net "RegWriteEn", 0 0, v0000028f32e7aa70_0;  1 drivers
v0000028f32ead460_0 .net "WriteRegister", 4 0, L_0000028f32f2fc50;  1 drivers
v0000028f32eaddc0_0 .net *"_ivl_0", 0 0, L_0000028f32ee5560;  1 drivers
L_0000028f32ee5ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028f32eae040_0 .net/2u *"_ivl_10", 4 0, L_0000028f32ee5ee0;  1 drivers
L_0000028f32ee62d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ead6e0_0 .net *"_ivl_101", 15 0, L_0000028f32ee62d0;  1 drivers
v0000028f32eacd80_0 .net *"_ivl_102", 31 0, L_0000028f32f2ee90;  1 drivers
L_0000028f32ee6318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ead500_0 .net *"_ivl_105", 25 0, L_0000028f32ee6318;  1 drivers
L_0000028f32ee6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32eadf00_0 .net/2u *"_ivl_106", 31 0, L_0000028f32ee6360;  1 drivers
v0000028f32eae220_0 .net *"_ivl_108", 0 0, L_0000028f32f2e030;  1 drivers
L_0000028f32ee63a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000028f32eace20_0 .net/2u *"_ivl_110", 5 0, L_0000028f32ee63a8;  1 drivers
v0000028f32eae540_0 .net *"_ivl_112", 0 0, L_0000028f32f2f1b0;  1 drivers
v0000028f32eacba0_0 .net *"_ivl_115", 0 0, L_0000028f32ee54f0;  1 drivers
v0000028f32eae4a0_0 .net *"_ivl_116", 47 0, L_0000028f32f2ead0;  1 drivers
L_0000028f32ee63f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ead140_0 .net *"_ivl_119", 15 0, L_0000028f32ee63f0;  1 drivers
L_0000028f32ee5f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f32eadc80_0 .net/2u *"_ivl_12", 5 0, L_0000028f32ee5f28;  1 drivers
v0000028f32eae720_0 .net *"_ivl_120", 47 0, L_0000028f32f2e0d0;  1 drivers
L_0000028f32ee6438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ead640_0 .net *"_ivl_123", 15 0, L_0000028f32ee6438;  1 drivers
v0000028f32eae0e0_0 .net *"_ivl_125", 0 0, L_0000028f32f2f930;  1 drivers
v0000028f32ead000_0 .net *"_ivl_126", 31 0, L_0000028f32f2e850;  1 drivers
v0000028f32eae180_0 .net *"_ivl_128", 47 0, L_0000028f32f2eb70;  1 drivers
v0000028f32ead5a0_0 .net *"_ivl_130", 47 0, L_0000028f32f2e670;  1 drivers
v0000028f32ead820_0 .net *"_ivl_132", 47 0, L_0000028f32f2f4d0;  1 drivers
v0000028f32eac920_0 .net *"_ivl_134", 47 0, L_0000028f32f2f6b0;  1 drivers
v0000028f32eadbe0_0 .net *"_ivl_14", 0 0, L_0000028f32ee3bf0;  1 drivers
v0000028f32eae680_0 .net *"_ivl_140", 0 0, L_0000028f32ee4f40;  1 drivers
L_0000028f32ee64c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32eac9c0_0 .net/2u *"_ivl_142", 31 0, L_0000028f32ee64c8;  1 drivers
L_0000028f32ee65a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000028f32eae400_0 .net/2u *"_ivl_146", 5 0, L_0000028f32ee65a0;  1 drivers
v0000028f32eae7c0_0 .net *"_ivl_148", 0 0, L_0000028f32f2e3f0;  1 drivers
L_0000028f32ee65e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000028f32eadaa0_0 .net/2u *"_ivl_150", 5 0, L_0000028f32ee65e8;  1 drivers
v0000028f32eacc40_0 .net *"_ivl_152", 0 0, L_0000028f32f2e490;  1 drivers
v0000028f32eacb00_0 .net *"_ivl_155", 0 0, L_0000028f32ee5020;  1 drivers
L_0000028f32ee6630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000028f32ead8c0_0 .net/2u *"_ivl_156", 5 0, L_0000028f32ee6630;  1 drivers
v0000028f32eacec0_0 .net *"_ivl_158", 0 0, L_0000028f32f2fa70;  1 drivers
L_0000028f32ee5f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000028f32eade60_0 .net/2u *"_ivl_16", 4 0, L_0000028f32ee5f70;  1 drivers
v0000028f32ead960_0 .net *"_ivl_161", 0 0, L_0000028f32ee52c0;  1 drivers
L_0000028f32ee6678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32eada00_0 .net/2u *"_ivl_162", 15 0, L_0000028f32ee6678;  1 drivers
v0000028f32eadb40_0 .net *"_ivl_164", 31 0, L_0000028f32f2f250;  1 drivers
v0000028f32eae2c0_0 .net *"_ivl_167", 0 0, L_0000028f32f2f2f0;  1 drivers
v0000028f32eae360_0 .net *"_ivl_168", 15 0, L_0000028f32f2e530;  1 drivers
v0000028f32eae5e0_0 .net *"_ivl_170", 31 0, L_0000028f32f2e5d0;  1 drivers
v0000028f32eacf60_0 .net *"_ivl_174", 31 0, L_0000028f32f2e710;  1 drivers
L_0000028f32ee66c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ead0a0_0 .net *"_ivl_177", 25 0, L_0000028f32ee66c0;  1 drivers
L_0000028f32ee6708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1780_0 .net/2u *"_ivl_178", 31 0, L_0000028f32ee6708;  1 drivers
v0000028f32ee0b00_0 .net *"_ivl_180", 0 0, L_0000028f32f2f7f0;  1 drivers
L_0000028f32ee6750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1140_0 .net/2u *"_ivl_182", 5 0, L_0000028f32ee6750;  1 drivers
v0000028f32ee24a0_0 .net *"_ivl_184", 0 0, L_0000028f32f2f890;  1 drivers
L_0000028f32ee6798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028f32ee2540_0 .net/2u *"_ivl_186", 5 0, L_0000028f32ee6798;  1 drivers
v0000028f32ee1000_0 .net *"_ivl_188", 0 0, L_0000028f32f44420;  1 drivers
v0000028f32ee11e0_0 .net *"_ivl_19", 4 0, L_0000028f32ee3c90;  1 drivers
v0000028f32ee0880_0 .net *"_ivl_191", 0 0, L_0000028f32ee5090;  1 drivers
v0000028f32ee1b40_0 .net *"_ivl_193", 0 0, L_0000028f32ee5870;  1 drivers
L_0000028f32ee67e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1e60_0 .net/2u *"_ivl_194", 5 0, L_0000028f32ee67e0;  1 drivers
v0000028f32ee13c0_0 .net *"_ivl_196", 0 0, L_0000028f32f455a0;  1 drivers
L_0000028f32ee6828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f32ee10a0_0 .net/2u *"_ivl_198", 31 0, L_0000028f32ee6828;  1 drivers
L_0000028f32ee5e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee0e20_0 .net/2u *"_ivl_2", 5 0, L_0000028f32ee5e98;  1 drivers
v0000028f32ee16e0_0 .net *"_ivl_20", 4 0, L_0000028f32ee3d30;  1 drivers
v0000028f32ee1460_0 .net *"_ivl_200", 31 0, L_0000028f32f444c0;  1 drivers
v0000028f32ee1320_0 .net *"_ivl_204", 31 0, L_0000028f32f456e0;  1 drivers
L_0000028f32ee6870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1dc0_0 .net *"_ivl_207", 25 0, L_0000028f32ee6870;  1 drivers
L_0000028f32ee68b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee2180_0 .net/2u *"_ivl_208", 31 0, L_0000028f32ee68b8;  1 drivers
v0000028f32ee0d80_0 .net *"_ivl_210", 0 0, L_0000028f32f45000;  1 drivers
L_0000028f32ee6900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1a00_0 .net/2u *"_ivl_212", 5 0, L_0000028f32ee6900;  1 drivers
v0000028f32ee2220_0 .net *"_ivl_214", 0 0, L_0000028f32f44600;  1 drivers
L_0000028f32ee6948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028f32ee0ba0_0 .net/2u *"_ivl_216", 5 0, L_0000028f32ee6948;  1 drivers
v0000028f32ee1be0_0 .net *"_ivl_218", 0 0, L_0000028f32f44a60;  1 drivers
v0000028f32ee1c80_0 .net *"_ivl_221", 0 0, L_0000028f32ee5720;  1 drivers
v0000028f32ee1280_0 .net *"_ivl_223", 0 0, L_0000028f32ee5950;  1 drivers
L_0000028f32ee6990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f32ee2360_0 .net/2u *"_ivl_224", 5 0, L_0000028f32ee6990;  1 drivers
v0000028f32ee09c0_0 .net *"_ivl_226", 0 0, L_0000028f32f44d80;  1 drivers
v0000028f32ee1f00_0 .net *"_ivl_228", 31 0, L_0000028f32f453c0;  1 drivers
v0000028f32ee1500_0 .net *"_ivl_24", 0 0, L_0000028f32ee5d40;  1 drivers
L_0000028f32ee5fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee22c0_0 .net/2u *"_ivl_26", 4 0, L_0000028f32ee5fb8;  1 drivers
v0000028f32ee20e0_0 .net *"_ivl_29", 4 0, L_0000028f32ee3e70;  1 drivers
v0000028f32ee2400_0 .net *"_ivl_32", 0 0, L_0000028f32ee55d0;  1 drivers
L_0000028f32ee6000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee15a0_0 .net/2u *"_ivl_34", 4 0, L_0000028f32ee6000;  1 drivers
v0000028f32ee1fa0_0 .net *"_ivl_37", 4 0, L_0000028f32ee4190;  1 drivers
v0000028f32ee1640_0 .net *"_ivl_40", 0 0, L_0000028f32ee5db0;  1 drivers
L_0000028f32ee6048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1820_0 .net/2u *"_ivl_42", 15 0, L_0000028f32ee6048;  1 drivers
v0000028f32ee06a0_0 .net *"_ivl_45", 15 0, L_0000028f32f2e8f0;  1 drivers
v0000028f32ee1d20_0 .net *"_ivl_48", 0 0, L_0000028f32ee4ed0;  1 drivers
v0000028f32ee0740_0 .net *"_ivl_5", 5 0, L_0000028f32ee2ed0;  1 drivers
L_0000028f32ee6090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee18c0_0 .net/2u *"_ivl_50", 36 0, L_0000028f32ee6090;  1 drivers
L_0000028f32ee60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1aa0_0 .net/2u *"_ivl_52", 31 0, L_0000028f32ee60d8;  1 drivers
v0000028f32ee0920_0 .net *"_ivl_55", 4 0, L_0000028f32f2e990;  1 drivers
v0000028f32ee07e0_0 .net *"_ivl_56", 36 0, L_0000028f32f2f9d0;  1 drivers
v0000028f32ee0a60_0 .net *"_ivl_58", 36 0, L_0000028f32f2fcf0;  1 drivers
v0000028f32ee2040_0 .net *"_ivl_62", 0 0, L_0000028f32ee5800;  1 drivers
L_0000028f32ee6120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee1960_0 .net/2u *"_ivl_64", 5 0, L_0000028f32ee6120;  1 drivers
v0000028f32ee0c40_0 .net *"_ivl_67", 5 0, L_0000028f32f2edf0;  1 drivers
v0000028f32ee0ce0_0 .net *"_ivl_70", 0 0, L_0000028f32ee5330;  1 drivers
L_0000028f32ee6168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee0ec0_0 .net/2u *"_ivl_72", 57 0, L_0000028f32ee6168;  1 drivers
L_0000028f32ee61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ee0f60_0 .net/2u *"_ivl_74", 31 0, L_0000028f32ee61b0;  1 drivers
v0000028f32ee29d0_0 .net *"_ivl_77", 25 0, L_0000028f32f2fbb0;  1 drivers
v0000028f32ee4230_0 .net *"_ivl_78", 57 0, L_0000028f32f2e210;  1 drivers
v0000028f32ee4370_0 .net *"_ivl_8", 0 0, L_0000028f32ee56b0;  1 drivers
v0000028f32ee3a10_0 .net *"_ivl_80", 57 0, L_0000028f32f2f570;  1 drivers
L_0000028f32ee61f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f32ee2e30_0 .net/2u *"_ivl_84", 31 0, L_0000028f32ee61f8;  1 drivers
L_0000028f32ee6240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f32ee3470_0 .net/2u *"_ivl_88", 5 0, L_0000028f32ee6240;  1 drivers
v0000028f32ee30b0_0 .net *"_ivl_90", 0 0, L_0000028f32f2df90;  1 drivers
L_0000028f32ee6288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028f32ee3f10_0 .net/2u *"_ivl_92", 5 0, L_0000028f32ee6288;  1 drivers
v0000028f32ee2f70_0 .net *"_ivl_94", 0 0, L_0000028f32f2e350;  1 drivers
v0000028f32ee40f0_0 .net *"_ivl_97", 0 0, L_0000028f32ee5cd0;  1 drivers
v0000028f32ee2bb0_0 .net *"_ivl_98", 47 0, L_0000028f32f2f390;  1 drivers
v0000028f32ee38d0_0 .net "adderResult", 31 0, L_0000028f32f2e170;  1 drivers
v0000028f32ee26b0_0 .net "address", 31 0, L_0000028f32f2fb10;  1 drivers
v0000028f32ee36f0_0 .net "clk", 0 0, L_0000028f32ee59c0;  alias, 1 drivers
v0000028f32ee3ab0_0 .var "cycles_consumed", 31 0;
v0000028f32ee2750_0 .net "extImm", 31 0, L_0000028f32f2f750;  1 drivers
v0000028f32ee4550_0 .net "funct", 5 0, L_0000028f32f2f430;  1 drivers
v0000028f32ee2cf0_0 .net "hlt", 0 0, v0000028f32e7aed0_0;  1 drivers
v0000028f32ee2890_0 .net "imm", 15 0, L_0000028f32f2def0;  1 drivers
v0000028f32ee3010_0 .net "immediate", 31 0, L_0000028f32f45320;  1 drivers
v0000028f32ee3fb0_0 .net "input_clk", 0 0, v0000028f32ee2b10_0;  1 drivers
v0000028f32ee35b0_0 .net "instruction", 31 0, L_0000028f32f2ec10;  1 drivers
v0000028f32ee31f0_0 .net "memoryReadData", 31 0, v0000028f32ea77f0_0;  1 drivers
v0000028f32ee27f0_0 .net "nextPC", 31 0, L_0000028f32f2e7b0;  1 drivers
v0000028f32ee4410_0 .net "opcode", 5 0, L_0000028f32ee3650;  1 drivers
v0000028f32ee3970_0 .net "rd", 4 0, L_0000028f32ee3dd0;  1 drivers
v0000028f32ee2930_0 .net "readData1", 31 0, L_0000028f32ee53a0;  1 drivers
v0000028f32ee3150_0 .net "readData1_w", 31 0, L_0000028f32f45dc0;  1 drivers
v0000028f32ee2d90_0 .net "readData2", 31 0, L_0000028f32ee5410;  1 drivers
v0000028f32ee42d0_0 .net "rs", 4 0, L_0000028f32ee4050;  1 drivers
v0000028f32ee2c50_0 .net "rst", 0 0, v0000028f32ee3790_0;  1 drivers
v0000028f32ee44b0_0 .net "rt", 4 0, L_0000028f32f2fd90;  1 drivers
v0000028f32ee3b50_0 .net "shamt", 31 0, L_0000028f32f2ea30;  1 drivers
v0000028f32ee33d0_0 .net "wire_instruction", 31 0, L_0000028f32ee4fb0;  1 drivers
v0000028f32ee2a70_0 .net "writeData", 31 0, L_0000028f32f43fc0;  1 drivers
v0000028f32ee3510_0 .net "zero", 0 0, L_0000028f32f45be0;  1 drivers
L_0000028f32ee2ed0 .part L_0000028f32f2ec10, 26, 6;
L_0000028f32ee3650 .functor MUXZ 6, L_0000028f32ee2ed0, L_0000028f32ee5e98, L_0000028f32ee5560, C4<>;
L_0000028f32ee3bf0 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee5f28;
L_0000028f32ee3c90 .part L_0000028f32f2ec10, 11, 5;
L_0000028f32ee3d30 .functor MUXZ 5, L_0000028f32ee3c90, L_0000028f32ee5f70, L_0000028f32ee3bf0, C4<>;
L_0000028f32ee3dd0 .functor MUXZ 5, L_0000028f32ee3d30, L_0000028f32ee5ee0, L_0000028f32ee56b0, C4<>;
L_0000028f32ee3e70 .part L_0000028f32f2ec10, 21, 5;
L_0000028f32ee4050 .functor MUXZ 5, L_0000028f32ee3e70, L_0000028f32ee5fb8, L_0000028f32ee5d40, C4<>;
L_0000028f32ee4190 .part L_0000028f32f2ec10, 16, 5;
L_0000028f32f2fd90 .functor MUXZ 5, L_0000028f32ee4190, L_0000028f32ee6000, L_0000028f32ee55d0, C4<>;
L_0000028f32f2e8f0 .part L_0000028f32f2ec10, 0, 16;
L_0000028f32f2def0 .functor MUXZ 16, L_0000028f32f2e8f0, L_0000028f32ee6048, L_0000028f32ee5db0, C4<>;
L_0000028f32f2e990 .part L_0000028f32f2ec10, 6, 5;
L_0000028f32f2f9d0 .concat [ 5 32 0 0], L_0000028f32f2e990, L_0000028f32ee60d8;
L_0000028f32f2fcf0 .functor MUXZ 37, L_0000028f32f2f9d0, L_0000028f32ee6090, L_0000028f32ee4ed0, C4<>;
L_0000028f32f2ea30 .part L_0000028f32f2fcf0, 0, 32;
L_0000028f32f2edf0 .part L_0000028f32f2ec10, 0, 6;
L_0000028f32f2f430 .functor MUXZ 6, L_0000028f32f2edf0, L_0000028f32ee6120, L_0000028f32ee5800, C4<>;
L_0000028f32f2fbb0 .part L_0000028f32f2ec10, 0, 26;
L_0000028f32f2e210 .concat [ 26 32 0 0], L_0000028f32f2fbb0, L_0000028f32ee61b0;
L_0000028f32f2f570 .functor MUXZ 58, L_0000028f32f2e210, L_0000028f32ee6168, L_0000028f32ee5330, C4<>;
L_0000028f32f2fb10 .part L_0000028f32f2f570, 0, 32;
L_0000028f32f2f610 .arith/sum 32, v0000028f32ea7e30_0, L_0000028f32ee61f8;
L_0000028f32f2df90 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee6240;
L_0000028f32f2e350 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee6288;
L_0000028f32f2f390 .concat [ 32 16 0 0], L_0000028f32f2fb10, L_0000028f32ee62d0;
L_0000028f32f2ee90 .concat [ 6 26 0 0], L_0000028f32ee3650, L_0000028f32ee6318;
L_0000028f32f2e030 .cmp/eq 32, L_0000028f32f2ee90, L_0000028f32ee6360;
L_0000028f32f2f1b0 .cmp/eq 6, L_0000028f32f2f430, L_0000028f32ee63a8;
L_0000028f32f2ead0 .concat [ 32 16 0 0], L_0000028f32ee53a0, L_0000028f32ee63f0;
L_0000028f32f2e0d0 .concat [ 32 16 0 0], v0000028f32ea7e30_0, L_0000028f32ee6438;
L_0000028f32f2f930 .part L_0000028f32f2def0, 15, 1;
LS_0000028f32f2e850_0_0 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_4 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_8 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_12 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_16 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_20 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_24 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_0_28 .concat [ 1 1 1 1], L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930, L_0000028f32f2f930;
LS_0000028f32f2e850_1_0 .concat [ 4 4 4 4], LS_0000028f32f2e850_0_0, LS_0000028f32f2e850_0_4, LS_0000028f32f2e850_0_8, LS_0000028f32f2e850_0_12;
LS_0000028f32f2e850_1_4 .concat [ 4 4 4 4], LS_0000028f32f2e850_0_16, LS_0000028f32f2e850_0_20, LS_0000028f32f2e850_0_24, LS_0000028f32f2e850_0_28;
L_0000028f32f2e850 .concat [ 16 16 0 0], LS_0000028f32f2e850_1_0, LS_0000028f32f2e850_1_4;
L_0000028f32f2eb70 .concat [ 16 32 0 0], L_0000028f32f2def0, L_0000028f32f2e850;
L_0000028f32f2e670 .arith/sum 48, L_0000028f32f2e0d0, L_0000028f32f2eb70;
L_0000028f32f2f4d0 .functor MUXZ 48, L_0000028f32f2e670, L_0000028f32f2ead0, L_0000028f32ee54f0, C4<>;
L_0000028f32f2f6b0 .functor MUXZ 48, L_0000028f32f2f4d0, L_0000028f32f2f390, L_0000028f32ee5cd0, C4<>;
L_0000028f32f2e170 .part L_0000028f32f2f6b0, 0, 32;
L_0000028f32f2e7b0 .functor MUXZ 32, L_0000028f32f2f610, L_0000028f32f2e170, v0000028f32ea6d50_0, C4<>;
L_0000028f32f2ec10 .functor MUXZ 32, L_0000028f32ee4fb0, L_0000028f32ee64c8, L_0000028f32ee4f40, C4<>;
L_0000028f32f2e3f0 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee65a0;
L_0000028f32f2e490 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee65e8;
L_0000028f32f2fa70 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee6630;
L_0000028f32f2f250 .concat [ 16 16 0 0], L_0000028f32f2def0, L_0000028f32ee6678;
L_0000028f32f2f2f0 .part L_0000028f32f2def0, 15, 1;
LS_0000028f32f2e530_0_0 .concat [ 1 1 1 1], L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0;
LS_0000028f32f2e530_0_4 .concat [ 1 1 1 1], L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0;
LS_0000028f32f2e530_0_8 .concat [ 1 1 1 1], L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0;
LS_0000028f32f2e530_0_12 .concat [ 1 1 1 1], L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0, L_0000028f32f2f2f0;
L_0000028f32f2e530 .concat [ 4 4 4 4], LS_0000028f32f2e530_0_0, LS_0000028f32f2e530_0_4, LS_0000028f32f2e530_0_8, LS_0000028f32f2e530_0_12;
L_0000028f32f2e5d0 .concat [ 16 16 0 0], L_0000028f32f2def0, L_0000028f32f2e530;
L_0000028f32f2f750 .functor MUXZ 32, L_0000028f32f2e5d0, L_0000028f32f2f250, L_0000028f32ee52c0, C4<>;
L_0000028f32f2e710 .concat [ 6 26 0 0], L_0000028f32ee3650, L_0000028f32ee66c0;
L_0000028f32f2f7f0 .cmp/eq 32, L_0000028f32f2e710, L_0000028f32ee6708;
L_0000028f32f2f890 .cmp/eq 6, L_0000028f32f2f430, L_0000028f32ee6750;
L_0000028f32f44420 .cmp/eq 6, L_0000028f32f2f430, L_0000028f32ee6798;
L_0000028f32f455a0 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee67e0;
L_0000028f32f444c0 .functor MUXZ 32, L_0000028f32f2f750, L_0000028f32ee6828, L_0000028f32f455a0, C4<>;
L_0000028f32f45320 .functor MUXZ 32, L_0000028f32f444c0, L_0000028f32f2ea30, L_0000028f32ee5870, C4<>;
L_0000028f32f456e0 .concat [ 6 26 0 0], L_0000028f32ee3650, L_0000028f32ee6870;
L_0000028f32f45000 .cmp/eq 32, L_0000028f32f456e0, L_0000028f32ee68b8;
L_0000028f32f44600 .cmp/eq 6, L_0000028f32f2f430, L_0000028f32ee6900;
L_0000028f32f44a60 .cmp/eq 6, L_0000028f32f2f430, L_0000028f32ee6948;
L_0000028f32f44d80 .cmp/eq 6, L_0000028f32ee3650, L_0000028f32ee6990;
L_0000028f32f453c0 .functor MUXZ 32, L_0000028f32ee53a0, v0000028f32ea7e30_0, L_0000028f32f44d80, C4<>;
L_0000028f32f45dc0 .functor MUXZ 32, L_0000028f32f453c0, L_0000028f32ee5410, L_0000028f32ee5950, C4<>;
S_0000028f32e15ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028f32e698e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028f32ee5480 .functor NOT 1, v0000028f32e7acf0_0, C4<0>, C4<0>, C4<0>;
v0000028f32e7a890_0 .net *"_ivl_0", 0 0, L_0000028f32ee5480;  1 drivers
v0000028f32e7a4d0_0 .net "in1", 31 0, L_0000028f32ee5410;  alias, 1 drivers
v0000028f32e7a750_0 .net "in2", 31 0, L_0000028f32f45320;  alias, 1 drivers
v0000028f32e7a9d0_0 .net "out", 31 0, L_0000028f32f43f20;  alias, 1 drivers
v0000028f32e79c10_0 .net "s", 0 0, v0000028f32e7acf0_0;  alias, 1 drivers
L_0000028f32f43f20 .functor MUXZ 32, L_0000028f32f45320, L_0000028f32ee5410, L_0000028f32ee5480, C4<>;
S_0000028f32da69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000028f32ea52d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000028f32ea5308 .param/l "add" 0 4 5, C4<100000>;
P_0000028f32ea5340 .param/l "addi" 0 4 8, C4<001000>;
P_0000028f32ea5378 .param/l "addu" 0 4 5, C4<100001>;
P_0000028f32ea53b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000028f32ea53e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000028f32ea5420 .param/l "beq" 0 4 10, C4<000100>;
P_0000028f32ea5458 .param/l "bne" 0 4 10, C4<000101>;
P_0000028f32ea5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028f32ea54c8 .param/l "j" 0 4 12, C4<000010>;
P_0000028f32ea5500 .param/l "jal" 0 4 12, C4<000011>;
P_0000028f32ea5538 .param/l "jr" 0 4 6, C4<001000>;
P_0000028f32ea5570 .param/l "lw" 0 4 8, C4<100011>;
P_0000028f32ea55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028f32ea55e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000028f32ea5618 .param/l "ori" 0 4 8, C4<001101>;
P_0000028f32ea5650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028f32ea5688 .param/l "sll" 0 4 6, C4<000000>;
P_0000028f32ea56c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000028f32ea56f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000028f32ea5730 .param/l "srl" 0 4 6, C4<000010>;
P_0000028f32ea5768 .param/l "sub" 0 4 5, C4<100010>;
P_0000028f32ea57a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000028f32ea57d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000028f32ea5810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028f32ea5848 .param/l "xori" 0 4 8, C4<001110>;
v0000028f32e7a6b0_0 .var "ALUOp", 3 0;
v0000028f32e7acf0_0 .var "ALUSrc", 0 0;
v0000028f32e79170_0 .var "MemReadEn", 0 0;
v0000028f32e79210_0 .var "MemWriteEn", 0 0;
v0000028f32e7a7f0_0 .var "MemtoReg", 0 0;
v0000028f32e79cb0_0 .var "RegDst", 0 0;
v0000028f32e7aa70_0 .var "RegWriteEn", 0 0;
v0000028f32e7ad90_0 .net "funct", 5 0, L_0000028f32f2f430;  alias, 1 drivers
v0000028f32e7aed0_0 .var "hlt", 0 0;
v0000028f32e79df0_0 .net "opcode", 5 0, L_0000028f32ee3650;  alias, 1 drivers
v0000028f32e795d0_0 .net "rst", 0 0, v0000028f32ee3790_0;  alias, 1 drivers
E_0000028f32e693e0 .event anyedge, v0000028f32e795d0_0, v0000028f32e79df0_0, v0000028f32e7ad90_0;
S_0000028f32da6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000028f32e694a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000028f32ee4fb0 .functor BUFZ 32, L_0000028f32f2ecb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f32e79fd0_0 .net "Data_Out", 31 0, L_0000028f32ee4fb0;  alias, 1 drivers
v0000028f32e790d0 .array "InstMem", 0 1023, 31 0;
v0000028f32e792b0_0 .net *"_ivl_0", 31 0, L_0000028f32f2ecb0;  1 drivers
v0000028f32e7a070_0 .net *"_ivl_3", 9 0, L_0000028f32f2f070;  1 drivers
v0000028f32e79350_0 .net *"_ivl_4", 11 0, L_0000028f32f2ed50;  1 drivers
L_0000028f32ee6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f32e793f0_0 .net *"_ivl_7", 1 0, L_0000028f32ee6480;  1 drivers
v0000028f32e79670_0 .net "addr", 31 0, v0000028f32ea7e30_0;  alias, 1 drivers
v0000028f32e7a110_0 .var/i "i", 31 0;
L_0000028f32f2ecb0 .array/port v0000028f32e790d0, L_0000028f32f2ed50;
L_0000028f32f2f070 .part v0000028f32ea7e30_0, 0, 10;
L_0000028f32f2ed50 .concat [ 10 2 0 0], L_0000028f32f2f070, L_0000028f32ee6480;
S_0000028f32e15400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000028f32ee53a0 .functor BUFZ 32, L_0000028f32f2ef30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f32ee5410 .functor BUFZ 32, L_0000028f32f2efd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f32e797b0_0 .net *"_ivl_0", 31 0, L_0000028f32f2ef30;  1 drivers
v0000028f32e798f0_0 .net *"_ivl_10", 6 0, L_0000028f32f2f110;  1 drivers
L_0000028f32ee6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f32e56a60_0 .net *"_ivl_13", 1 0, L_0000028f32ee6558;  1 drivers
v0000028f32e54ee0_0 .net *"_ivl_2", 6 0, L_0000028f32f2e2b0;  1 drivers
L_0000028f32ee6510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f32ea7390_0 .net *"_ivl_5", 1 0, L_0000028f32ee6510;  1 drivers
v0000028f32ea6c10_0 .net *"_ivl_8", 31 0, L_0000028f32f2efd0;  1 drivers
v0000028f32ea72f0_0 .net "clk", 0 0, L_0000028f32ee59c0;  alias, 1 drivers
v0000028f32ea7570_0 .var/i "i", 31 0;
v0000028f32ea83d0_0 .net "readData1", 31 0, L_0000028f32ee53a0;  alias, 1 drivers
v0000028f32ea7110_0 .net "readData2", 31 0, L_0000028f32ee5410;  alias, 1 drivers
v0000028f32ea6f30_0 .net "readRegister1", 4 0, L_0000028f32ee4050;  alias, 1 drivers
v0000028f32ea7c50_0 .net "readRegister2", 4 0, L_0000028f32f2fd90;  alias, 1 drivers
v0000028f32ea6cb0 .array "registers", 31 0, 31 0;
v0000028f32ea7750_0 .net "rst", 0 0, v0000028f32ee3790_0;  alias, 1 drivers
v0000028f32ea8790_0 .net "we", 0 0, v0000028f32e7aa70_0;  alias, 1 drivers
v0000028f32ea68f0_0 .net "writeData", 31 0, L_0000028f32f43fc0;  alias, 1 drivers
v0000028f32ea8010_0 .net "writeRegister", 4 0, L_0000028f32f2fc50;  alias, 1 drivers
E_0000028f32e69160/0 .event negedge, v0000028f32e795d0_0;
E_0000028f32e69160/1 .event posedge, v0000028f32ea72f0_0;
E_0000028f32e69160 .event/or E_0000028f32e69160/0, E_0000028f32e69160/1;
L_0000028f32f2ef30 .array/port v0000028f32ea6cb0, L_0000028f32f2e2b0;
L_0000028f32f2e2b0 .concat [ 5 2 0 0], L_0000028f32ee4050, L_0000028f32ee6510;
L_0000028f32f2efd0 .array/port v0000028f32ea6cb0, L_0000028f32f2f110;
L_0000028f32f2f110 .concat [ 5 2 0 0], L_0000028f32f2fd90, L_0000028f32ee6558;
S_0000028f32e15590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000028f32e15400;
 .timescale 0 0;
v0000028f32e7a2f0_0 .var/i "i", 31 0;
S_0000028f32dff7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000028f32e691e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000028f32ee5640 .functor NOT 1, v0000028f32e79cb0_0, C4<0>, C4<0>, C4<0>;
v0000028f32ea8470_0 .net *"_ivl_0", 0 0, L_0000028f32ee5640;  1 drivers
v0000028f32ea7250_0 .net "in1", 4 0, L_0000028f32f2fd90;  alias, 1 drivers
v0000028f32ea7cf0_0 .net "in2", 4 0, L_0000028f32ee3dd0;  alias, 1 drivers
v0000028f32ea71b0_0 .net "out", 4 0, L_0000028f32f2fc50;  alias, 1 drivers
v0000028f32ea6990_0 .net "s", 0 0, v0000028f32e79cb0_0;  alias, 1 drivers
L_0000028f32f2fc50 .functor MUXZ 5, L_0000028f32ee3dd0, L_0000028f32f2fd90, L_0000028f32ee5640, C4<>;
S_0000028f32dff930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028f32e697a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028f32ee5790 .functor NOT 1, v0000028f32e7a7f0_0, C4<0>, C4<0>, C4<0>;
v0000028f32ea6a30_0 .net *"_ivl_0", 0 0, L_0000028f32ee5790;  1 drivers
v0000028f32ea6ad0_0 .net "in1", 31 0, v0000028f32ea7a70_0;  alias, 1 drivers
v0000028f32ea7f70_0 .net "in2", 31 0, v0000028f32ea77f0_0;  alias, 1 drivers
v0000028f32ea6b70_0 .net "out", 31 0, L_0000028f32f43fc0;  alias, 1 drivers
v0000028f32ea7430_0 .net "s", 0 0, v0000028f32e7a7f0_0;  alias, 1 drivers
L_0000028f32f43fc0 .functor MUXZ 32, v0000028f32ea77f0_0, v0000028f32ea7a70_0, L_0000028f32ee5790, C4<>;
S_0000028f32e46240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028f32e463d0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000028f32e46408 .param/l "AND" 0 9 12, C4<0010>;
P_0000028f32e46440 .param/l "NOR" 0 9 12, C4<0101>;
P_0000028f32e46478 .param/l "OR" 0 9 12, C4<0011>;
P_0000028f32e464b0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000028f32e464e8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000028f32e46520 .param/l "SLT" 0 9 12, C4<0110>;
P_0000028f32e46558 .param/l "SRL" 0 9 12, C4<1001>;
P_0000028f32e46590 .param/l "SUB" 0 9 12, C4<0001>;
P_0000028f32e465c8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000028f32e46600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000028f32e46638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000028f32ee69d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f32ea79d0_0 .net/2u *"_ivl_0", 31 0, L_0000028f32ee69d8;  1 drivers
v0000028f32ea74d0_0 .net "opSel", 3 0, v0000028f32e7a6b0_0;  alias, 1 drivers
v0000028f32ea7070_0 .net "operand1", 31 0, L_0000028f32f45dc0;  alias, 1 drivers
v0000028f32ea7d90_0 .net "operand2", 31 0, L_0000028f32f43f20;  alias, 1 drivers
v0000028f32ea7a70_0 .var "result", 31 0;
v0000028f32ea81f0_0 .net "zero", 0 0, L_0000028f32f45be0;  alias, 1 drivers
E_0000028f32e69960 .event anyedge, v0000028f32e7a6b0_0, v0000028f32ea7070_0, v0000028f32e7a9d0_0;
L_0000028f32f45be0 .cmp/eq 32, v0000028f32ea7a70_0, L_0000028f32ee69d8;
S_0000028f32e2d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000028f32ee0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000028f32ee00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000028f32ee0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000028f32ee0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000028f32ee0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000028f32ee01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000028f32ee01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000028f32ee0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000028f32ee0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028f32ee0288 .param/l "j" 0 4 12, C4<000010>;
P_0000028f32ee02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000028f32ee02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000028f32ee0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000028f32ee0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028f32ee03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000028f32ee03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000028f32ee0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028f32ee0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000028f32ee0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000028f32ee04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000028f32ee04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000028f32ee0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000028f32ee0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000028f32ee0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000028f32ee05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028f32ee0608 .param/l "xori" 0 4 8, C4<001110>;
v0000028f32ea6d50_0 .var "PCsrc", 0 0;
v0000028f32ea6df0_0 .net "funct", 5 0, L_0000028f32f2f430;  alias, 1 drivers
v0000028f32ea8290_0 .net "opcode", 5 0, L_0000028f32ee3650;  alias, 1 drivers
v0000028f32ea6e90_0 .net "operand1", 31 0, L_0000028f32ee53a0;  alias, 1 drivers
v0000028f32ea7610_0 .net "operand2", 31 0, L_0000028f32f43f20;  alias, 1 drivers
v0000028f32ea8510_0 .net "rst", 0 0, v0000028f32ee3790_0;  alias, 1 drivers
E_0000028f32e69a60/0 .event anyedge, v0000028f32e795d0_0, v0000028f32e79df0_0, v0000028f32ea83d0_0, v0000028f32e7a9d0_0;
E_0000028f32e69a60/1 .event anyedge, v0000028f32e7ad90_0;
E_0000028f32e69a60 .event/or E_0000028f32e69a60/0, E_0000028f32e69a60/1;
S_0000028f32e2da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000028f32ea8330 .array "DataMem", 0 1023, 31 0;
v0000028f32ea7bb0_0 .net "address", 31 0, v0000028f32ea7a70_0;  alias, 1 drivers
v0000028f32ea76b0_0 .net "clock", 0 0, L_0000028f32ee5a30;  1 drivers
v0000028f32ea85b0_0 .net "data", 31 0, L_0000028f32ee5410;  alias, 1 drivers
v0000028f32ea6fd0_0 .var/i "i", 31 0;
v0000028f32ea77f0_0 .var "q", 31 0;
v0000028f32ea7890_0 .net "rden", 0 0, v0000028f32e79170_0;  alias, 1 drivers
v0000028f32ea7930_0 .net "wren", 0 0, v0000028f32e79210_0;  alias, 1 drivers
E_0000028f32e69220 .event posedge, v0000028f32ea76b0_0;
S_0000028f32df6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000028f32e15d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000028f32e692e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000028f32ea7b10_0 .net "PCin", 31 0, L_0000028f32f2e7b0;  alias, 1 drivers
v0000028f32ea7e30_0 .var "PCout", 31 0;
v0000028f32ea7ed0_0 .net "clk", 0 0, L_0000028f32ee59c0;  alias, 1 drivers
v0000028f32ea80b0_0 .net "rst", 0 0, v0000028f32ee3790_0;  alias, 1 drivers
    .scope S_0000028f32e2d8d0;
T_0 ;
    %wait E_0000028f32e69a60;
    %load/vec4 v0000028f32ea8510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f32ea6d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028f32ea8290_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000028f32ea6e90_0;
    %load/vec4 v0000028f32ea7610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000028f32ea8290_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000028f32ea6e90_0;
    %load/vec4 v0000028f32ea7610_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000028f32ea8290_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000028f32ea8290_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000028f32ea8290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000028f32ea6df0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000028f32ea6d50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028f32df6a50;
T_1 ;
    %wait E_0000028f32e69160;
    %load/vec4 v0000028f32ea80b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028f32ea7e30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028f32ea7b10_0;
    %assign/vec4 v0000028f32ea7e30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028f32da6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f32e7a110_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028f32e7a110_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f32e7a110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %load/vec4 v0000028f32e7a110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f32e7a110_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32e790d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000028f32da69c0;
T_3 ;
    %wait E_0000028f32e693e0;
    %load/vec4 v0000028f32e795d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000028f32e7aed0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f32e79210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f32e7a7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f32e79170_0, 0;
    %assign/vec4 v0000028f32e79cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000028f32e7aed0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000028f32e7a6b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000028f32e7acf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f32e7aa70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f32e79210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f32e7a7f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f32e79170_0, 0, 1;
    %store/vec4 v0000028f32e79cb0_0, 0, 1;
    %load/vec4 v0000028f32e79df0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aed0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e79cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %load/vec4 v0000028f32e7ad90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e79cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f32e79cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e79170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7a7f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e79210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f32e7acf0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f32e7a6b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028f32e15400;
T_4 ;
    %wait E_0000028f32e69160;
    %fork t_1, S_0000028f32e15590;
    %jmp t_0;
    .scope S_0000028f32e15590;
t_1 ;
    %load/vec4 v0000028f32ea7750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f32e7a2f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028f32e7a2f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f32e7a2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32ea6cb0, 0, 4;
    %load/vec4 v0000028f32e7a2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f32e7a2f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028f32ea8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000028f32ea68f0_0;
    %load/vec4 v0000028f32ea8010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32ea6cb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32ea6cb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000028f32e15400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028f32e15400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f32ea7570_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028f32ea7570_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000028f32ea7570_0;
    %ix/getv/s 4, v0000028f32ea7570_0;
    %load/vec4a v0000028f32ea6cb0, 4;
    %ix/getv/s 4, v0000028f32ea7570_0;
    %load/vec4a v0000028f32ea6cb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028f32ea7570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f32ea7570_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028f32e46240;
T_6 ;
    %wait E_0000028f32e69960;
    %load/vec4 v0000028f32ea74d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %add;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %sub;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %and;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %or;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %xor;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %or;
    %inv;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000028f32ea7070_0;
    %load/vec4 v0000028f32ea7d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000028f32ea7d90_0;
    %load/vec4 v0000028f32ea7070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000028f32ea7070_0;
    %ix/getv 4, v0000028f32ea7d90_0;
    %shiftl 4;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000028f32ea7070_0;
    %ix/getv 4, v0000028f32ea7d90_0;
    %shiftr 4;
    %assign/vec4 v0000028f32ea7a70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028f32e2da60;
T_7 ;
    %wait E_0000028f32e69220;
    %load/vec4 v0000028f32ea7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028f32ea7bb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028f32ea8330, 4;
    %assign/vec4 v0000028f32ea77f0_0, 0;
T_7.0 ;
    %load/vec4 v0000028f32ea7930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000028f32ea85b0_0;
    %ix/getv 3, v0000028f32ea7bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32ea8330, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028f32e2da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f32ea6fd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000028f32ea6fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f32ea6fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f32ea8330, 0, 4;
    %load/vec4 v0000028f32ea6fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f32ea6fd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000028f32e2da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f32ea6fd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000028f32ea6fd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000028f32ea6fd0_0;
    %load/vec4a v0000028f32ea8330, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000028f32ea6fd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028f32ea6fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f32ea6fd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000028f32e15d40;
T_10 ;
    %wait E_0000028f32e69160;
    %load/vec4 v0000028f32ee2c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f32ee3ab0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028f32ee3ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028f32ee3ab0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028f32e6f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f32ee2b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f32ee3790_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000028f32e6f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000028f32ee2b10_0;
    %inv;
    %assign/vec4 v0000028f32ee2b10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028f32e6f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f32ee3790_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f32ee3790_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000028f32ee3330_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
