[
{
  "type" : "sram",
  "name" : "SRAM1RW1024x16",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 16,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x17",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 17,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x32",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 32,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x37",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 37,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x38",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 38,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x44",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 44,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x64",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 64,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW1024x8",
  "vt" : "SRAM",
  "depth" : "1024",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW2048x8",
  "vt" : "SRAM",
  "depth" : "2048",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x12",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 12,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x14",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 14,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x22",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 22,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x40",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 40,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x46",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 46,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x48",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 48,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x64",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 64,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW128x8",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW256x128",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 128,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW256x32",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 32,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW256x46",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 46,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW256x48",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 48,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW256x64",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 64,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW256x8",
  "vt" : "SRAM",
  "depth" : "256",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW32x50",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 50,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW4096x16",
  "vt" : "SRAM",
  "depth" : "4096",
  "width" : 16,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW4096x8",
  "vt" : "SRAM",
  "depth" : "4096",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW512x128",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 128,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW512x32",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 32,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW512x64",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 64,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW512x8",
  "vt" : "SRAM",
  "depth" : "512",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x128",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 128,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x20",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 20,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x21",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 21,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x22",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 22,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x32",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 32,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x34",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 34,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},
{
  "type" : "sram",
  "name" : "SRAM1RW64x8",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 8,
  "mux" : 1,
  "family" : "1RW",
  "mask" : "false",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CE",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB",
    "read enable port polarity" : "active low",
    "output port name" : "O",
    "output port polarity" : "active high",
    "input port name" : "I",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW128x16",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 16,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW128x32",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 32,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW128x4",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 4,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW128x8",
  "vt" : "SRAM",
  "depth" : "128",
  "width" : 8,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW16x16",
  "vt" : "SRAM",
  "depth" : "16",
  "width" : 16,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW16x32",
  "vt" : "SRAM",
  "depth" : "16",
  "width" : 32,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW16x4",
  "vt" : "SRAM",
  "depth" : "16",
  "width" : 4,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW16x8",
  "vt" : "SRAM",
  "depth" : "16",
  "width" : 8,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x16",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 16,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x22",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 22,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x32",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 32,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x33",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 33,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x39",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 39,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x4",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 4,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW32x8",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 8,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW64x16",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 16,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW64x24",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 24,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW64x32",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 32,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW64x4",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 4,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
},

{
  "type" : "sram",
  "name" : "SRAM2RW64x8",
  "vt" : "SRAM",
  "depth" : "64",
  "width" : 8,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
}]
