\doxysubsubsubsection{DMA Priority level}
\hypertarget{group__DMA__Priority__level}{}\label{group__DMA__Priority__level}\index{DMA Priority level@{DMA Priority level}}


DMA priority levels.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_ga0d1ed2bc9229ba3c953002bcf3a72130}{DMA\+\_\+\+PRIORITY\+\_\+\+LOW}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_gad6fbeee76fd4a02cbed64365bb4c1781}{DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_ga6b2f5c5e22895f8b4bd52a27ec6cae2a}{DMA\+\_\+\+PRIORITY\+\_\+\+HIGH}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_gaed0542331a4d875d1d8d5b2878e9372c}{DMA\+\_\+\+PRIORITY\+\_\+\+VERY\+\_\+\+HIGH}}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+PL)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
DMA priority levels. 



\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__DMA__Priority__level_ga6b2f5c5e22895f8b4bd52a27ec6cae2a}\label{group__DMA__Priority__level_ga6b2f5c5e22895f8b4bd52a27ec6cae2a} 
\index{DMA Priority level@{DMA Priority level}!DMA\_PRIORITY\_HIGH@{DMA\_PRIORITY\_HIGH}}
\index{DMA\_PRIORITY\_HIGH@{DMA\_PRIORITY\_HIGH}!DMA Priority level@{DMA Priority level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PRIORITY\_HIGH}{DMA\_PRIORITY\_HIGH}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+PRIORITY\+\_\+\+HIGH~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}})}

Priority level\+: High ~\newline
 \Hypertarget{group__DMA__Priority__level_ga0d1ed2bc9229ba3c953002bcf3a72130}\label{group__DMA__Priority__level_ga0d1ed2bc9229ba3c953002bcf3a72130} 
\index{DMA Priority level@{DMA Priority level}!DMA\_PRIORITY\_LOW@{DMA\_PRIORITY\_LOW}}
\index{DMA\_PRIORITY\_LOW@{DMA\_PRIORITY\_LOW}!DMA Priority level@{DMA Priority level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PRIORITY\_LOW}{DMA\_PRIORITY\_LOW}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+PRIORITY\+\_\+\+LOW~0x00000000U}

Priority level\+: Low ~\newline
 \Hypertarget{group__DMA__Priority__level_gad6fbeee76fd4a02cbed64365bb4c1781}\label{group__DMA__Priority__level_gad6fbeee76fd4a02cbed64365bb4c1781} 
\index{DMA Priority level@{DMA Priority level}!DMA\_PRIORITY\_MEDIUM@{DMA\_PRIORITY\_MEDIUM}}
\index{DMA\_PRIORITY\_MEDIUM@{DMA\_PRIORITY\_MEDIUM}!DMA Priority level@{DMA Priority level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PRIORITY\_MEDIUM}{DMA\_PRIORITY\_MEDIUM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}})}

Priority level\+: Medium ~\newline
 \Hypertarget{group__DMA__Priority__level_gaed0542331a4d875d1d8d5b2878e9372c}\label{group__DMA__Priority__level_gaed0542331a4d875d1d8d5b2878e9372c} 
\index{DMA Priority level@{DMA Priority level}!DMA\_PRIORITY\_VERY\_HIGH@{DMA\_PRIORITY\_VERY\_HIGH}}
\index{DMA\_PRIORITY\_VERY\_HIGH@{DMA\_PRIORITY\_VERY\_HIGH}!DMA Priority level@{DMA Priority level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PRIORITY\_VERY\_HIGH}{DMA\_PRIORITY\_VERY\_HIGH}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+PRIORITY\+\_\+\+VERY\+\_\+\+HIGH~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+PL)}

Priority level\+: Very High 