{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686862771003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686862771003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 16:59:30 2023 " "Processing started: Thu Jun 15 16:59:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686862771003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686862771003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686862771003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686862771291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/tb_controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controlLogicUnit-testbench " "Found design unit 1: tb_controlLogicUnit-testbench" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771779 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controlLogicUnit " "Found entity 1: tb_controlLogicUnit" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "Imports/threebitregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "Imports/threebitregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "Imports/threebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "Imports/threebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "Imports/threebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "Imports/threebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/tff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/tff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tFF_2-rtl " "Found design unit 1: tFF_2-rtl" {  } { { "Imports/tFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/tFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""} { "Info" "ISGN_ENTITY_NAME" "1 tFF_2 " "Found entity 1: tFF_2" {  } { { "Imports/tFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/tFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "Imports/srlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "Imports/srlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/sbarrbarlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/sbarrbarlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sBarrBarLatch-rtl " "Found design unit 1: sBarrBarLatch-rtl" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""} { "Info" "ISGN_ENTITY_NAME" "1 sBarrBarLatch " "Found entity 1: sBarrBarLatch" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Imports/onebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Imports/onebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "Imports/onebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "Imports/onebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "Imports/jkFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771820 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "Imports/jkFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "Imports/endFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771820 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "Imports/endFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Imports/enardFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Imports/enardFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "Imports/dFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "Imports/dFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "Imports/counter.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Imports/counter.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "Work/controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "Work/controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686862771826 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "tb_op std_logic_vector tb_controlLogicUnit.vhd(37) " "VHDL error at tb_controlLogicUnit.vhd(37): type of identifier \"tb_op\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 37 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1686862771826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686862771940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 15 16:59:31 2023 " "Processing ended: Thu Jun 15 16:59:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686862771940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686862771940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686862771940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686862771940 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686862772553 ""}
