
spi_teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000070f4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004070f4  004070f4  000170f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a20  20400000  004070fc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000031c  20400a20  00407b1c  00020a20  2**2
                  ALLOC
  4 .stack        00002004  20400d3c  00407e38  00020a20  2**0
                  ALLOC
  5 .heap         00000200  20402d40  00409e3c  00020a20  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020a20  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a4e  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a0b3  00000000  00000000  00020aa7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003b92  00000000  00000000  0003ab5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000068ea  00000000  00000000  0003e6ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a60  00000000  00000000  00044fd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000af0  00000000  00000000  00045a36  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021e87  00000000  00000000  00046526  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fd7a  00000000  00000000  000683ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090728  00000000  00000000  00078127  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002374  00000000  00000000  00108850  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 2d 40 20 75 11 40 00 71 11 40 00 71 11 40 00     @-@ u.@.q.@.q.@.
  400010:	71 11 40 00 71 11 40 00 71 11 40 00 00 00 00 00     q.@.q.@.q.@.....
	...
  40002c:	71 11 40 00 71 11 40 00 00 00 00 00 71 11 40 00     q.@.q.@.....q.@.
  40003c:	71 11 40 00 71 11 40 00 71 11 40 00 51 15 40 00     q.@.q.@.q.@.Q.@.
  40004c:	c9 16 40 00 71 11 40 00 71 11 40 00 71 11 40 00     ..@.q.@.q.@.q.@.
  40005c:	71 11 40 00 71 11 40 00 00 00 00 00 99 0f 40 00     q.@.q.@.......@.
  40006c:	ad 0f 40 00 c1 0f 40 00 71 11 40 00 71 11 40 00     ..@...@.q.@.q.@.
  40007c:	71 11 40 00 d5 0f 40 00 e9 0f 40 00 71 11 40 00     q.@...@...@.q.@.
  40008c:	71 11 40 00 71 11 40 00 71 11 40 00 71 11 40 00     q.@.q.@.q.@.q.@.
  40009c:	71 11 40 00 0d 14 40 00 35 14 40 00 71 11 40 00     q.@...@.5.@.q.@.
  4000ac:	71 11 40 00 71 11 40 00 71 11 40 00 71 11 40 00     q.@.q.@.q.@.q.@.
  4000bc:	71 11 40 00 71 11 40 00 71 11 40 00 71 11 40 00     q.@.q.@.q.@.q.@.
  4000cc:	71 11 40 00 00 00 00 00 71 11 40 00 00 00 00 00     q.@.....q.@.....
  4000dc:	71 11 40 00 71 11 40 00 71 11 40 00 71 11 40 00     q.@.q.@.q.@.q.@.
  4000ec:	71 11 40 00 71 11 40 00 71 11 40 00 71 11 40 00     q.@.q.@.q.@.q.@.
  4000fc:	71 11 40 00 71 11 40 00 71 11 40 00 71 11 40 00     q.@.q.@.q.@.q.@.
  40010c:	71 11 40 00 71 11 40 00 00 00 00 00 00 00 00 00     q.@.q.@.........
  40011c:	00 00 00 00 71 11 40 00 71 11 40 00 71 11 40 00     ....q.@.q.@.q.@.
  40012c:	71 11 40 00 71 11 40 00 00 00 00 00 71 11 40 00     q.@.q.@.....q.@.
  40013c:	71 11 40 00                                         q.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400a20 	.word	0x20400a20
  40015c:	00000000 	.word	0x00000000
  400160:	004070fc 	.word	0x004070fc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004070fc 	.word	0x004070fc
  4001a0:	20400a24 	.word	0x20400a24
  4001a4:	004070fc 	.word	0x004070fc
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr
	...

004001c8 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4001c8:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4001ca:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4001cc:	f014 0f01 	tst.w	r4, #1
  4001d0:	d005      	beq.n	4001de <rtc_set_time+0x16>
  4001d2:	290c      	cmp	r1, #12
  4001d4:	d903      	bls.n	4001de <rtc_set_time+0x16>
			ul_hour -= 12;
  4001d6:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4001d8:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4001dc:	e000      	b.n	4001e0 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4001de:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4001e0:	4c1c      	ldr	r4, [pc, #112]	; (400254 <rtc_set_time+0x8c>)
  4001e2:	fba4 5603 	umull	r5, r6, r4, r3
  4001e6:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4001e8:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4001ec:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4001f0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4001f4:	fba4 6502 	umull	r6, r5, r4, r2
  4001f8:	08ed      	lsrs	r5, r5, #3
  4001fa:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4001fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400202:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  400206:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  40020a:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40020c:	fba4 4201 	umull	r4, r2, r4, r1
  400210:	08d2      	lsrs	r2, r2, #3
  400212:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400216:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40021a:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40021e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400222:	6983      	ldr	r3, [r0, #24]
  400224:	f013 0f04 	tst.w	r3, #4
  400228:	d0fb      	beq.n	400222 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40022a:	6803      	ldr	r3, [r0, #0]
  40022c:	f043 0301 	orr.w	r3, r3, #1
  400230:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400232:	6983      	ldr	r3, [r0, #24]
  400234:	f013 0f01 	tst.w	r3, #1
  400238:	d0fb      	beq.n	400232 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40023a:	2301      	movs	r3, #1
  40023c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40023e:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400240:	6803      	ldr	r3, [r0, #0]
  400242:	f023 0301 	bic.w	r3, r3, #1
  400246:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400248:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40024a:	f000 0001 	and.w	r0, r0, #1
  40024e:	bcf0      	pop	{r4, r5, r6, r7}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	cccccccd 	.word	0xcccccccd

00400258 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400258:	b5f0      	push	{r4, r5, r6, r7, lr}
  40025a:	9c05      	ldr	r4, [sp, #20]
  40025c:	9d06      	ldr	r5, [sp, #24]
  40025e:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400260:	460e      	mov	r6, r1
  400262:	b1b1      	cbz	r1, 400292 <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400264:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  400266:	f011 0f01 	tst.w	r1, #1
  40026a:	d005      	beq.n	400278 <rtc_set_time_alarm+0x20>
  40026c:	2a0c      	cmp	r2, #12
  40026e:	d903      	bls.n	400278 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  400270:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  400272:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  400276:	e000      	b.n	40027a <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  400278:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40027a:	4919      	ldr	r1, [pc, #100]	; (4002e0 <rtc_set_time_alarm+0x88>)
  40027c:	fba1 e102 	umull	lr, r1, r1, r2
  400280:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400282:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  400286:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  40028a:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40028c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  400290:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  400292:	b15b      	cbz	r3, 4002ac <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400294:	4b12      	ldr	r3, [pc, #72]	; (4002e0 <rtc_set_time_alarm+0x88>)
  400296:	fba3 2304 	umull	r2, r3, r3, r4
  40029a:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40029c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002a0:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002a4:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002a6:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  4002aa:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  4002ac:	b155      	cbz	r5, 4002c4 <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4002ae:	4b0c      	ldr	r3, [pc, #48]	; (4002e0 <rtc_set_time_alarm+0x88>)
  4002b0:	fba3 2307 	umull	r2, r3, r3, r7
  4002b4:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4002b6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002ba:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4002be:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  4002c2:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4002c4:	6902      	ldr	r2, [r0, #16]
  4002c6:	4b07      	ldr	r3, [pc, #28]	; (4002e4 <rtc_set_time_alarm+0x8c>)
  4002c8:	4013      	ands	r3, r2
  4002ca:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  4002cc:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4002ce:	6902      	ldr	r2, [r0, #16]
  4002d0:	4b05      	ldr	r3, [pc, #20]	; (4002e8 <rtc_set_time_alarm+0x90>)
  4002d2:	4313      	orrs	r3, r2
  4002d4:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  4002d6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002d8:	f000 0004 	and.w	r0, r0, #4
  4002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4002de:	bf00      	nop
  4002e0:	cccccccd 	.word	0xcccccccd
  4002e4:	ff7f7f7f 	.word	0xff7f7f7f
  4002e8:	00808080 	.word	0x00808080

004002ec <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4002ec:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002ee:	4d2a      	ldr	r5, [pc, #168]	; (400398 <rtc_set_date+0xac>)
  4002f0:	fba5 4603 	umull	r4, r6, r5, r3
  4002f4:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4002f6:	9c03      	ldr	r4, [sp, #12]
  4002f8:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002fa:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4002fe:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  400302:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400306:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40030a:	fba5 6402 	umull	r6, r4, r5, r2
  40030e:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400310:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400314:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400318:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40031c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400320:	4b1e      	ldr	r3, [pc, #120]	; (40039c <rtc_set_date+0xb0>)
  400322:	fba3 4301 	umull	r4, r3, r3, r1
  400326:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400328:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40032c:	4b1c      	ldr	r3, [pc, #112]	; (4003a0 <rtc_set_date+0xb4>)
  40032e:	fba3 4301 	umull	r4, r3, r3, r1
  400332:	095b      	lsrs	r3, r3, #5
  400334:	fba5 6403 	umull	r6, r4, r5, r3
  400338:	08e4      	lsrs	r4, r4, #3
  40033a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40033e:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400342:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400344:	fba5 4301 	umull	r4, r3, r5, r1
  400348:	08db      	lsrs	r3, r3, #3
  40034a:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40034e:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400352:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400356:	fba5 1503 	umull	r1, r5, r5, r3
  40035a:	08ed      	lsrs	r5, r5, #3
  40035c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400360:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400364:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400368:	6983      	ldr	r3, [r0, #24]
  40036a:	f013 0f04 	tst.w	r3, #4
  40036e:	d0fb      	beq.n	400368 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400370:	6803      	ldr	r3, [r0, #0]
  400372:	f043 0302 	orr.w	r3, r3, #2
  400376:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400378:	6983      	ldr	r3, [r0, #24]
  40037a:	f013 0f01 	tst.w	r3, #1
  40037e:	d0fb      	beq.n	400378 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400380:	2301      	movs	r3, #1
  400382:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400384:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400386:	6803      	ldr	r3, [r0, #0]
  400388:	f023 0302 	bic.w	r3, r3, #2
  40038c:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40038e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400390:	f000 0002 	and.w	r0, r0, #2
  400394:	bc70      	pop	{r4, r5, r6}
  400396:	4770      	bx	lr
  400398:	cccccccd 	.word	0xcccccccd
  40039c:	10624dd3 	.word	0x10624dd3
  4003a0:	51eb851f 	.word	0x51eb851f

004003a4 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4003a4:	6980      	ldr	r0, [r0, #24]
}
  4003a6:	4770      	bx	lr

004003a8 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4003a8:	61c1      	str	r1, [r0, #28]
  4003aa:	4770      	bx	lr

004003ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4003ac:	4b03      	ldr	r3, [pc, #12]	; (4003bc <rtt_init+0x10>)
  4003ae:	681b      	ldr	r3, [r3, #0]
  4003b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4003b4:	4319      	orrs	r1, r3
  4003b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4003b8:	2000      	movs	r0, #0
  4003ba:	4770      	bx	lr
  4003bc:	20400a3c 	.word	0x20400a3c

004003c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4003c0:	b941      	cbnz	r1, 4003d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4003c2:	4a09      	ldr	r2, [pc, #36]	; (4003e8 <rtt_sel_source+0x28>)
  4003c4:	6813      	ldr	r3, [r2, #0]
  4003c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4003ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4003cc:	6802      	ldr	r2, [r0, #0]
  4003ce:	4313      	orrs	r3, r2
  4003d0:	6003      	str	r3, [r0, #0]
  4003d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4003d4:	4a04      	ldr	r2, [pc, #16]	; (4003e8 <rtt_sel_source+0x28>)
  4003d6:	6813      	ldr	r3, [r2, #0]
  4003d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4003dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4003de:	6802      	ldr	r2, [r0, #0]
  4003e0:	4313      	orrs	r3, r2
  4003e2:	6003      	str	r3, [r0, #0]
  4003e4:	4770      	bx	lr
  4003e6:	bf00      	nop
  4003e8:	20400a3c 	.word	0x20400a3c

004003ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4003ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4003ee:	4b03      	ldr	r3, [pc, #12]	; (4003fc <rtt_enable_interrupt+0x10>)
  4003f0:	681b      	ldr	r3, [r3, #0]
  4003f2:	4319      	orrs	r1, r3
  4003f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4003f6:	6001      	str	r1, [r0, #0]
  4003f8:	4770      	bx	lr
  4003fa:	bf00      	nop
  4003fc:	20400a3c 	.word	0x20400a3c

00400400 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400400:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400402:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400406:	4b02      	ldr	r3, [pc, #8]	; (400410 <rtt_disable_interrupt+0x10>)
  400408:	681b      	ldr	r3, [r3, #0]
  40040a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40040c:	6001      	str	r1, [r0, #0]
  40040e:	4770      	bx	lr
  400410:	20400a3c 	.word	0x20400a3c

00400414 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400414:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400416:	6883      	ldr	r3, [r0, #8]
  400418:	429a      	cmp	r2, r3
  40041a:	d003      	beq.n	400424 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40041c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40041e:	6883      	ldr	r3, [r0, #8]
  400420:	4293      	cmp	r3, r2
  400422:	d1fb      	bne.n	40041c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400424:	4618      	mov	r0, r3
  400426:	4770      	bx	lr

00400428 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400428:	68c0      	ldr	r0, [r0, #12]
}
  40042a:	4770      	bx	lr

0040042c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40042c:	b570      	push	{r4, r5, r6, lr}
  40042e:	4606      	mov	r6, r0
  400430:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400432:	6804      	ldr	r4, [r0, #0]
  400434:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400438:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40043c:	4809      	ldr	r0, [pc, #36]	; (400464 <rtt_write_alarm_time+0x38>)
  40043e:	4b0a      	ldr	r3, [pc, #40]	; (400468 <rtt_write_alarm_time+0x3c>)
  400440:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400442:	b92d      	cbnz	r5, 400450 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400444:	f04f 33ff 	mov.w	r3, #4294967295
  400448:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40044a:	b924      	cbnz	r4, 400456 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40044c:	2000      	movs	r0, #0
  40044e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400450:	3d01      	subs	r5, #1
  400452:	6075      	str	r5, [r6, #4]
  400454:	e7f9      	b.n	40044a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400456:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40045a:	4802      	ldr	r0, [pc, #8]	; (400464 <rtt_write_alarm_time+0x38>)
  40045c:	4b03      	ldr	r3, [pc, #12]	; (40046c <rtt_write_alarm_time+0x40>)
  40045e:	4798      	blx	r3
  400460:	e7f4      	b.n	40044c <rtt_write_alarm_time+0x20>
  400462:	bf00      	nop
  400464:	400e1830 	.word	0x400e1830
  400468:	00400401 	.word	0x00400401
  40046c:	004003ed 	.word	0x004003ed

00400470 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400470:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <spi_enable_clock+0x20>)
  400474:	4298      	cmp	r0, r3
  400476:	d003      	beq.n	400480 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400478:	4b06      	ldr	r3, [pc, #24]	; (400494 <spi_enable_clock+0x24>)
  40047a:	4298      	cmp	r0, r3
  40047c:	d004      	beq.n	400488 <spi_enable_clock+0x18>
  40047e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400480:	2015      	movs	r0, #21
  400482:	4b05      	ldr	r3, [pc, #20]	; (400498 <spi_enable_clock+0x28>)
  400484:	4798      	blx	r3
  400486:	bd08      	pop	{r3, pc}
  400488:	202a      	movs	r0, #42	; 0x2a
  40048a:	4b03      	ldr	r3, [pc, #12]	; (400498 <spi_enable_clock+0x28>)
  40048c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40048e:	e7f6      	b.n	40047e <spi_enable_clock+0xe>
  400490:	40008000 	.word	0x40008000
  400494:	40058000 	.word	0x40058000
  400498:	0040111d 	.word	0x0040111d

0040049c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40049c:	6843      	ldr	r3, [r0, #4]
  40049e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4004a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4004a4:	6843      	ldr	r3, [r0, #4]
  4004a6:	0409      	lsls	r1, r1, #16
  4004a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4004ac:	4319      	orrs	r1, r3
  4004ae:	6041      	str	r1, [r0, #4]
  4004b0:	4770      	bx	lr

004004b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4004b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4004b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4004b8:	6905      	ldr	r5, [r0, #16]
  4004ba:	f015 0f02 	tst.w	r5, #2
  4004be:	d103      	bne.n	4004c8 <spi_write+0x16>
		if (!timeout--) {
  4004c0:	3c01      	subs	r4, #1
  4004c2:	d1f9      	bne.n	4004b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4004c4:	2001      	movs	r0, #1
  4004c6:	e00c      	b.n	4004e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4004c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4004ca:	f014 0f02 	tst.w	r4, #2
  4004ce:	d006      	beq.n	4004de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4004d0:	0412      	lsls	r2, r2, #16
  4004d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4004d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4004d8:	b10b      	cbz	r3, 4004de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4004da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4004de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4004e0:	2000      	movs	r0, #0
}
  4004e2:	bc30      	pop	{r4, r5}
  4004e4:	4770      	bx	lr

004004e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4004e6:	b932      	cbnz	r2, 4004f6 <spi_set_clock_polarity+0x10>
  4004e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004ee:	f023 0301 	bic.w	r3, r3, #1
  4004f2:	6303      	str	r3, [r0, #48]	; 0x30
  4004f4:	4770      	bx	lr
  4004f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4004fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004fc:	f043 0301 	orr.w	r3, r3, #1
  400500:	6303      	str	r3, [r0, #48]	; 0x30
  400502:	4770      	bx	lr

00400504 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400504:	b932      	cbnz	r2, 400514 <spi_set_clock_phase+0x10>
  400506:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40050a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40050c:	f023 0302 	bic.w	r3, r3, #2
  400510:	6303      	str	r3, [r0, #48]	; 0x30
  400512:	4770      	bx	lr
  400514:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400518:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40051a:	f043 0302 	orr.w	r3, r3, #2
  40051e:	6303      	str	r3, [r0, #48]	; 0x30
  400520:	4770      	bx	lr

00400522 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400522:	2a04      	cmp	r2, #4
  400524:	d003      	beq.n	40052e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400526:	b16a      	cbz	r2, 400544 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400528:	2a08      	cmp	r2, #8
  40052a:	d016      	beq.n	40055a <spi_configure_cs_behavior+0x38>
  40052c:	4770      	bx	lr
  40052e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400532:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400534:	f023 0308 	bic.w	r3, r3, #8
  400538:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40053a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40053c:	f043 0304 	orr.w	r3, r3, #4
  400540:	6303      	str	r3, [r0, #48]	; 0x30
  400542:	4770      	bx	lr
  400544:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400548:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40054a:	f023 0308 	bic.w	r3, r3, #8
  40054e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400550:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400552:	f023 0304 	bic.w	r3, r3, #4
  400556:	6303      	str	r3, [r0, #48]	; 0x30
  400558:	4770      	bx	lr
  40055a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40055e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400560:	f043 0308 	orr.w	r3, r3, #8
  400564:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400566:	e7e1      	b.n	40052c <spi_configure_cs_behavior+0xa>

00400568 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400568:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40056c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40056e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400572:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400574:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400576:	431a      	orrs	r2, r3
  400578:	630a      	str	r2, [r1, #48]	; 0x30
  40057a:	4770      	bx	lr

0040057c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40057c:	1e43      	subs	r3, r0, #1
  40057e:	4419      	add	r1, r3
  400580:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400584:	1e43      	subs	r3, r0, #1
  400586:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400588:	bf94      	ite	ls
  40058a:	b200      	sxthls	r0, r0
		return -1;
  40058c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400590:	4770      	bx	lr

00400592 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400592:	b17a      	cbz	r2, 4005b4 <spi_set_baudrate_div+0x22>
{
  400594:	b410      	push	{r4}
  400596:	4614      	mov	r4, r2
  400598:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40059c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40059e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4005a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4005a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4005a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4005aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4005ac:	2000      	movs	r0, #0
}
  4005ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005b2:	4770      	bx	lr
        return -1;
  4005b4:	f04f 30ff 	mov.w	r0, #4294967295
  4005b8:	4770      	bx	lr

004005ba <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4005ba:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4005bc:	0189      	lsls	r1, r1, #6
  4005be:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4005c0:	2402      	movs	r4, #2
  4005c2:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4005c4:	f04f 31ff 	mov.w	r1, #4294967295
  4005c8:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4005ca:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4005cc:	605a      	str	r2, [r3, #4]
}
  4005ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005d2:	4770      	bx	lr

004005d4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4005d4:	0189      	lsls	r1, r1, #6
  4005d6:	2305      	movs	r3, #5
  4005d8:	5043      	str	r3, [r0, r1]
  4005da:	4770      	bx	lr

004005dc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4005dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4005e0:	61ca      	str	r2, [r1, #28]
  4005e2:	4770      	bx	lr

004005e4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4005e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4005e8:	624a      	str	r2, [r1, #36]	; 0x24
  4005ea:	4770      	bx	lr

004005ec <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4005ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4005f0:	6a08      	ldr	r0, [r1, #32]
}
  4005f2:	4770      	bx	lr

004005f4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4005f4:	b4f0      	push	{r4, r5, r6, r7}
  4005f6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4005f8:	2402      	movs	r4, #2
  4005fa:	9401      	str	r4, [sp, #4]
  4005fc:	2408      	movs	r4, #8
  4005fe:	9402      	str	r4, [sp, #8]
  400600:	2420      	movs	r4, #32
  400602:	9403      	str	r4, [sp, #12]
  400604:	2480      	movs	r4, #128	; 0x80
  400606:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400608:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40060a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40060c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40060e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400612:	d814      	bhi.n	40063e <tc_find_mck_divisor+0x4a>
  400614:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400616:	42a0      	cmp	r0, r4
  400618:	d217      	bcs.n	40064a <tc_find_mck_divisor+0x56>
  40061a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40061c:	af01      	add	r7, sp, #4
  40061e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400622:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400626:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400628:	4284      	cmp	r4, r0
  40062a:	d30a      	bcc.n	400642 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40062c:	4286      	cmp	r6, r0
  40062e:	d90d      	bls.n	40064c <tc_find_mck_divisor+0x58>
			ul_index++) {
  400630:	3501      	adds	r5, #1
	for (ul_index = 0;
  400632:	2d05      	cmp	r5, #5
  400634:	d1f3      	bne.n	40061e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400636:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400638:	b006      	add	sp, #24
  40063a:	bcf0      	pop	{r4, r5, r6, r7}
  40063c:	4770      	bx	lr
			return 0;
  40063e:	2000      	movs	r0, #0
  400640:	e7fa      	b.n	400638 <tc_find_mck_divisor+0x44>
  400642:	2000      	movs	r0, #0
  400644:	e7f8      	b.n	400638 <tc_find_mck_divisor+0x44>
	return 1;
  400646:	2001      	movs	r0, #1
  400648:	e7f6      	b.n	400638 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40064a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40064c:	b12a      	cbz	r2, 40065a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40064e:	a906      	add	r1, sp, #24
  400650:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400654:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400658:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40065a:	2b00      	cmp	r3, #0
  40065c:	d0f3      	beq.n	400646 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40065e:	601d      	str	r5, [r3, #0]
	return 1;
  400660:	2001      	movs	r0, #1
  400662:	e7e9      	b.n	400638 <tc_find_mck_divisor+0x44>

00400664 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400664:	4b01      	ldr	r3, [pc, #4]	; (40066c <gfx_mono_set_framebuffer+0x8>)
  400666:	6018      	str	r0, [r3, #0]
  400668:	4770      	bx	lr
  40066a:	bf00      	nop
  40066c:	20400a40 	.word	0x20400a40

00400670 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400670:	4b02      	ldr	r3, [pc, #8]	; (40067c <gfx_mono_framebuffer_put_byte+0xc>)
  400672:	681b      	ldr	r3, [r3, #0]
  400674:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400678:	5442      	strb	r2, [r0, r1]
  40067a:	4770      	bx	lr
  40067c:	20400a40 	.word	0x20400a40

00400680 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400680:	4b02      	ldr	r3, [pc, #8]	; (40068c <gfx_mono_framebuffer_get_byte+0xc>)
  400682:	681b      	ldr	r3, [r3, #0]
  400684:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400688:	5c40      	ldrb	r0, [r0, r1]
  40068a:	4770      	bx	lr
  40068c:	20400a40 	.word	0x20400a40

00400690 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400694:	1884      	adds	r4, r0, r2
  400696:	2c80      	cmp	r4, #128	; 0x80
  400698:	dd02      	ble.n	4006a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40069a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40069e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4006a0:	b322      	cbz	r2, 4006ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4006a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4006a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4006a8:	2601      	movs	r6, #1
  4006aa:	fa06 f101 	lsl.w	r1, r6, r1
  4006ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4006b0:	2b01      	cmp	r3, #1
  4006b2:	d01d      	beq.n	4006f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4006b4:	2b00      	cmp	r3, #0
  4006b6:	d035      	beq.n	400724 <gfx_mono_generic_draw_horizontal_line+0x94>
  4006b8:	2b02      	cmp	r3, #2
  4006ba:	d117      	bne.n	4006ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4006bc:	3801      	subs	r0, #1
  4006be:	b2c7      	uxtb	r7, r0
  4006c0:	19d4      	adds	r4, r2, r7
  4006c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4006c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400758 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4006c8:	f04f 0900 	mov.w	r9, #0
  4006cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40075c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4006d0:	4621      	mov	r1, r4
  4006d2:	4628      	mov	r0, r5
  4006d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4006d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4006da:	464b      	mov	r3, r9
  4006dc:	b2d2      	uxtb	r2, r2
  4006de:	4621      	mov	r1, r4
  4006e0:	4628      	mov	r0, r5
  4006e2:	47c0      	blx	r8
  4006e4:	3c01      	subs	r4, #1
  4006e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4006e8:	42bc      	cmp	r4, r7
  4006ea:	d1f1      	bne.n	4006d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4006ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4006f0:	3801      	subs	r0, #1
  4006f2:	b2c7      	uxtb	r7, r0
  4006f4:	19d4      	adds	r4, r2, r7
  4006f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4006f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400758 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4006fc:	f04f 0900 	mov.w	r9, #0
  400700:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40075c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400704:	4621      	mov	r1, r4
  400706:	4628      	mov	r0, r5
  400708:	47d0      	blx	sl
			temp |= pixelmask;
  40070a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40070e:	464b      	mov	r3, r9
  400710:	b2d2      	uxtb	r2, r2
  400712:	4621      	mov	r1, r4
  400714:	4628      	mov	r0, r5
  400716:	47c0      	blx	r8
  400718:	3c01      	subs	r4, #1
  40071a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40071c:	42bc      	cmp	r4, r7
  40071e:	d1f1      	bne.n	400704 <gfx_mono_generic_draw_horizontal_line+0x74>
  400720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400724:	3801      	subs	r0, #1
  400726:	b2c7      	uxtb	r7, r0
  400728:	19d4      	adds	r4, r2, r7
  40072a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40072c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400758 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400730:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400732:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40075c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400736:	4621      	mov	r1, r4
  400738:	4628      	mov	r0, r5
  40073a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40073c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400740:	2300      	movs	r3, #0
  400742:	b2d2      	uxtb	r2, r2
  400744:	4621      	mov	r1, r4
  400746:	4628      	mov	r0, r5
  400748:	47c8      	blx	r9
  40074a:	3c01      	subs	r4, #1
  40074c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40074e:	42bc      	cmp	r4, r7
  400750:	d1f1      	bne.n	400736 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400756:	bf00      	nop
  400758:	00400991 	.word	0x00400991
  40075c:	0040088d 	.word	0x0040088d

00400760 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400764:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400768:	b18b      	cbz	r3, 40078e <gfx_mono_generic_draw_filled_rect+0x2e>
  40076a:	461c      	mov	r4, r3
  40076c:	4690      	mov	r8, r2
  40076e:	4606      	mov	r6, r0
  400770:	1e4d      	subs	r5, r1, #1
  400772:	b2ed      	uxtb	r5, r5
  400774:	442c      	add	r4, r5
  400776:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400778:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400794 <gfx_mono_generic_draw_filled_rect+0x34>
  40077c:	463b      	mov	r3, r7
  40077e:	4642      	mov	r2, r8
  400780:	4621      	mov	r1, r4
  400782:	4630      	mov	r0, r6
  400784:	47c8      	blx	r9
  400786:	3c01      	subs	r4, #1
  400788:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40078a:	42ac      	cmp	r4, r5
  40078c:	d1f6      	bne.n	40077c <gfx_mono_generic_draw_filled_rect+0x1c>
  40078e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400792:	bf00      	nop
  400794:	00400691 	.word	0x00400691

00400798 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40079c:	b083      	sub	sp, #12
  40079e:	4604      	mov	r4, r0
  4007a0:	4688      	mov	r8, r1
  4007a2:	4691      	mov	r9, r2
  4007a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4007a6:	7a5b      	ldrb	r3, [r3, #9]
  4007a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4007ac:	2100      	movs	r1, #0
  4007ae:	9100      	str	r1, [sp, #0]
  4007b0:	4649      	mov	r1, r9
  4007b2:	4640      	mov	r0, r8
  4007b4:	4d21      	ldr	r5, [pc, #132]	; (40083c <gfx_mono_draw_char+0xa4>)
  4007b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4007b8:	f89b 3000 	ldrb.w	r3, [fp]
  4007bc:	b113      	cbz	r3, 4007c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4007be:	b003      	add	sp, #12
  4007c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4007c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4007c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4007ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4007ce:	bf18      	it	ne
  4007d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4007d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4007d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4007da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4007dc:	fb17 f70a 	smulbb	r7, r7, sl
  4007e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4007e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4007e8:	fa13 f787 	uxtah	r7, r3, r7
  4007ec:	e01f      	b.n	40082e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4007ee:	0064      	lsls	r4, r4, #1
  4007f0:	b2e4      	uxtb	r4, r4
  4007f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4007f4:	b2eb      	uxtb	r3, r5
  4007f6:	429e      	cmp	r6, r3
  4007f8:	d910      	bls.n	40081c <gfx_mono_draw_char+0x84>
  4007fa:	b2eb      	uxtb	r3, r5
  4007fc:	eb08 0003 	add.w	r0, r8, r3
  400800:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400802:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400806:	bf08      	it	eq
  400808:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40080c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400810:	d0ed      	beq.n	4007ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400812:	2201      	movs	r2, #1
  400814:	4649      	mov	r1, r9
  400816:	4b0a      	ldr	r3, [pc, #40]	; (400840 <gfx_mono_draw_char+0xa8>)
  400818:	4798      	blx	r3
  40081a:	e7e8      	b.n	4007ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40081c:	f109 0901 	add.w	r9, r9, #1
  400820:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400824:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400828:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40082c:	d0c7      	beq.n	4007be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40082e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400832:	2e00      	cmp	r6, #0
  400834:	d0f2      	beq.n	40081c <gfx_mono_draw_char+0x84>
  400836:	2500      	movs	r5, #0
  400838:	462c      	mov	r4, r5
  40083a:	e7de      	b.n	4007fa <gfx_mono_draw_char+0x62>
  40083c:	00400761 	.word	0x00400761
  400840:	0040092d 	.word	0x0040092d

00400844 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400848:	4604      	mov	r4, r0
  40084a:	4690      	mov	r8, r2
  40084c:	461d      	mov	r5, r3
  40084e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400850:	4f0d      	ldr	r7, [pc, #52]	; (400888 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400852:	460e      	mov	r6, r1
  400854:	e008      	b.n	400868 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400856:	7a6a      	ldrb	r2, [r5, #9]
  400858:	3201      	adds	r2, #1
  40085a:	4442      	add	r2, r8
  40085c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400860:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400862:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400866:	b16b      	cbz	r3, 400884 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400868:	7820      	ldrb	r0, [r4, #0]
  40086a:	280a      	cmp	r0, #10
  40086c:	d0f3      	beq.n	400856 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40086e:	280d      	cmp	r0, #13
  400870:	d0f7      	beq.n	400862 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400872:	462b      	mov	r3, r5
  400874:	4642      	mov	r2, r8
  400876:	4649      	mov	r1, r9
  400878:	47b8      	blx	r7
			x += font->width;
  40087a:	7a2b      	ldrb	r3, [r5, #8]
  40087c:	4499      	add	r9, r3
  40087e:	fa5f f989 	uxtb.w	r9, r9
  400882:	e7ee      	b.n	400862 <gfx_mono_draw_string+0x1e>
}
  400884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400888:	00400799 	.word	0x00400799

0040088c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40088c:	b570      	push	{r4, r5, r6, lr}
  40088e:	4604      	mov	r4, r0
  400890:	460d      	mov	r5, r1
  400892:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400894:	b91b      	cbnz	r3, 40089e <gfx_mono_ssd1306_put_byte+0x12>
  400896:	4b0d      	ldr	r3, [pc, #52]	; (4008cc <gfx_mono_ssd1306_put_byte+0x40>)
  400898:	4798      	blx	r3
  40089a:	42b0      	cmp	r0, r6
  40089c:	d015      	beq.n	4008ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40089e:	4632      	mov	r2, r6
  4008a0:	4629      	mov	r1, r5
  4008a2:	4620      	mov	r0, r4
  4008a4:	4b0a      	ldr	r3, [pc, #40]	; (4008d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4008a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4008a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4008ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4008b0:	4c08      	ldr	r4, [pc, #32]	; (4008d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4008b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4008b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4008b8:	f040 0010 	orr.w	r0, r0, #16
  4008bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4008be:	f005 000f 	and.w	r0, r5, #15
  4008c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4008c4:	4630      	mov	r0, r6
  4008c6:	4b04      	ldr	r3, [pc, #16]	; (4008d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4008c8:	4798      	blx	r3
  4008ca:	bd70      	pop	{r4, r5, r6, pc}
  4008cc:	00400681 	.word	0x00400681
  4008d0:	00400671 	.word	0x00400671
  4008d4:	0040099d 	.word	0x0040099d
  4008d8:	00400bbd 	.word	0x00400bbd

004008dc <gfx_mono_ssd1306_init>:
{
  4008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4008e0:	480d      	ldr	r0, [pc, #52]	; (400918 <gfx_mono_ssd1306_init+0x3c>)
  4008e2:	4b0e      	ldr	r3, [pc, #56]	; (40091c <gfx_mono_ssd1306_init+0x40>)
  4008e4:	4798      	blx	r3
	ssd1306_init();
  4008e6:	4b0e      	ldr	r3, [pc, #56]	; (400920 <gfx_mono_ssd1306_init+0x44>)
  4008e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4008ea:	2040      	movs	r0, #64	; 0x40
  4008ec:	4b0d      	ldr	r3, [pc, #52]	; (400924 <gfx_mono_ssd1306_init+0x48>)
  4008ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4008f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4008f2:	f04f 0801 	mov.w	r8, #1
  4008f6:	462f      	mov	r7, r5
  4008f8:	4e0b      	ldr	r6, [pc, #44]	; (400928 <gfx_mono_ssd1306_init+0x4c>)
{
  4008fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4008fc:	4643      	mov	r3, r8
  4008fe:	463a      	mov	r2, r7
  400900:	b2e1      	uxtb	r1, r4
  400902:	4628      	mov	r0, r5
  400904:	47b0      	blx	r6
  400906:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400908:	2c80      	cmp	r4, #128	; 0x80
  40090a:	d1f7      	bne.n	4008fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40090c:	3501      	adds	r5, #1
  40090e:	b2ed      	uxtb	r5, r5
  400910:	2d04      	cmp	r5, #4
  400912:	d1f2      	bne.n	4008fa <gfx_mono_ssd1306_init+0x1e>
  400914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400918:	20400a44 	.word	0x20400a44
  40091c:	00400665 	.word	0x00400665
  400920:	004009dd 	.word	0x004009dd
  400924:	0040099d 	.word	0x0040099d
  400928:	0040088d 	.word	0x0040088d

0040092c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40092c:	09c3      	lsrs	r3, r0, #7
  40092e:	d12a      	bne.n	400986 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400930:	291f      	cmp	r1, #31
  400932:	d828      	bhi.n	400986 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400938:	4614      	mov	r4, r2
  40093a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40093c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40093e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400942:	2201      	movs	r2, #1
  400944:	fa02 f701 	lsl.w	r7, r2, r1
  400948:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40094c:	4601      	mov	r1, r0
  40094e:	4630      	mov	r0, r6
  400950:	4b0d      	ldr	r3, [pc, #52]	; (400988 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400952:	4798      	blx	r3
  400954:	4602      	mov	r2, r0
	switch (color) {
  400956:	2c01      	cmp	r4, #1
  400958:	d009      	beq.n	40096e <gfx_mono_ssd1306_draw_pixel+0x42>
  40095a:	b164      	cbz	r4, 400976 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40095c:	2c02      	cmp	r4, #2
  40095e:	d00e      	beq.n	40097e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400960:	2300      	movs	r3, #0
  400962:	4629      	mov	r1, r5
  400964:	4630      	mov	r0, r6
  400966:	4c09      	ldr	r4, [pc, #36]	; (40098c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400968:	47a0      	blx	r4
  40096a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40096e:	ea48 0200 	orr.w	r2, r8, r0
  400972:	b2d2      	uxtb	r2, r2
		break;
  400974:	e7f4      	b.n	400960 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400976:	ea20 0207 	bic.w	r2, r0, r7
  40097a:	b2d2      	uxtb	r2, r2
		break;
  40097c:	e7f0      	b.n	400960 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40097e:	ea88 0200 	eor.w	r2, r8, r0
  400982:	b2d2      	uxtb	r2, r2
		break;
  400984:	e7ec      	b.n	400960 <gfx_mono_ssd1306_draw_pixel+0x34>
  400986:	4770      	bx	lr
  400988:	00400681 	.word	0x00400681
  40098c:	0040088d 	.word	0x0040088d

00400990 <gfx_mono_ssd1306_get_byte>:
{
  400990:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400992:	4b01      	ldr	r3, [pc, #4]	; (400998 <gfx_mono_ssd1306_get_byte+0x8>)
  400994:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400996:	bd08      	pop	{r3, pc}
  400998:	00400681 	.word	0x00400681

0040099c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40099c:	b538      	push	{r3, r4, r5, lr}
  40099e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4009a0:	2208      	movs	r2, #8
  4009a2:	4b09      	ldr	r3, [pc, #36]	; (4009c8 <ssd1306_write_command+0x2c>)
  4009a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4009a6:	4c09      	ldr	r4, [pc, #36]	; (4009cc <ssd1306_write_command+0x30>)
  4009a8:	2101      	movs	r1, #1
  4009aa:	4620      	mov	r0, r4
  4009ac:	4b08      	ldr	r3, [pc, #32]	; (4009d0 <ssd1306_write_command+0x34>)
  4009ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4009b0:	2301      	movs	r3, #1
  4009b2:	461a      	mov	r2, r3
  4009b4:	4629      	mov	r1, r5
  4009b6:	4620      	mov	r0, r4
  4009b8:	4c06      	ldr	r4, [pc, #24]	; (4009d4 <ssd1306_write_command+0x38>)
  4009ba:	47a0      	blx	r4
	delay_us(10);
  4009bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4009c0:	4b05      	ldr	r3, [pc, #20]	; (4009d8 <ssd1306_write_command+0x3c>)
  4009c2:	4798      	blx	r3
  4009c4:	bd38      	pop	{r3, r4, r5, pc}
  4009c6:	bf00      	nop
  4009c8:	400e1000 	.word	0x400e1000
  4009cc:	40008000 	.word	0x40008000
  4009d0:	0040049d 	.word	0x0040049d
  4009d4:	004004b3 	.word	0x004004b3
  4009d8:	20400001 	.word	0x20400001

004009dc <ssd1306_init>:
{
  4009dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009e0:	4d66      	ldr	r5, [pc, #408]	; (400b7c <ssd1306_init+0x1a0>)
  4009e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4009e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009ec:	4b64      	ldr	r3, [pc, #400]	; (400b80 <ssd1306_init+0x1a4>)
  4009ee:	2708      	movs	r7, #8
  4009f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a00:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a04:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400a06:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400a0a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a0c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400a0e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400a12:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400a14:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a16:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a1a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a1c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a1e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a24:	f022 0208 	bic.w	r2, r2, #8
  400a28:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a2a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a2c:	f022 0208 	bic.w	r2, r2, #8
  400a30:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400a32:	601f      	str	r7, [r3, #0]
  400a34:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a36:	631f      	str	r7, [r3, #48]	; 0x30
  400a38:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400a3a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400bb8 <ssd1306_init+0x1dc>
  400a3e:	2300      	movs	r3, #0
  400a40:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400a44:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a48:	4640      	mov	r0, r8
  400a4a:	4c4e      	ldr	r4, [pc, #312]	; (400b84 <ssd1306_init+0x1a8>)
  400a4c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400a4e:	2300      	movs	r3, #0
  400a50:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a58:	4640      	mov	r0, r8
  400a5a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400a5c:	2300      	movs	r3, #0
  400a5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a66:	4640      	mov	r0, r8
  400a68:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400a6a:	2300      	movs	r3, #0
  400a6c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400a70:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a74:	4640      	mov	r0, r8
  400a76:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400a78:	2300      	movs	r3, #0
  400a7a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a82:	4640      	mov	r0, r8
  400a84:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400a86:	2300      	movs	r3, #0
  400a88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a8c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a90:	4640      	mov	r0, r8
  400a92:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400a94:	4c3c      	ldr	r4, [pc, #240]	; (400b88 <ssd1306_init+0x1ac>)
  400a96:	f04f 0902 	mov.w	r9, #2
  400a9a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400a9e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400aa2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400aa6:	6863      	ldr	r3, [r4, #4]
  400aa8:	f043 0301 	orr.w	r3, r3, #1
  400aac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400aae:	463a      	mov	r2, r7
  400ab0:	2101      	movs	r1, #1
  400ab2:	4620      	mov	r0, r4
  400ab4:	4b35      	ldr	r3, [pc, #212]	; (400b8c <ssd1306_init+0x1b0>)
  400ab6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400ab8:	2200      	movs	r2, #0
  400aba:	2101      	movs	r1, #1
  400abc:	4620      	mov	r0, r4
  400abe:	4b34      	ldr	r3, [pc, #208]	; (400b90 <ssd1306_init+0x1b4>)
  400ac0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400ac2:	2200      	movs	r2, #0
  400ac4:	2101      	movs	r1, #1
  400ac6:	4620      	mov	r0, r4
  400ac8:	4b32      	ldr	r3, [pc, #200]	; (400b94 <ssd1306_init+0x1b8>)
  400aca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400acc:	6863      	ldr	r3, [r4, #4]
  400ace:	f023 0302 	bic.w	r3, r3, #2
  400ad2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400ad4:	2200      	movs	r2, #0
  400ad6:	2101      	movs	r1, #1
  400ad8:	4620      	mov	r0, r4
  400ada:	4b2f      	ldr	r3, [pc, #188]	; (400b98 <ssd1306_init+0x1bc>)
  400adc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400ade:	6863      	ldr	r3, [r4, #4]
  400ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400ae4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400ae6:	6863      	ldr	r3, [r4, #4]
  400ae8:	f043 0310 	orr.w	r3, r3, #16
  400aec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400aee:	492b      	ldr	r1, [pc, #172]	; (400b9c <ssd1306_init+0x1c0>)
  400af0:	482b      	ldr	r0, [pc, #172]	; (400ba0 <ssd1306_init+0x1c4>)
  400af2:	4b2c      	ldr	r3, [pc, #176]	; (400ba4 <ssd1306_init+0x1c8>)
  400af4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400af6:	b2c2      	uxtb	r2, r0
  400af8:	2101      	movs	r1, #1
  400afa:	4620      	mov	r0, r4
  400afc:	4b2a      	ldr	r3, [pc, #168]	; (400ba8 <ssd1306_init+0x1cc>)
  400afe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400b00:	4620      	mov	r0, r4
  400b02:	4b2a      	ldr	r3, [pc, #168]	; (400bac <ssd1306_init+0x1d0>)
  400b04:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b06:	2301      	movs	r3, #1
  400b08:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400b0a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400b0c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400b10:	4c27      	ldr	r4, [pc, #156]	; (400bb0 <ssd1306_init+0x1d4>)
  400b12:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b14:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400b16:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400b1a:	47a0      	blx	r4
  400b1c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400b1e:	20a8      	movs	r0, #168	; 0xa8
  400b20:	4c24      	ldr	r4, [pc, #144]	; (400bb4 <ssd1306_init+0x1d8>)
  400b22:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400b24:	201f      	movs	r0, #31
  400b26:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400b28:	20d3      	movs	r0, #211	; 0xd3
  400b2a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400b2c:	2000      	movs	r0, #0
  400b2e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400b30:	2040      	movs	r0, #64	; 0x40
  400b32:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400b34:	20a1      	movs	r0, #161	; 0xa1
  400b36:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400b38:	20c8      	movs	r0, #200	; 0xc8
  400b3a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400b3c:	20da      	movs	r0, #218	; 0xda
  400b3e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400b40:	4648      	mov	r0, r9
  400b42:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400b44:	2081      	movs	r0, #129	; 0x81
  400b46:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400b48:	208f      	movs	r0, #143	; 0x8f
  400b4a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400b4c:	20a4      	movs	r0, #164	; 0xa4
  400b4e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400b50:	20a6      	movs	r0, #166	; 0xa6
  400b52:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400b54:	20d5      	movs	r0, #213	; 0xd5
  400b56:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400b58:	4640      	mov	r0, r8
  400b5a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400b5c:	208d      	movs	r0, #141	; 0x8d
  400b5e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400b60:	2014      	movs	r0, #20
  400b62:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400b64:	20db      	movs	r0, #219	; 0xdb
  400b66:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400b68:	2040      	movs	r0, #64	; 0x40
  400b6a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400b6c:	20d9      	movs	r0, #217	; 0xd9
  400b6e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400b70:	20f1      	movs	r0, #241	; 0xf1
  400b72:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400b74:	20af      	movs	r0, #175	; 0xaf
  400b76:	47a0      	blx	r4
  400b78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400b7c:	400e1200 	.word	0x400e1200
  400b80:	400e1000 	.word	0x400e1000
  400b84:	00400ea5 	.word	0x00400ea5
  400b88:	40008000 	.word	0x40008000
  400b8c:	00400523 	.word	0x00400523
  400b90:	004004e7 	.word	0x004004e7
  400b94:	00400505 	.word	0x00400505
  400b98:	00400569 	.word	0x00400569
  400b9c:	08f0d180 	.word	0x08f0d180
  400ba0:	000f4240 	.word	0x000f4240
  400ba4:	0040057d 	.word	0x0040057d
  400ba8:	00400593 	.word	0x00400593
  400bac:	00400471 	.word	0x00400471
  400bb0:	20400001 	.word	0x20400001
  400bb4:	0040099d 	.word	0x0040099d
  400bb8:	400e1400 	.word	0x400e1400

00400bbc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400bbc:	b538      	push	{r3, r4, r5, lr}
  400bbe:	4605      	mov	r5, r0
  400bc0:	2208      	movs	r2, #8
  400bc2:	4b09      	ldr	r3, [pc, #36]	; (400be8 <ssd1306_write_data+0x2c>)
  400bc4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400bc6:	4c09      	ldr	r4, [pc, #36]	; (400bec <ssd1306_write_data+0x30>)
  400bc8:	2101      	movs	r1, #1
  400bca:	4620      	mov	r0, r4
  400bcc:	4b08      	ldr	r3, [pc, #32]	; (400bf0 <ssd1306_write_data+0x34>)
  400bce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400bd0:	2301      	movs	r3, #1
  400bd2:	461a      	mov	r2, r3
  400bd4:	4629      	mov	r1, r5
  400bd6:	4620      	mov	r0, r4
  400bd8:	4c06      	ldr	r4, [pc, #24]	; (400bf4 <ssd1306_write_data+0x38>)
  400bda:	47a0      	blx	r4
	delay_us(10);
  400bdc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400be0:	4b05      	ldr	r3, [pc, #20]	; (400bf8 <ssd1306_write_data+0x3c>)
  400be2:	4798      	blx	r3
  400be4:	bd38      	pop	{r3, r4, r5, pc}
  400be6:	bf00      	nop
  400be8:	400e1000 	.word	0x400e1000
  400bec:	40008000 	.word	0x40008000
  400bf0:	0040049d 	.word	0x0040049d
  400bf4:	004004b3 	.word	0x004004b3
  400bf8:	20400001 	.word	0x20400001

00400bfc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400bfc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400bfe:	4810      	ldr	r0, [pc, #64]	; (400c40 <sysclk_init+0x44>)
  400c00:	4b10      	ldr	r3, [pc, #64]	; (400c44 <sysclk_init+0x48>)
  400c02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c04:	213e      	movs	r1, #62	; 0x3e
  400c06:	2000      	movs	r0, #0
  400c08:	4b0f      	ldr	r3, [pc, #60]	; (400c48 <sysclk_init+0x4c>)
  400c0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c0c:	4c0f      	ldr	r4, [pc, #60]	; (400c4c <sysclk_init+0x50>)
  400c0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c10:	2800      	cmp	r0, #0
  400c12:	d0fc      	beq.n	400c0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c14:	4b0e      	ldr	r3, [pc, #56]	; (400c50 <sysclk_init+0x54>)
  400c16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c18:	4a0e      	ldr	r2, [pc, #56]	; (400c54 <sysclk_init+0x58>)
  400c1a:	4b0f      	ldr	r3, [pc, #60]	; (400c58 <sysclk_init+0x5c>)
  400c1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400c1e:	4c0f      	ldr	r4, [pc, #60]	; (400c5c <sysclk_init+0x60>)
  400c20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c22:	2800      	cmp	r0, #0
  400c24:	d0fc      	beq.n	400c20 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400c26:	2002      	movs	r0, #2
  400c28:	4b0d      	ldr	r3, [pc, #52]	; (400c60 <sysclk_init+0x64>)
  400c2a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c2c:	2000      	movs	r0, #0
  400c2e:	4b0d      	ldr	r3, [pc, #52]	; (400c64 <sysclk_init+0x68>)
  400c30:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c32:	4b0d      	ldr	r3, [pc, #52]	; (400c68 <sysclk_init+0x6c>)
  400c34:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c36:	4802      	ldr	r0, [pc, #8]	; (400c40 <sysclk_init+0x44>)
  400c38:	4b02      	ldr	r3, [pc, #8]	; (400c44 <sysclk_init+0x48>)
  400c3a:	4798      	blx	r3
  400c3c:	bd10      	pop	{r4, pc}
  400c3e:	bf00      	nop
  400c40:	11e1a300 	.word	0x11e1a300
  400c44:	00401349 	.word	0x00401349
  400c48:	00401099 	.word	0x00401099
  400c4c:	004010ed 	.word	0x004010ed
  400c50:	004010fd 	.word	0x004010fd
  400c54:	20183f01 	.word	0x20183f01
  400c58:	400e0600 	.word	0x400e0600
  400c5c:	0040110d 	.word	0x0040110d
  400c60:	00400ffd 	.word	0x00400ffd
  400c64:	00401035 	.word	0x00401035
  400c68:	0040123d 	.word	0x0040123d

00400c6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c72:	4b48      	ldr	r3, [pc, #288]	; (400d94 <board_init+0x128>)
  400c74:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c7a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400c7e:	4b46      	ldr	r3, [pc, #280]	; (400d98 <board_init+0x12c>)
  400c80:	2200      	movs	r2, #0
  400c82:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400c86:	695a      	ldr	r2, [r3, #20]
  400c88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400c8c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400c8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c92:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400c96:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400c9a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400c9e:	f007 0007 	and.w	r0, r7, #7
  400ca2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400ca4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400ca8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400cac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400cb0:	f3bf 8f4f 	dsb	sy
  400cb4:	f04f 34ff 	mov.w	r4, #4294967295
  400cb8:	fa04 fc00 	lsl.w	ip, r4, r0
  400cbc:	fa06 f000 	lsl.w	r0, r6, r0
  400cc0:	fa04 f40e 	lsl.w	r4, r4, lr
  400cc4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400cc8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400cca:	463a      	mov	r2, r7
  400ccc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400cce:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400cd2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400cd6:	3a01      	subs	r2, #1
  400cd8:	4423      	add	r3, r4
  400cda:	f1b2 3fff 	cmp.w	r2, #4294967295
  400cde:	d1f6      	bne.n	400cce <board_init+0x62>
        } while(sets--);
  400ce0:	3e01      	subs	r6, #1
  400ce2:	4460      	add	r0, ip
  400ce4:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ce8:	d1ef      	bne.n	400cca <board_init+0x5e>
  400cea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400cee:	4b2a      	ldr	r3, [pc, #168]	; (400d98 <board_init+0x12c>)
  400cf0:	695a      	ldr	r2, [r3, #20]
  400cf2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400cf6:	615a      	str	r2, [r3, #20]
  400cf8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cfc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400d00:	4a26      	ldr	r2, [pc, #152]	; (400d9c <board_init+0x130>)
  400d02:	4927      	ldr	r1, [pc, #156]	; (400da0 <board_init+0x134>)
  400d04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400d06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400d0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400d0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400d14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400d18:	f022 0201 	bic.w	r2, r2, #1
  400d1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400d20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400d24:	f022 0201 	bic.w	r2, r2, #1
  400d28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400d2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d30:	f3bf 8f6f 	isb	sy
  400d34:	200a      	movs	r0, #10
  400d36:	4c1b      	ldr	r4, [pc, #108]	; (400da4 <board_init+0x138>)
  400d38:	47a0      	blx	r4
  400d3a:	200b      	movs	r0, #11
  400d3c:	47a0      	blx	r4
  400d3e:	200c      	movs	r0, #12
  400d40:	47a0      	blx	r4
  400d42:	2010      	movs	r0, #16
  400d44:	47a0      	blx	r4
  400d46:	2011      	movs	r0, #17
  400d48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d4a:	4b17      	ldr	r3, [pc, #92]	; (400da8 <board_init+0x13c>)
  400d4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400d5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400d66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400d68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400d6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400d70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400d74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400d84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400d88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400d8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d92:	bf00      	nop
  400d94:	400e1850 	.word	0x400e1850
  400d98:	e000ed00 	.word	0xe000ed00
  400d9c:	400e0c00 	.word	0x400e0c00
  400da0:	5a00080c 	.word	0x5a00080c
  400da4:	0040111d 	.word	0x0040111d
  400da8:	400e1200 	.word	0x400e1200

00400dac <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400dac:	6301      	str	r1, [r0, #48]	; 0x30
  400dae:	4770      	bx	lr

00400db0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400db0:	6341      	str	r1, [r0, #52]	; 0x34
  400db2:	4770      	bx	lr

00400db4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400db4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400db6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dba:	d03a      	beq.n	400e32 <pio_set_peripheral+0x7e>
  400dbc:	d813      	bhi.n	400de6 <pio_set_peripheral+0x32>
  400dbe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dc2:	d025      	beq.n	400e10 <pio_set_peripheral+0x5c>
  400dc4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dc8:	d10a      	bne.n	400de0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dcc:	4313      	orrs	r3, r2
  400dce:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dd0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dd2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dd4:	400b      	ands	r3, r1
  400dd6:	ea23 0302 	bic.w	r3, r3, r2
  400dda:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ddc:	6042      	str	r2, [r0, #4]
  400dde:	4770      	bx	lr
	switch (ul_type) {
  400de0:	2900      	cmp	r1, #0
  400de2:	d1fb      	bne.n	400ddc <pio_set_peripheral+0x28>
  400de4:	4770      	bx	lr
  400de6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dea:	d021      	beq.n	400e30 <pio_set_peripheral+0x7c>
  400dec:	d809      	bhi.n	400e02 <pio_set_peripheral+0x4e>
  400dee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400df2:	d1f3      	bne.n	400ddc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400df4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400df6:	4313      	orrs	r3, r2
  400df8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dfa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400dfc:	4313      	orrs	r3, r2
  400dfe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e00:	e7ec      	b.n	400ddc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e02:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e06:	d013      	beq.n	400e30 <pio_set_peripheral+0x7c>
  400e08:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e0c:	d010      	beq.n	400e30 <pio_set_peripheral+0x7c>
  400e0e:	e7e5      	b.n	400ddc <pio_set_peripheral+0x28>
{
  400e10:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e12:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e14:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e16:	43d3      	mvns	r3, r2
  400e18:	4021      	ands	r1, r4
  400e1a:	461c      	mov	r4, r3
  400e1c:	4019      	ands	r1, r3
  400e1e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e22:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e24:	400b      	ands	r3, r1
  400e26:	4023      	ands	r3, r4
  400e28:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e2a:	6042      	str	r2, [r0, #4]
}
  400e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e30:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e32:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e34:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e36:	400b      	ands	r3, r1
  400e38:	ea23 0302 	bic.w	r3, r3, r2
  400e3c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e3e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e40:	4313      	orrs	r3, r2
  400e42:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e44:	e7ca      	b.n	400ddc <pio_set_peripheral+0x28>

00400e46 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e46:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e48:	f012 0f01 	tst.w	r2, #1
  400e4c:	d10d      	bne.n	400e6a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400e4e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e50:	f012 0f0a 	tst.w	r2, #10
  400e54:	d00b      	beq.n	400e6e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400e56:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400e58:	f012 0f02 	tst.w	r2, #2
  400e5c:	d109      	bne.n	400e72 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e5e:	f012 0f08 	tst.w	r2, #8
  400e62:	d008      	beq.n	400e76 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400e64:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400e68:	e005      	b.n	400e76 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400e6a:	6641      	str	r1, [r0, #100]	; 0x64
  400e6c:	e7f0      	b.n	400e50 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400e6e:	6241      	str	r1, [r0, #36]	; 0x24
  400e70:	e7f2      	b.n	400e58 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400e72:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400e76:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e78:	6001      	str	r1, [r0, #0]
  400e7a:	4770      	bx	lr

00400e7c <pio_set_output>:
{
  400e7c:	b410      	push	{r4}
  400e7e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e80:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e82:	b94c      	cbnz	r4, 400e98 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400e84:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e86:	b14b      	cbz	r3, 400e9c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400e88:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e8a:	b94a      	cbnz	r2, 400ea0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400e8c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e8e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e90:	6001      	str	r1, [r0, #0]
}
  400e92:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e96:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e98:	6641      	str	r1, [r0, #100]	; 0x64
  400e9a:	e7f4      	b.n	400e86 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e9c:	6541      	str	r1, [r0, #84]	; 0x54
  400e9e:	e7f4      	b.n	400e8a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400ea0:	6301      	str	r1, [r0, #48]	; 0x30
  400ea2:	e7f4      	b.n	400e8e <pio_set_output+0x12>

00400ea4 <pio_configure>:
{
  400ea4:	b570      	push	{r4, r5, r6, lr}
  400ea6:	b082      	sub	sp, #8
  400ea8:	4605      	mov	r5, r0
  400eaa:	4616      	mov	r6, r2
  400eac:	461c      	mov	r4, r3
	switch (ul_type) {
  400eae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400eb2:	d014      	beq.n	400ede <pio_configure+0x3a>
  400eb4:	d90a      	bls.n	400ecc <pio_configure+0x28>
  400eb6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400eba:	d024      	beq.n	400f06 <pio_configure+0x62>
  400ebc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ec0:	d021      	beq.n	400f06 <pio_configure+0x62>
  400ec2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ec6:	d017      	beq.n	400ef8 <pio_configure+0x54>
		return 0;
  400ec8:	2000      	movs	r0, #0
  400eca:	e01a      	b.n	400f02 <pio_configure+0x5e>
	switch (ul_type) {
  400ecc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ed0:	d005      	beq.n	400ede <pio_configure+0x3a>
  400ed2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ed6:	d002      	beq.n	400ede <pio_configure+0x3a>
  400ed8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400edc:	d1f4      	bne.n	400ec8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400ede:	4632      	mov	r2, r6
  400ee0:	4628      	mov	r0, r5
  400ee2:	4b11      	ldr	r3, [pc, #68]	; (400f28 <pio_configure+0x84>)
  400ee4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ee6:	f014 0f01 	tst.w	r4, #1
  400eea:	d102      	bne.n	400ef2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400eec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400eee:	2001      	movs	r0, #1
  400ef0:	e007      	b.n	400f02 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400ef2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400ef4:	2001      	movs	r0, #1
  400ef6:	e004      	b.n	400f02 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400ef8:	461a      	mov	r2, r3
  400efa:	4631      	mov	r1, r6
  400efc:	4b0b      	ldr	r3, [pc, #44]	; (400f2c <pio_configure+0x88>)
  400efe:	4798      	blx	r3
	return 1;
  400f00:	2001      	movs	r0, #1
}
  400f02:	b002      	add	sp, #8
  400f04:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400f06:	f004 0301 	and.w	r3, r4, #1
  400f0a:	9300      	str	r3, [sp, #0]
  400f0c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400f14:	bf14      	ite	ne
  400f16:	2200      	movne	r2, #0
  400f18:	2201      	moveq	r2, #1
  400f1a:	4631      	mov	r1, r6
  400f1c:	4628      	mov	r0, r5
  400f1e:	4c04      	ldr	r4, [pc, #16]	; (400f30 <pio_configure+0x8c>)
  400f20:	47a0      	blx	r4
	return 1;
  400f22:	2001      	movs	r0, #1
		break;
  400f24:	e7ed      	b.n	400f02 <pio_configure+0x5e>
  400f26:	bf00      	nop
  400f28:	00400db5 	.word	0x00400db5
  400f2c:	00400e47 	.word	0x00400e47
  400f30:	00400e7d 	.word	0x00400e7d

00400f34 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400f34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400f36:	420b      	tst	r3, r1
}
  400f38:	bf14      	ite	ne
  400f3a:	2001      	movne	r0, #1
  400f3c:	2000      	moveq	r0, #0
  400f3e:	4770      	bx	lr

00400f40 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f40:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f42:	4770      	bx	lr

00400f44 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f44:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f46:	4770      	bx	lr

00400f48 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f4c:	4604      	mov	r4, r0
  400f4e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f50:	4b0e      	ldr	r3, [pc, #56]	; (400f8c <pio_handler_process+0x44>)
  400f52:	4798      	blx	r3
  400f54:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f56:	4620      	mov	r0, r4
  400f58:	4b0d      	ldr	r3, [pc, #52]	; (400f90 <pio_handler_process+0x48>)
  400f5a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f5c:	4005      	ands	r5, r0
  400f5e:	d013      	beq.n	400f88 <pio_handler_process+0x40>
  400f60:	4c0c      	ldr	r4, [pc, #48]	; (400f94 <pio_handler_process+0x4c>)
  400f62:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f66:	e003      	b.n	400f70 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f68:	42b4      	cmp	r4, r6
  400f6a:	d00d      	beq.n	400f88 <pio_handler_process+0x40>
  400f6c:	3410      	adds	r4, #16
		while (status != 0) {
  400f6e:	b15d      	cbz	r5, 400f88 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f70:	6820      	ldr	r0, [r4, #0]
  400f72:	4540      	cmp	r0, r8
  400f74:	d1f8      	bne.n	400f68 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f76:	6861      	ldr	r1, [r4, #4]
  400f78:	4229      	tst	r1, r5
  400f7a:	d0f5      	beq.n	400f68 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f7c:	68e3      	ldr	r3, [r4, #12]
  400f7e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f80:	6863      	ldr	r3, [r4, #4]
  400f82:	ea25 0503 	bic.w	r5, r5, r3
  400f86:	e7ef      	b.n	400f68 <pio_handler_process+0x20>
  400f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f8c:	00400f41 	.word	0x00400f41
  400f90:	00400f45 	.word	0x00400f45
  400f94:	20400c44 	.word	0x20400c44

00400f98 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f98:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f9a:	210a      	movs	r1, #10
  400f9c:	4801      	ldr	r0, [pc, #4]	; (400fa4 <PIOA_Handler+0xc>)
  400f9e:	4b02      	ldr	r3, [pc, #8]	; (400fa8 <PIOA_Handler+0x10>)
  400fa0:	4798      	blx	r3
  400fa2:	bd08      	pop	{r3, pc}
  400fa4:	400e0e00 	.word	0x400e0e00
  400fa8:	00400f49 	.word	0x00400f49

00400fac <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400fac:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400fae:	210b      	movs	r1, #11
  400fb0:	4801      	ldr	r0, [pc, #4]	; (400fb8 <PIOB_Handler+0xc>)
  400fb2:	4b02      	ldr	r3, [pc, #8]	; (400fbc <PIOB_Handler+0x10>)
  400fb4:	4798      	blx	r3
  400fb6:	bd08      	pop	{r3, pc}
  400fb8:	400e1000 	.word	0x400e1000
  400fbc:	00400f49 	.word	0x00400f49

00400fc0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400fc0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400fc2:	210c      	movs	r1, #12
  400fc4:	4801      	ldr	r0, [pc, #4]	; (400fcc <PIOC_Handler+0xc>)
  400fc6:	4b02      	ldr	r3, [pc, #8]	; (400fd0 <PIOC_Handler+0x10>)
  400fc8:	4798      	blx	r3
  400fca:	bd08      	pop	{r3, pc}
  400fcc:	400e1200 	.word	0x400e1200
  400fd0:	00400f49 	.word	0x00400f49

00400fd4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400fd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400fd6:	2110      	movs	r1, #16
  400fd8:	4801      	ldr	r0, [pc, #4]	; (400fe0 <PIOD_Handler+0xc>)
  400fda:	4b02      	ldr	r3, [pc, #8]	; (400fe4 <PIOD_Handler+0x10>)
  400fdc:	4798      	blx	r3
  400fde:	bd08      	pop	{r3, pc}
  400fe0:	400e1400 	.word	0x400e1400
  400fe4:	00400f49 	.word	0x00400f49

00400fe8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400fe8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400fea:	2111      	movs	r1, #17
  400fec:	4801      	ldr	r0, [pc, #4]	; (400ff4 <PIOE_Handler+0xc>)
  400fee:	4b02      	ldr	r3, [pc, #8]	; (400ff8 <PIOE_Handler+0x10>)
  400ff0:	4798      	blx	r3
  400ff2:	bd08      	pop	{r3, pc}
  400ff4:	400e1600 	.word	0x400e1600
  400ff8:	00400f49 	.word	0x00400f49

00400ffc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ffc:	2803      	cmp	r0, #3
  400ffe:	d011      	beq.n	401024 <pmc_mck_set_division+0x28>
  401000:	2804      	cmp	r0, #4
  401002:	d012      	beq.n	40102a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401004:	2802      	cmp	r0, #2
  401006:	bf0c      	ite	eq
  401008:	f44f 7180 	moveq.w	r1, #256	; 0x100
  40100c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40100e:	4a08      	ldr	r2, [pc, #32]	; (401030 <pmc_mck_set_division+0x34>)
  401010:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401016:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401018:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40101a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40101c:	f013 0f08 	tst.w	r3, #8
  401020:	d0fb      	beq.n	40101a <pmc_mck_set_division+0x1e>
}
  401022:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401024:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401028:	e7f1      	b.n	40100e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40102a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40102e:	e7ee      	b.n	40100e <pmc_mck_set_division+0x12>
  401030:	400e0600 	.word	0x400e0600

00401034 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401034:	4a17      	ldr	r2, [pc, #92]	; (401094 <pmc_switch_mck_to_pllack+0x60>)
  401036:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401038:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40103c:	4318      	orrs	r0, r3
  40103e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401040:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401042:	f013 0f08 	tst.w	r3, #8
  401046:	d10a      	bne.n	40105e <pmc_switch_mck_to_pllack+0x2a>
  401048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40104c:	4911      	ldr	r1, [pc, #68]	; (401094 <pmc_switch_mck_to_pllack+0x60>)
  40104e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401050:	f012 0f08 	tst.w	r2, #8
  401054:	d103      	bne.n	40105e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401056:	3b01      	subs	r3, #1
  401058:	d1f9      	bne.n	40104e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40105a:	2001      	movs	r0, #1
  40105c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40105e:	4a0d      	ldr	r2, [pc, #52]	; (401094 <pmc_switch_mck_to_pllack+0x60>)
  401060:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401062:	f023 0303 	bic.w	r3, r3, #3
  401066:	f043 0302 	orr.w	r3, r3, #2
  40106a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40106c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40106e:	f013 0f08 	tst.w	r3, #8
  401072:	d10a      	bne.n	40108a <pmc_switch_mck_to_pllack+0x56>
  401074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401078:	4906      	ldr	r1, [pc, #24]	; (401094 <pmc_switch_mck_to_pllack+0x60>)
  40107a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40107c:	f012 0f08 	tst.w	r2, #8
  401080:	d105      	bne.n	40108e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401082:	3b01      	subs	r3, #1
  401084:	d1f9      	bne.n	40107a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401086:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401088:	4770      	bx	lr
	return 0;
  40108a:	2000      	movs	r0, #0
  40108c:	4770      	bx	lr
  40108e:	2000      	movs	r0, #0
  401090:	4770      	bx	lr
  401092:	bf00      	nop
  401094:	400e0600 	.word	0x400e0600

00401098 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401098:	b9a0      	cbnz	r0, 4010c4 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40109a:	480e      	ldr	r0, [pc, #56]	; (4010d4 <pmc_switch_mainck_to_xtal+0x3c>)
  40109c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40109e:	0209      	lsls	r1, r1, #8
  4010a0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010a2:	4a0d      	ldr	r2, [pc, #52]	; (4010d8 <pmc_switch_mainck_to_xtal+0x40>)
  4010a4:	401a      	ands	r2, r3
  4010a6:	4b0d      	ldr	r3, [pc, #52]	; (4010dc <pmc_switch_mainck_to_xtal+0x44>)
  4010a8:	4313      	orrs	r3, r2
  4010aa:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010ac:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010ae:	4602      	mov	r2, r0
  4010b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010b2:	f013 0f01 	tst.w	r3, #1
  4010b6:	d0fb      	beq.n	4010b0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010b8:	4a06      	ldr	r2, [pc, #24]	; (4010d4 <pmc_switch_mainck_to_xtal+0x3c>)
  4010ba:	6a11      	ldr	r1, [r2, #32]
  4010bc:	4b08      	ldr	r3, [pc, #32]	; (4010e0 <pmc_switch_mainck_to_xtal+0x48>)
  4010be:	430b      	orrs	r3, r1
  4010c0:	6213      	str	r3, [r2, #32]
  4010c2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010c4:	4903      	ldr	r1, [pc, #12]	; (4010d4 <pmc_switch_mainck_to_xtal+0x3c>)
  4010c6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010c8:	4a06      	ldr	r2, [pc, #24]	; (4010e4 <pmc_switch_mainck_to_xtal+0x4c>)
  4010ca:	401a      	ands	r2, r3
  4010cc:	4b06      	ldr	r3, [pc, #24]	; (4010e8 <pmc_switch_mainck_to_xtal+0x50>)
  4010ce:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010d0:	620b      	str	r3, [r1, #32]
  4010d2:	4770      	bx	lr
  4010d4:	400e0600 	.word	0x400e0600
  4010d8:	ffc8fffc 	.word	0xffc8fffc
  4010dc:	00370001 	.word	0x00370001
  4010e0:	01370000 	.word	0x01370000
  4010e4:	fec8fffc 	.word	0xfec8fffc
  4010e8:	01370002 	.word	0x01370002

004010ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4010ec:	4b02      	ldr	r3, [pc, #8]	; (4010f8 <pmc_osc_is_ready_mainck+0xc>)
  4010ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4010f4:	4770      	bx	lr
  4010f6:	bf00      	nop
  4010f8:	400e0600 	.word	0x400e0600

004010fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4010fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401100:	4b01      	ldr	r3, [pc, #4]	; (401108 <pmc_disable_pllack+0xc>)
  401102:	629a      	str	r2, [r3, #40]	; 0x28
  401104:	4770      	bx	lr
  401106:	bf00      	nop
  401108:	400e0600 	.word	0x400e0600

0040110c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40110c:	4b02      	ldr	r3, [pc, #8]	; (401118 <pmc_is_locked_pllack+0xc>)
  40110e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401110:	f000 0002 	and.w	r0, r0, #2
  401114:	4770      	bx	lr
  401116:	bf00      	nop
  401118:	400e0600 	.word	0x400e0600

0040111c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40111c:	283f      	cmp	r0, #63	; 0x3f
  40111e:	d81e      	bhi.n	40115e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401120:	281f      	cmp	r0, #31
  401122:	d80c      	bhi.n	40113e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401124:	4b11      	ldr	r3, [pc, #68]	; (40116c <pmc_enable_periph_clk+0x50>)
  401126:	699a      	ldr	r2, [r3, #24]
  401128:	2301      	movs	r3, #1
  40112a:	4083      	lsls	r3, r0
  40112c:	4393      	bics	r3, r2
  40112e:	d018      	beq.n	401162 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401130:	2301      	movs	r3, #1
  401132:	fa03 f000 	lsl.w	r0, r3, r0
  401136:	4b0d      	ldr	r3, [pc, #52]	; (40116c <pmc_enable_periph_clk+0x50>)
  401138:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40113a:	2000      	movs	r0, #0
  40113c:	4770      	bx	lr
		ul_id -= 32;
  40113e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401140:	4b0a      	ldr	r3, [pc, #40]	; (40116c <pmc_enable_periph_clk+0x50>)
  401142:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401146:	2301      	movs	r3, #1
  401148:	4083      	lsls	r3, r0
  40114a:	4393      	bics	r3, r2
  40114c:	d00b      	beq.n	401166 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40114e:	2301      	movs	r3, #1
  401150:	fa03 f000 	lsl.w	r0, r3, r0
  401154:	4b05      	ldr	r3, [pc, #20]	; (40116c <pmc_enable_periph_clk+0x50>)
  401156:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40115a:	2000      	movs	r0, #0
  40115c:	4770      	bx	lr
		return 1;
  40115e:	2001      	movs	r0, #1
  401160:	4770      	bx	lr
	return 0;
  401162:	2000      	movs	r0, #0
  401164:	4770      	bx	lr
  401166:	2000      	movs	r0, #0
}
  401168:	4770      	bx	lr
  40116a:	bf00      	nop
  40116c:	400e0600 	.word	0x400e0600

00401170 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401170:	e7fe      	b.n	401170 <Dummy_Handler>
	...

00401174 <Reset_Handler>:
{
  401174:	b500      	push	{lr}
  401176:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401178:	4b25      	ldr	r3, [pc, #148]	; (401210 <Reset_Handler+0x9c>)
  40117a:	4a26      	ldr	r2, [pc, #152]	; (401214 <Reset_Handler+0xa0>)
  40117c:	429a      	cmp	r2, r3
  40117e:	d010      	beq.n	4011a2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401180:	4b25      	ldr	r3, [pc, #148]	; (401218 <Reset_Handler+0xa4>)
  401182:	4a23      	ldr	r2, [pc, #140]	; (401210 <Reset_Handler+0x9c>)
  401184:	429a      	cmp	r2, r3
  401186:	d20c      	bcs.n	4011a2 <Reset_Handler+0x2e>
  401188:	3b01      	subs	r3, #1
  40118a:	1a9b      	subs	r3, r3, r2
  40118c:	f023 0303 	bic.w	r3, r3, #3
  401190:	3304      	adds	r3, #4
  401192:	4413      	add	r3, r2
  401194:	491f      	ldr	r1, [pc, #124]	; (401214 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401196:	f851 0b04 	ldr.w	r0, [r1], #4
  40119a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40119e:	429a      	cmp	r2, r3
  4011a0:	d1f9      	bne.n	401196 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4011a2:	4b1e      	ldr	r3, [pc, #120]	; (40121c <Reset_Handler+0xa8>)
  4011a4:	4a1e      	ldr	r2, [pc, #120]	; (401220 <Reset_Handler+0xac>)
  4011a6:	429a      	cmp	r2, r3
  4011a8:	d20a      	bcs.n	4011c0 <Reset_Handler+0x4c>
  4011aa:	3b01      	subs	r3, #1
  4011ac:	1a9b      	subs	r3, r3, r2
  4011ae:	f023 0303 	bic.w	r3, r3, #3
  4011b2:	3304      	adds	r3, #4
  4011b4:	4413      	add	r3, r2
                *pDest++ = 0;
  4011b6:	2100      	movs	r1, #0
  4011b8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4011bc:	4293      	cmp	r3, r2
  4011be:	d1fb      	bne.n	4011b8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4011c0:	4a18      	ldr	r2, [pc, #96]	; (401224 <Reset_Handler+0xb0>)
  4011c2:	4b19      	ldr	r3, [pc, #100]	; (401228 <Reset_Handler+0xb4>)
  4011c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4011c8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011ce:	fab3 f383 	clz	r3, r3
  4011d2:	095b      	lsrs	r3, r3, #5
  4011d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4011d6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4011d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011dc:	2200      	movs	r2, #0
  4011de:	4b13      	ldr	r3, [pc, #76]	; (40122c <Reset_Handler+0xb8>)
  4011e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4011e2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4011e4:	4a12      	ldr	r2, [pc, #72]	; (401230 <Reset_Handler+0xbc>)
  4011e6:	6813      	ldr	r3, [r2, #0]
  4011e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011ec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4011ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4011f2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4011f6:	b129      	cbz	r1, 401204 <Reset_Handler+0x90>
		cpu_irq_enable();
  4011f8:	2201      	movs	r2, #1
  4011fa:	4b0c      	ldr	r3, [pc, #48]	; (40122c <Reset_Handler+0xb8>)
  4011fc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4011fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401202:	b662      	cpsie	i
        __libc_init_array();
  401204:	4b0b      	ldr	r3, [pc, #44]	; (401234 <Reset_Handler+0xc0>)
  401206:	4798      	blx	r3
        main();
  401208:	4b0b      	ldr	r3, [pc, #44]	; (401238 <Reset_Handler+0xc4>)
  40120a:	4798      	blx	r3
  40120c:	e7fe      	b.n	40120c <Reset_Handler+0x98>
  40120e:	bf00      	nop
  401210:	20400000 	.word	0x20400000
  401214:	004070fc 	.word	0x004070fc
  401218:	20400a20 	.word	0x20400a20
  40121c:	20400d3c 	.word	0x20400d3c
  401220:	20400a20 	.word	0x20400a20
  401224:	e000ed00 	.word	0xe000ed00
  401228:	00400000 	.word	0x00400000
  40122c:	20400018 	.word	0x20400018
  401230:	e000ed88 	.word	0xe000ed88
  401234:	00401dcd 	.word	0x00401dcd
  401238:	00401969 	.word	0x00401969

0040123c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40123c:	4b3b      	ldr	r3, [pc, #236]	; (40132c <SystemCoreClockUpdate+0xf0>)
  40123e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401240:	f003 0303 	and.w	r3, r3, #3
  401244:	2b01      	cmp	r3, #1
  401246:	d01d      	beq.n	401284 <SystemCoreClockUpdate+0x48>
  401248:	b183      	cbz	r3, 40126c <SystemCoreClockUpdate+0x30>
  40124a:	2b02      	cmp	r3, #2
  40124c:	d036      	beq.n	4012bc <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40124e:	4b37      	ldr	r3, [pc, #220]	; (40132c <SystemCoreClockUpdate+0xf0>)
  401250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401252:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401256:	2b70      	cmp	r3, #112	; 0x70
  401258:	d05f      	beq.n	40131a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40125a:	4b34      	ldr	r3, [pc, #208]	; (40132c <SystemCoreClockUpdate+0xf0>)
  40125c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40125e:	4934      	ldr	r1, [pc, #208]	; (401330 <SystemCoreClockUpdate+0xf4>)
  401260:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401264:	680b      	ldr	r3, [r1, #0]
  401266:	40d3      	lsrs	r3, r2
  401268:	600b      	str	r3, [r1, #0]
  40126a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40126c:	4b31      	ldr	r3, [pc, #196]	; (401334 <SystemCoreClockUpdate+0xf8>)
  40126e:	695b      	ldr	r3, [r3, #20]
  401270:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401274:	bf14      	ite	ne
  401276:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40127a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40127e:	4b2c      	ldr	r3, [pc, #176]	; (401330 <SystemCoreClockUpdate+0xf4>)
  401280:	601a      	str	r2, [r3, #0]
  401282:	e7e4      	b.n	40124e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401284:	4b29      	ldr	r3, [pc, #164]	; (40132c <SystemCoreClockUpdate+0xf0>)
  401286:	6a1b      	ldr	r3, [r3, #32]
  401288:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40128c:	d003      	beq.n	401296 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40128e:	4a2a      	ldr	r2, [pc, #168]	; (401338 <SystemCoreClockUpdate+0xfc>)
  401290:	4b27      	ldr	r3, [pc, #156]	; (401330 <SystemCoreClockUpdate+0xf4>)
  401292:	601a      	str	r2, [r3, #0]
  401294:	e7db      	b.n	40124e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401296:	4a29      	ldr	r2, [pc, #164]	; (40133c <SystemCoreClockUpdate+0x100>)
  401298:	4b25      	ldr	r3, [pc, #148]	; (401330 <SystemCoreClockUpdate+0xf4>)
  40129a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40129c:	4b23      	ldr	r3, [pc, #140]	; (40132c <SystemCoreClockUpdate+0xf0>)
  40129e:	6a1b      	ldr	r3, [r3, #32]
  4012a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012a4:	2b10      	cmp	r3, #16
  4012a6:	d005      	beq.n	4012b4 <SystemCoreClockUpdate+0x78>
  4012a8:	2b20      	cmp	r3, #32
  4012aa:	d1d0      	bne.n	40124e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4012ac:	4a22      	ldr	r2, [pc, #136]	; (401338 <SystemCoreClockUpdate+0xfc>)
  4012ae:	4b20      	ldr	r3, [pc, #128]	; (401330 <SystemCoreClockUpdate+0xf4>)
  4012b0:	601a      	str	r2, [r3, #0]
          break;
  4012b2:	e7cc      	b.n	40124e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4012b4:	4a22      	ldr	r2, [pc, #136]	; (401340 <SystemCoreClockUpdate+0x104>)
  4012b6:	4b1e      	ldr	r3, [pc, #120]	; (401330 <SystemCoreClockUpdate+0xf4>)
  4012b8:	601a      	str	r2, [r3, #0]
          break;
  4012ba:	e7c8      	b.n	40124e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012bc:	4b1b      	ldr	r3, [pc, #108]	; (40132c <SystemCoreClockUpdate+0xf0>)
  4012be:	6a1b      	ldr	r3, [r3, #32]
  4012c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012c4:	d016      	beq.n	4012f4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4012c6:	4a1c      	ldr	r2, [pc, #112]	; (401338 <SystemCoreClockUpdate+0xfc>)
  4012c8:	4b19      	ldr	r3, [pc, #100]	; (401330 <SystemCoreClockUpdate+0xf4>)
  4012ca:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012cc:	4b17      	ldr	r3, [pc, #92]	; (40132c <SystemCoreClockUpdate+0xf0>)
  4012ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012d0:	f003 0303 	and.w	r3, r3, #3
  4012d4:	2b02      	cmp	r3, #2
  4012d6:	d1ba      	bne.n	40124e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012d8:	4a14      	ldr	r2, [pc, #80]	; (40132c <SystemCoreClockUpdate+0xf0>)
  4012da:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4012de:	4814      	ldr	r0, [pc, #80]	; (401330 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012e0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4012e4:	6803      	ldr	r3, [r0, #0]
  4012e6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012ea:	b2d2      	uxtb	r2, r2
  4012ec:	fbb3 f3f2 	udiv	r3, r3, r2
  4012f0:	6003      	str	r3, [r0, #0]
  4012f2:	e7ac      	b.n	40124e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012f4:	4a11      	ldr	r2, [pc, #68]	; (40133c <SystemCoreClockUpdate+0x100>)
  4012f6:	4b0e      	ldr	r3, [pc, #56]	; (401330 <SystemCoreClockUpdate+0xf4>)
  4012f8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012fa:	4b0c      	ldr	r3, [pc, #48]	; (40132c <SystemCoreClockUpdate+0xf0>)
  4012fc:	6a1b      	ldr	r3, [r3, #32]
  4012fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401302:	2b10      	cmp	r3, #16
  401304:	d005      	beq.n	401312 <SystemCoreClockUpdate+0xd6>
  401306:	2b20      	cmp	r3, #32
  401308:	d1e0      	bne.n	4012cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40130a:	4a0b      	ldr	r2, [pc, #44]	; (401338 <SystemCoreClockUpdate+0xfc>)
  40130c:	4b08      	ldr	r3, [pc, #32]	; (401330 <SystemCoreClockUpdate+0xf4>)
  40130e:	601a      	str	r2, [r3, #0]
          break;
  401310:	e7dc      	b.n	4012cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401312:	4a0b      	ldr	r2, [pc, #44]	; (401340 <SystemCoreClockUpdate+0x104>)
  401314:	4b06      	ldr	r3, [pc, #24]	; (401330 <SystemCoreClockUpdate+0xf4>)
  401316:	601a      	str	r2, [r3, #0]
          break;
  401318:	e7d8      	b.n	4012cc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40131a:	4a05      	ldr	r2, [pc, #20]	; (401330 <SystemCoreClockUpdate+0xf4>)
  40131c:	6813      	ldr	r3, [r2, #0]
  40131e:	4909      	ldr	r1, [pc, #36]	; (401344 <SystemCoreClockUpdate+0x108>)
  401320:	fba1 1303 	umull	r1, r3, r1, r3
  401324:	085b      	lsrs	r3, r3, #1
  401326:	6013      	str	r3, [r2, #0]
  401328:	4770      	bx	lr
  40132a:	bf00      	nop
  40132c:	400e0600 	.word	0x400e0600
  401330:	2040001c 	.word	0x2040001c
  401334:	400e1810 	.word	0x400e1810
  401338:	00b71b00 	.word	0x00b71b00
  40133c:	003d0900 	.word	0x003d0900
  401340:	007a1200 	.word	0x007a1200
  401344:	aaaaaaab 	.word	0xaaaaaaab

00401348 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401348:	4b16      	ldr	r3, [pc, #88]	; (4013a4 <system_init_flash+0x5c>)
  40134a:	4298      	cmp	r0, r3
  40134c:	d913      	bls.n	401376 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40134e:	4b16      	ldr	r3, [pc, #88]	; (4013a8 <system_init_flash+0x60>)
  401350:	4298      	cmp	r0, r3
  401352:	d915      	bls.n	401380 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401354:	4b15      	ldr	r3, [pc, #84]	; (4013ac <system_init_flash+0x64>)
  401356:	4298      	cmp	r0, r3
  401358:	d916      	bls.n	401388 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40135a:	4b15      	ldr	r3, [pc, #84]	; (4013b0 <system_init_flash+0x68>)
  40135c:	4298      	cmp	r0, r3
  40135e:	d917      	bls.n	401390 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401360:	4b14      	ldr	r3, [pc, #80]	; (4013b4 <system_init_flash+0x6c>)
  401362:	4298      	cmp	r0, r3
  401364:	d918      	bls.n	401398 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401366:	4b14      	ldr	r3, [pc, #80]	; (4013b8 <system_init_flash+0x70>)
  401368:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40136a:	bf94      	ite	ls
  40136c:	4a13      	ldrls	r2, [pc, #76]	; (4013bc <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40136e:	4a14      	ldrhi	r2, [pc, #80]	; (4013c0 <system_init_flash+0x78>)
  401370:	4b14      	ldr	r3, [pc, #80]	; (4013c4 <system_init_flash+0x7c>)
  401372:	601a      	str	r2, [r3, #0]
  401374:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401376:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40137a:	4b12      	ldr	r3, [pc, #72]	; (4013c4 <system_init_flash+0x7c>)
  40137c:	601a      	str	r2, [r3, #0]
  40137e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401380:	4a11      	ldr	r2, [pc, #68]	; (4013c8 <system_init_flash+0x80>)
  401382:	4b10      	ldr	r3, [pc, #64]	; (4013c4 <system_init_flash+0x7c>)
  401384:	601a      	str	r2, [r3, #0]
  401386:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401388:	4a10      	ldr	r2, [pc, #64]	; (4013cc <system_init_flash+0x84>)
  40138a:	4b0e      	ldr	r3, [pc, #56]	; (4013c4 <system_init_flash+0x7c>)
  40138c:	601a      	str	r2, [r3, #0]
  40138e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401390:	4a0f      	ldr	r2, [pc, #60]	; (4013d0 <system_init_flash+0x88>)
  401392:	4b0c      	ldr	r3, [pc, #48]	; (4013c4 <system_init_flash+0x7c>)
  401394:	601a      	str	r2, [r3, #0]
  401396:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401398:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40139c:	4b09      	ldr	r3, [pc, #36]	; (4013c4 <system_init_flash+0x7c>)
  40139e:	601a      	str	r2, [r3, #0]
  4013a0:	4770      	bx	lr
  4013a2:	bf00      	nop
  4013a4:	015ef3bf 	.word	0x015ef3bf
  4013a8:	02bde77f 	.word	0x02bde77f
  4013ac:	041cdb3f 	.word	0x041cdb3f
  4013b0:	057bceff 	.word	0x057bceff
  4013b4:	06dac2bf 	.word	0x06dac2bf
  4013b8:	0839b67f 	.word	0x0839b67f
  4013bc:	04000500 	.word	0x04000500
  4013c0:	04000600 	.word	0x04000600
  4013c4:	400e0c00 	.word	0x400e0c00
  4013c8:	04000100 	.word	0x04000100
  4013cc:	04000200 	.word	0x04000200
  4013d0:	04000300 	.word	0x04000300

004013d4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013d4:	4b0a      	ldr	r3, [pc, #40]	; (401400 <_sbrk+0x2c>)
  4013d6:	681b      	ldr	r3, [r3, #0]
  4013d8:	b153      	cbz	r3, 4013f0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4013da:	4b09      	ldr	r3, [pc, #36]	; (401400 <_sbrk+0x2c>)
  4013dc:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013de:	181a      	adds	r2, r3, r0
  4013e0:	4908      	ldr	r1, [pc, #32]	; (401404 <_sbrk+0x30>)
  4013e2:	4291      	cmp	r1, r2
  4013e4:	db08      	blt.n	4013f8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013e6:	4610      	mov	r0, r2
  4013e8:	4a05      	ldr	r2, [pc, #20]	; (401400 <_sbrk+0x2c>)
  4013ea:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4013ec:	4618      	mov	r0, r3
  4013ee:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4013f0:	4a05      	ldr	r2, [pc, #20]	; (401408 <_sbrk+0x34>)
  4013f2:	4b03      	ldr	r3, [pc, #12]	; (401400 <_sbrk+0x2c>)
  4013f4:	601a      	str	r2, [r3, #0]
  4013f6:	e7f0      	b.n	4013da <_sbrk+0x6>
		return (caddr_t) -1;	
  4013f8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4013fc:	4770      	bx	lr
  4013fe:	bf00      	nop
  401400:	20400cb4 	.word	0x20400cb4
  401404:	2045fffc 	.word	0x2045fffc
  401408:	20402f40 	.word	0x20402f40

0040140c <TC1_Handler>:
void updateTime(void);

/************************************************************************/
/* interrupcoes                                                         */
/************************************************************************/
void TC1_Handler(void){
  40140c:	b500      	push	{lr}
  40140e:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;
	/****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401410:	2101      	movs	r1, #1
  401412:	4805      	ldr	r0, [pc, #20]	; (401428 <TC1_Handler+0x1c>)
  401414:	4b05      	ldr	r3, [pc, #20]	; (40142c <TC1_Handler+0x20>)
  401416:	4798      	blx	r3
  401418:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40141a:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc_4hz = 1;
  40141c:	2201      	movs	r2, #1
  40141e:	4b04      	ldr	r3, [pc, #16]	; (401430 <TC1_Handler+0x24>)
  401420:	701a      	strb	r2, [r3, #0]
}
  401422:	b003      	add	sp, #12
  401424:	f85d fb04 	ldr.w	pc, [sp], #4
  401428:	4000c000 	.word	0x4000c000
  40142c:	004005ed 	.word	0x004005ed
  401430:	20400cba 	.word	0x20400cba

00401434 <TC2_Handler>:

void TC2_Handler(void){
  401434:	b500      	push	{lr}
  401436:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;
	/****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 2);
  401438:	2102      	movs	r1, #2
  40143a:	4805      	ldr	r0, [pc, #20]	; (401450 <TC2_Handler+0x1c>)
  40143c:	4b05      	ldr	r3, [pc, #20]	; (401454 <TC2_Handler+0x20>)
  40143e:	4798      	blx	r3
  401440:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401442:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc_5hz = 1;
  401444:	2201      	movs	r2, #1
  401446:	4b04      	ldr	r3, [pc, #16]	; (401458 <TC2_Handler+0x24>)
  401448:	701a      	strb	r2, [r3, #0]
}
  40144a:	b003      	add	sp, #12
  40144c:	f85d fb04 	ldr.w	pc, [sp], #4
  401450:	4000c000 	.word	0x4000c000
  401454:	004005ed 	.word	0x004005ed
  401458:	20400cbb 	.word	0x20400cbb

0040145c <writeLCD>:
}

void turnOffLED(component led){
	pio_set(led.pio, led.mask);
}
void writeLCD(){
  40145c:	b510      	push	{r4, lr}
	gfx_mono_draw_string(string, 0,16, &sysfont);
  40145e:	4b03      	ldr	r3, [pc, #12]	; (40146c <writeLCD+0x10>)
  401460:	2210      	movs	r2, #16
  401462:	2100      	movs	r1, #0
  401464:	4802      	ldr	r0, [pc, #8]	; (401470 <writeLCD+0x14>)
  401466:	4c03      	ldr	r4, [pc, #12]	; (401474 <writeLCD+0x18>)
  401468:	47a0      	blx	r4
  40146a:	bd10      	pop	{r4, pc}
  40146c:	2040000c 	.word	0x2040000c
  401470:	20400d08 	.word	0x20400d08
  401474:	00400845 	.word	0x00400845

00401478 <updateTime>:
}

void updateTime(void){
  401478:	b530      	push	{r4, r5, lr}
  40147a:	b085      	sub	sp, #20
	seconds += 1;
  40147c:	4b2a      	ldr	r3, [pc, #168]	; (401528 <updateTime+0xb0>)
  40147e:	681a      	ldr	r2, [r3, #0]
  401480:	3201      	adds	r2, #1
  401482:	601a      	str	r2, [r3, #0]
	if (seconds == 10){
  401484:	681b      	ldr	r3, [r3, #0]
  401486:	2b0a      	cmp	r3, #10
  401488:	d017      	beq.n	4014ba <updateTime+0x42>
					}
				}
			}
		}
	}
	sprintf(string, "%d%d:%d%d:%d%d ", hoursDozen, hours, minutesDozen, minutes, secondsDozen, seconds);
  40148a:	4b28      	ldr	r3, [pc, #160]	; (40152c <updateTime+0xb4>)
  40148c:	681a      	ldr	r2, [r3, #0]
  40148e:	4b28      	ldr	r3, [pc, #160]	; (401530 <updateTime+0xb8>)
  401490:	681b      	ldr	r3, [r3, #0]
  401492:	4928      	ldr	r1, [pc, #160]	; (401534 <updateTime+0xbc>)
  401494:	6809      	ldr	r1, [r1, #0]
  401496:	4828      	ldr	r0, [pc, #160]	; (401538 <updateTime+0xc0>)
  401498:	6800      	ldr	r0, [r0, #0]
  40149a:	4c28      	ldr	r4, [pc, #160]	; (40153c <updateTime+0xc4>)
  40149c:	6824      	ldr	r4, [r4, #0]
  40149e:	4d22      	ldr	r5, [pc, #136]	; (401528 <updateTime+0xb0>)
  4014a0:	682d      	ldr	r5, [r5, #0]
  4014a2:	9503      	str	r5, [sp, #12]
  4014a4:	9402      	str	r4, [sp, #8]
  4014a6:	9001      	str	r0, [sp, #4]
  4014a8:	9100      	str	r1, [sp, #0]
  4014aa:	4925      	ldr	r1, [pc, #148]	; (401540 <updateTime+0xc8>)
  4014ac:	4825      	ldr	r0, [pc, #148]	; (401544 <updateTime+0xcc>)
  4014ae:	4c26      	ldr	r4, [pc, #152]	; (401548 <updateTime+0xd0>)
  4014b0:	47a0      	blx	r4
	writeLCD();
  4014b2:	4b26      	ldr	r3, [pc, #152]	; (40154c <updateTime+0xd4>)
  4014b4:	4798      	blx	r3
}
  4014b6:	b005      	add	sp, #20
  4014b8:	bd30      	pop	{r4, r5, pc}
		seconds = 0;
  4014ba:	2200      	movs	r2, #0
  4014bc:	4b1a      	ldr	r3, [pc, #104]	; (401528 <updateTime+0xb0>)
  4014be:	601a      	str	r2, [r3, #0]
		secondsDozen += 1;
  4014c0:	4b1e      	ldr	r3, [pc, #120]	; (40153c <updateTime+0xc4>)
  4014c2:	681a      	ldr	r2, [r3, #0]
  4014c4:	3201      	adds	r2, #1
  4014c6:	601a      	str	r2, [r3, #0]
		if (secondsDozen == 6){
  4014c8:	681b      	ldr	r3, [r3, #0]
  4014ca:	2b06      	cmp	r3, #6
  4014cc:	d1dd      	bne.n	40148a <updateTime+0x12>
			secondsDozen = 0;
  4014ce:	2200      	movs	r2, #0
  4014d0:	4b1a      	ldr	r3, [pc, #104]	; (40153c <updateTime+0xc4>)
  4014d2:	601a      	str	r2, [r3, #0]
			minutes += 1;
  4014d4:	4b18      	ldr	r3, [pc, #96]	; (401538 <updateTime+0xc0>)
  4014d6:	681a      	ldr	r2, [r3, #0]
  4014d8:	3201      	adds	r2, #1
  4014da:	601a      	str	r2, [r3, #0]
			if (minutes == 10){
  4014dc:	681b      	ldr	r3, [r3, #0]
  4014de:	2b0a      	cmp	r3, #10
  4014e0:	d1d3      	bne.n	40148a <updateTime+0x12>
				minutes = 0;
  4014e2:	2200      	movs	r2, #0
  4014e4:	4b14      	ldr	r3, [pc, #80]	; (401538 <updateTime+0xc0>)
  4014e6:	601a      	str	r2, [r3, #0]
				minutesDozen += 1;
  4014e8:	4b12      	ldr	r3, [pc, #72]	; (401534 <updateTime+0xbc>)
  4014ea:	681a      	ldr	r2, [r3, #0]
  4014ec:	3201      	adds	r2, #1
  4014ee:	601a      	str	r2, [r3, #0]
				if (minutesDozen == 6){
  4014f0:	681b      	ldr	r3, [r3, #0]
  4014f2:	2b06      	cmp	r3, #6
  4014f4:	d1c9      	bne.n	40148a <updateTime+0x12>
					minutesDozen = 0;
  4014f6:	2200      	movs	r2, #0
  4014f8:	4b0e      	ldr	r3, [pc, #56]	; (401534 <updateTime+0xbc>)
  4014fa:	601a      	str	r2, [r3, #0]
					hours += 1;
  4014fc:	4b0c      	ldr	r3, [pc, #48]	; (401530 <updateTime+0xb8>)
  4014fe:	681a      	ldr	r2, [r3, #0]
  401500:	3201      	adds	r2, #1
  401502:	601a      	str	r2, [r3, #0]
					if (hours == 10){
  401504:	681b      	ldr	r3, [r3, #0]
  401506:	2b0a      	cmp	r3, #10
  401508:	d1bf      	bne.n	40148a <updateTime+0x12>
						hours = 0;
  40150a:	2200      	movs	r2, #0
  40150c:	4b08      	ldr	r3, [pc, #32]	; (401530 <updateTime+0xb8>)
  40150e:	601a      	str	r2, [r3, #0]
						hoursDozen += 1;
  401510:	4b06      	ldr	r3, [pc, #24]	; (40152c <updateTime+0xb4>)
  401512:	681a      	ldr	r2, [r3, #0]
  401514:	3201      	adds	r2, #1
  401516:	601a      	str	r2, [r3, #0]
						if (hoursDozen == 24)
  401518:	681b      	ldr	r3, [r3, #0]
  40151a:	2b18      	cmp	r3, #24
  40151c:	d1b5      	bne.n	40148a <updateTime+0x12>
							hoursDozen = 0;
  40151e:	2200      	movs	r2, #0
  401520:	4b02      	ldr	r3, [pc, #8]	; (40152c <updateTime+0xb4>)
  401522:	601a      	str	r2, [r3, #0]
  401524:	e7b1      	b.n	40148a <updateTime+0x12>
  401526:	bf00      	nop
  401528:	20400ccc 	.word	0x20400ccc
  40152c:	20400cc0 	.word	0x20400cc0
  401530:	20400cbc 	.word	0x20400cbc
  401534:	20400cc8 	.word	0x20400cc8
  401538:	20400cc4 	.word	0x20400cc4
  40153c:	20400cd0 	.word	0x20400cd0
  401540:	00406e38 	.word	0x00406e38
  401544:	20400d08 	.word	0x20400d08
  401548:	00401eb9 	.word	0x00401eb9
  40154c:	0040145d 	.word	0x0040145d

00401550 <RTC_Handler>:
{
  401550:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  401552:	481b      	ldr	r0, [pc, #108]	; (4015c0 <RTC_Handler+0x70>)
  401554:	4b1b      	ldr	r3, [pc, #108]	; (4015c4 <RTC_Handler+0x74>)
  401556:	4798      	blx	r3
  401558:	4604      	mov	r4, r0
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  40155a:	f010 0f04 	tst.w	r0, #4
  40155e:	d111      	bne.n	401584 <RTC_Handler+0x34>
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401560:	f010 0f02 	tst.w	r0, #2
  401564:	d123      	bne.n	4015ae <RTC_Handler+0x5e>
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401566:	4d16      	ldr	r5, [pc, #88]	; (4015c0 <RTC_Handler+0x70>)
  401568:	2101      	movs	r1, #1
  40156a:	4628      	mov	r0, r5
  40156c:	4c16      	ldr	r4, [pc, #88]	; (4015c8 <RTC_Handler+0x78>)
  40156e:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401570:	2108      	movs	r1, #8
  401572:	4628      	mov	r0, r5
  401574:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401576:	2110      	movs	r1, #16
  401578:	4628      	mov	r0, r5
  40157a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40157c:	2120      	movs	r1, #32
  40157e:	4628      	mov	r0, r5
  401580:	47a0      	blx	r4
}
  401582:	bd38      	pop	{r3, r4, r5, pc}
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401584:	2104      	movs	r1, #4
  401586:	480e      	ldr	r0, [pc, #56]	; (4015c0 <RTC_Handler+0x70>)
  401588:	4b0f      	ldr	r3, [pc, #60]	; (4015c8 <RTC_Handler+0x78>)
  40158a:	4798      	blx	r3
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  40158c:	f014 0f02 	tst.w	r4, #2
  401590:	d006      	beq.n	4015a0 <RTC_Handler+0x50>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401592:	2102      	movs	r1, #2
  401594:	480a      	ldr	r0, [pc, #40]	; (4015c0 <RTC_Handler+0x70>)
  401596:	4b0c      	ldr	r3, [pc, #48]	; (4015c8 <RTC_Handler+0x78>)
  401598:	4798      	blx	r3
      flag_rtc = 1;
  40159a:	2201      	movs	r2, #1
  40159c:	4b0b      	ldr	r3, [pc, #44]	; (4015cc <RTC_Handler+0x7c>)
  40159e:	701a      	strb	r2, [r3, #0]
		updateTime();
  4015a0:	4b0b      	ldr	r3, [pc, #44]	; (4015d0 <RTC_Handler+0x80>)
  4015a2:	4798      	blx	r3
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4015a4:	2104      	movs	r1, #4
  4015a6:	4806      	ldr	r0, [pc, #24]	; (4015c0 <RTC_Handler+0x70>)
  4015a8:	4b07      	ldr	r3, [pc, #28]	; (4015c8 <RTC_Handler+0x78>)
  4015aa:	4798      	blx	r3
  4015ac:	e7db      	b.n	401566 <RTC_Handler+0x16>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4015ae:	2102      	movs	r1, #2
  4015b0:	4803      	ldr	r0, [pc, #12]	; (4015c0 <RTC_Handler+0x70>)
  4015b2:	4b05      	ldr	r3, [pc, #20]	; (4015c8 <RTC_Handler+0x78>)
  4015b4:	4798      	blx	r3
      flag_rtc = 1;
  4015b6:	2201      	movs	r2, #1
  4015b8:	4b04      	ldr	r3, [pc, #16]	; (4015cc <RTC_Handler+0x7c>)
  4015ba:	701a      	strb	r2, [r3, #0]
  4015bc:	e7d3      	b.n	401566 <RTC_Handler+0x16>
  4015be:	bf00      	nop
  4015c0:	400e1860 	.word	0x400e1860
  4015c4:	004003a5 	.word	0x004003a5
  4015c8:	004003a9 	.word	0x004003a9
  4015cc:	20400cb8 	.word	0x20400cb8
  4015d0:	00401479 	.word	0x00401479

004015d4 <eneblePioPeriph>:


void eneblePioPeriph(int periphIdsList[], int size){
  4015d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (int i = 0; i <size; i++)
  4015d6:	1e0e      	subs	r6, r1, #0
  4015d8:	dd08      	ble.n	4015ec <eneblePioPeriph+0x18>
  4015da:	1f05      	subs	r5, r0, #4
  4015dc:	2400      	movs	r4, #0
	{
		pmc_enable_periph_clk(periphIdsList[i]);
  4015de:	4f04      	ldr	r7, [pc, #16]	; (4015f0 <eneblePioPeriph+0x1c>)
  4015e0:	f855 0f04 	ldr.w	r0, [r5, #4]!
  4015e4:	47b8      	blx	r7
	for (int i = 0; i <size; i++)
  4015e6:	3401      	adds	r4, #1
  4015e8:	42a6      	cmp	r6, r4
  4015ea:	d1f9      	bne.n	4015e0 <eneblePioPeriph+0xc>
  4015ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015ee:	bf00      	nop
  4015f0:	0040111d 	.word	0x0040111d

004015f4 <pisca_led>:
	}
}

void pisca_led(int n, int t, component led){
  4015f4:	b082      	sub	sp, #8
  4015f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015fa:	b083      	sub	sp, #12
  4015fc:	ac0c      	add	r4, sp, #48	; 0x30
  4015fe:	e884 000c 	stmia.w	r4, {r2, r3}
	for (int i=0;i<n;i++){
  401602:	f1b0 0900 	subs.w	r9, r0, #0
  401606:	dd32      	ble.n	40166e <pisca_led+0x7a>
  401608:	4688      	mov	r8, r1
		turnOnLED(led);
		delay_ms(t);
  40160a:	17cd      	asrs	r5, r1, #31
  40160c:	4b1a      	ldr	r3, [pc, #104]	; (401678 <pisca_led+0x84>)
  40160e:	fba1 0103 	umull	r0, r1, r1, r3
  401612:	fb03 1105 	mla	r1, r3, r5, r1
  401616:	f241 722c 	movw	r2, #5932	; 0x172c
  40161a:	2300      	movs	r3, #0
  40161c:	f241 742b 	movw	r4, #5931	; 0x172b
  401620:	2500      	movs	r5, #0
  401622:	1900      	adds	r0, r0, r4
  401624:	4169      	adcs	r1, r5
  401626:	4c15      	ldr	r4, [pc, #84]	; (40167c <pisca_led+0x88>)
  401628:	47a0      	blx	r4
  40162a:	9001      	str	r0, [sp, #4]
  40162c:	2400      	movs	r4, #0
	pio_clear(led.pio, led.mask);
  40162e:	f8df b054 	ldr.w	fp, [pc, #84]	; 401684 <pisca_led+0x90>
		delay_ms(t);
  401632:	4f13      	ldr	r7, [pc, #76]	; (401680 <pisca_led+0x8c>)
	pio_set(led.pio, led.mask);
  401634:	f8df a050 	ldr.w	sl, [pc, #80]	; 401688 <pisca_led+0x94>
  401638:	e009      	b.n	40164e <pisca_led+0x5a>
		delay_ms(t);
  40163a:	2033      	movs	r0, #51	; 0x33
  40163c:	47b8      	blx	r7
	pio_set(led.pio, led.mask);
  40163e:	4631      	mov	r1, r6
  401640:	4628      	mov	r0, r5
  401642:	47d0      	blx	sl
		turnOffLED(led);
		delay_ms(t);
  401644:	2033      	movs	r0, #51	; 0x33
  401646:	47b8      	blx	r7
	for (int i=0;i<n;i++){
  401648:	3401      	adds	r4, #1
  40164a:	45a1      	cmp	r9, r4
  40164c:	d00f      	beq.n	40166e <pisca_led+0x7a>
  40164e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	pio_clear(led.pio, led.mask);
  401650:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  401652:	4631      	mov	r1, r6
  401654:	4628      	mov	r0, r5
  401656:	47d8      	blx	fp
		delay_ms(t);
  401658:	f1b8 0f00 	cmp.w	r8, #0
  40165c:	d0ed      	beq.n	40163a <pisca_led+0x46>
  40165e:	9801      	ldr	r0, [sp, #4]
  401660:	47b8      	blx	r7
	pio_set(led.pio, led.mask);
  401662:	4631      	mov	r1, r6
  401664:	4628      	mov	r0, r5
  401666:	47d0      	blx	sl
		delay_ms(t);
  401668:	9801      	ldr	r0, [sp, #4]
  40166a:	47b8      	blx	r7
  40166c:	e7ec      	b.n	401648 <pisca_led+0x54>
	}
}
  40166e:	b003      	add	sp, #12
  401670:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401674:	b002      	add	sp, #8
  401676:	4770      	bx	lr
  401678:	11e1a300 	.word	0x11e1a300
  40167c:	00401abd 	.word	0x00401abd
  401680:	20400001 	.word	0x20400001
  401684:	00400db1 	.word	0x00400db1
  401688:	00400dad 	.word	0x00400dad

0040168c <pin_toggle>:

void pin_toggle(component led){
  40168c:	b084      	sub	sp, #16
  40168e:	b538      	push	{r3, r4, r5, lr}
  401690:	ac04      	add	r4, sp, #16
  401692:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  401696:	4605      	mov	r5, r0
	if(pio_get_output_data_status(led.pio, led.mask))
  401698:	9c07      	ldr	r4, [sp, #28]
  40169a:	4621      	mov	r1, r4
  40169c:	4b07      	ldr	r3, [pc, #28]	; (4016bc <pin_toggle+0x30>)
  40169e:	4798      	blx	r3
  4016a0:	b938      	cbnz	r0, 4016b2 <pin_toggle+0x26>
	pio_clear(led.pio, led.mask);
	else
	pio_set(led.pio,led.mask);
  4016a2:	4621      	mov	r1, r4
  4016a4:	4628      	mov	r0, r5
  4016a6:	4b06      	ldr	r3, [pc, #24]	; (4016c0 <pin_toggle+0x34>)
  4016a8:	4798      	blx	r3
}
  4016aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4016ae:	b004      	add	sp, #16
  4016b0:	4770      	bx	lr
	pio_clear(led.pio, led.mask);
  4016b2:	4621      	mov	r1, r4
  4016b4:	4628      	mov	r0, r5
  4016b6:	4b03      	ldr	r3, [pc, #12]	; (4016c4 <pin_toggle+0x38>)
  4016b8:	4798      	blx	r3
  4016ba:	e7f6      	b.n	4016aa <pin_toggle+0x1e>
  4016bc:	00400f35 	.word	0x00400f35
  4016c0:	00400dad 	.word	0x00400dad
  4016c4:	00400db1 	.word	0x00400db1

004016c8 <RTT_Handler>:
{
  4016c8:	b510      	push	{r4, lr}
  4016ca:	b082      	sub	sp, #8
	ul_status = rtt_get_status(RTT);
  4016cc:	4808      	ldr	r0, [pc, #32]	; (4016f0 <RTT_Handler+0x28>)
  4016ce:	4b09      	ldr	r3, [pc, #36]	; (4016f4 <RTT_Handler+0x2c>)
  4016d0:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4016d2:	f010 0f01 	tst.w	r0, #1
  4016d6:	d101      	bne.n	4016dc <RTT_Handler+0x14>
}
  4016d8:	b002      	add	sp, #8
  4016da:	bd10      	pop	{r4, pc}
		pin_toggle(led2);    // BLINK Led
  4016dc:	4b06      	ldr	r3, [pc, #24]	; (4016f8 <RTT_Handler+0x30>)
  4016de:	691a      	ldr	r2, [r3, #16]
  4016e0:	9200      	str	r2, [sp, #0]
  4016e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4016e4:	4c05      	ldr	r4, [pc, #20]	; (4016fc <RTT_Handler+0x34>)
  4016e6:	47a0      	blx	r4
		flag_rtt = 1;                  // flag RTT alarme
  4016e8:	2201      	movs	r2, #1
  4016ea:	4b05      	ldr	r3, [pc, #20]	; (401700 <RTT_Handler+0x38>)
  4016ec:	701a      	strb	r2, [r3, #0]
}
  4016ee:	e7f3      	b.n	4016d8 <RTT_Handler+0x10>
  4016f0:	400e1830 	.word	0x400e1830
  4016f4:	00400429 	.word	0x00400429
  4016f8:	20400034 	.word	0x20400034
  4016fc:	0040168d 	.word	0x0040168d
  401700:	20400cb9 	.word	0x20400cb9

00401704 <configureLeds>:

void configureLeds(component leds[], int size){
  401704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	for (int i = 0; i < size; i++)
  401708:	1e0e      	subs	r6, r1, #0
  40170a:	dd0e      	ble.n	40172a <configureLeds+0x26>
  40170c:	4604      	mov	r4, r0
  40170e:	2500      	movs	r5, #0
	{
		component led = leds[i];
		pio_configure(led.pio, PIO_OUTPUT_1, led.mask, PIO_DEFAULT);
  401710:	46a9      	mov	r9, r5
  401712:	f04f 5860 	mov.w	r8, #939524096	; 0x38000000
  401716:	4f06      	ldr	r7, [pc, #24]	; (401730 <configureLeds+0x2c>)
  401718:	464b      	mov	r3, r9
  40171a:	68e2      	ldr	r2, [r4, #12]
  40171c:	4641      	mov	r1, r8
  40171e:	f854 0b14 	ldr.w	r0, [r4], #20
  401722:	47b8      	blx	r7
	for (int i = 0; i < size; i++)
  401724:	3501      	adds	r5, #1
  401726:	42ae      	cmp	r6, r5
  401728:	d1f6      	bne.n	401718 <configureLeds+0x14>
  40172a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40172e:	bf00      	nop
  401730:	00400ea5 	.word	0x00400ea5

00401734 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401738:	b085      	sub	sp, #20
  40173a:	4606      	mov	r6, r0
  40173c:	460c      	mov	r4, r1
  40173e:	4617      	mov	r7, r2
  401740:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  401742:	4608      	mov	r0, r1
  401744:	4b18      	ldr	r3, [pc, #96]	; (4017a8 <TC_init+0x74>)
  401746:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401748:	4d18      	ldr	r5, [pc, #96]	; (4017ac <TC_init+0x78>)
  40174a:	9500      	str	r5, [sp, #0]
  40174c:	ab02      	add	r3, sp, #8
  40174e:	aa03      	add	r2, sp, #12
  401750:	4629      	mov	r1, r5
  401752:	4640      	mov	r0, r8
  401754:	f8df 906c 	ldr.w	r9, [pc, #108]	; 4017c4 <TC_init+0x90>
  401758:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40175a:	9a02      	ldr	r2, [sp, #8]
  40175c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401760:	4639      	mov	r1, r7
  401762:	4630      	mov	r0, r6
  401764:	4b12      	ldr	r3, [pc, #72]	; (4017b0 <TC_init+0x7c>)
  401766:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401768:	9a03      	ldr	r2, [sp, #12]
  40176a:	fbb5 f2f2 	udiv	r2, r5, r2
  40176e:	fbb2 f2f8 	udiv	r2, r2, r8
  401772:	4639      	mov	r1, r7
  401774:	4630      	mov	r0, r6
  401776:	4b0f      	ldr	r3, [pc, #60]	; (4017b4 <TC_init+0x80>)
  401778:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40177a:	b263      	sxtb	r3, r4
  40177c:	095b      	lsrs	r3, r3, #5
  40177e:	f004 041f 	and.w	r4, r4, #31
  401782:	2201      	movs	r2, #1
  401784:	fa02 f404 	lsl.w	r4, r2, r4
  401788:	4a0b      	ldr	r2, [pc, #44]	; (4017b8 <TC_init+0x84>)
  40178a:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupçcão no TC canal 0 */
	/* Interrupção no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40178e:	2210      	movs	r2, #16
  401790:	4639      	mov	r1, r7
  401792:	4630      	mov	r0, r6
  401794:	4b09      	ldr	r3, [pc, #36]	; (4017bc <TC_init+0x88>)
  401796:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401798:	4639      	mov	r1, r7
  40179a:	4630      	mov	r0, r6
  40179c:	4b08      	ldr	r3, [pc, #32]	; (4017c0 <TC_init+0x8c>)
  40179e:	4798      	blx	r3
}
  4017a0:	b005      	add	sp, #20
  4017a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017a6:	bf00      	nop
  4017a8:	0040111d 	.word	0x0040111d
  4017ac:	11e1a300 	.word	0x11e1a300
  4017b0:	004005bb 	.word	0x004005bb
  4017b4:	004005dd 	.word	0x004005dd
  4017b8:	e000e100 	.word	0xe000e100
  4017bc:	004005e5 	.word	0x004005e5
  4017c0:	004005d5 	.word	0x004005d5
  4017c4:	004005f5 	.word	0x004005f5

004017c8 <RTC_init>:

void RTC_init(Rtc *rtc, uint32_t id_rtc, uint32_t irq_type){
  4017c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017ca:	b085      	sub	sp, #20
  4017cc:	4605      	mov	r5, r0
  4017ce:	460c      	mov	r4, r1
  4017d0:	4616      	mov	r6, r2
	calendar t = {2018, 3, 19, 12, 15, 45, 1};
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4017d2:	2002      	movs	r0, #2
  4017d4:	4b21      	ldr	r3, [pc, #132]	; (40185c <RTC_init+0x94>)
  4017d6:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  4017d8:	2100      	movs	r1, #0
  4017da:	4628      	mov	r0, r5
  4017dc:	4b20      	ldr	r3, [pc, #128]	; (401860 <RTC_init+0x98>)
  4017de:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  4017e0:	230c      	movs	r3, #12
  4017e2:	9300      	str	r3, [sp, #0]
  4017e4:	2313      	movs	r3, #19
  4017e6:	2203      	movs	r2, #3
  4017e8:	f240 71e2 	movw	r1, #2018	; 0x7e2
  4017ec:	4628      	mov	r0, r5
  4017ee:	4f1d      	ldr	r7, [pc, #116]	; (401864 <RTC_init+0x9c>)
  4017f0:	47b8      	blx	r7
	rtc_set_time(rtc, t.hour, t.minute, t.seccond);
  4017f2:	2301      	movs	r3, #1
  4017f4:	222d      	movs	r2, #45	; 0x2d
  4017f6:	210f      	movs	r1, #15
  4017f8:	4628      	mov	r0, r5
  4017fa:	4f1b      	ldr	r7, [pc, #108]	; (401868 <RTC_init+0xa0>)
  4017fc:	47b8      	blx	r7

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  4017fe:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401800:	b2e4      	uxtb	r4, r4
  401802:	f004 011f 	and.w	r1, r4, #31
  401806:	2301      	movs	r3, #1
  401808:	408b      	lsls	r3, r1
  40180a:	0957      	lsrs	r7, r2, #5
  40180c:	4817      	ldr	r0, [pc, #92]	; (40186c <RTC_init+0xa4>)
  40180e:	eb00 0187 	add.w	r1, r0, r7, lsl #2
  401812:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401816:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  40181a:	2a00      	cmp	r2, #0
  40181c:	db17      	blt.n	40184e <RTC_init+0x86>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40181e:	4913      	ldr	r1, [pc, #76]	; (40186c <RTC_init+0xa4>)
  401820:	4411      	add	r1, r2
  401822:	2200      	movs	r2, #0
  401824:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401828:	f840 3027 	str.w	r3, [r0, r7, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 0);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  40182c:	4631      	mov	r1, r6
  40182e:	4628      	mov	r0, r5
  401830:	4b0f      	ldr	r3, [pc, #60]	; (401870 <RTC_init+0xa8>)
  401832:	4798      	blx	r3
	
		/* configura alarme do RTC */
	//rtc_set_date_alarm(RTC, 1, t.month, 1, t.day);
	rtc_set_time_alarm(RTC, 1, t.hour, 1, t.minute, 1, t.seccond + 20);
  401834:	2315      	movs	r3, #21
  401836:	9302      	str	r3, [sp, #8]
  401838:	2101      	movs	r1, #1
  40183a:	9101      	str	r1, [sp, #4]
  40183c:	232d      	movs	r3, #45	; 0x2d
  40183e:	9300      	str	r3, [sp, #0]
  401840:	460b      	mov	r3, r1
  401842:	220f      	movs	r2, #15
  401844:	480b      	ldr	r0, [pc, #44]	; (401874 <RTC_init+0xac>)
  401846:	4c0c      	ldr	r4, [pc, #48]	; (401878 <RTC_init+0xb0>)
  401848:	47a0      	blx	r4
}
  40184a:	b005      	add	sp, #20
  40184c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40184e:	f004 040f 	and.w	r4, r4, #15
  401852:	4a0a      	ldr	r2, [pc, #40]	; (40187c <RTC_init+0xb4>)
  401854:	2100      	movs	r1, #0
  401856:	5511      	strb	r1, [r2, r4]
  401858:	e7e6      	b.n	401828 <RTC_init+0x60>
  40185a:	bf00      	nop
  40185c:	0040111d 	.word	0x0040111d
  401860:	004001ad 	.word	0x004001ad
  401864:	004002ed 	.word	0x004002ed
  401868:	004001c9 	.word	0x004001c9
  40186c:	e000e100 	.word	0xe000e100
  401870:	004001c3 	.word	0x004001c3
  401874:	400e1860 	.word	0x400e1860
  401878:	00400259 	.word	0x00400259
  40187c:	e000ed14 	.word	0xe000ed14

00401880 <init>:
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
}

// Função de inicialização do uC
void init(void){
  401880:	b570      	push	{r4, r5, r6, lr}
  401882:	b098      	sub	sp, #96	; 0x60
	board_init();
  401884:	4b26      	ldr	r3, [pc, #152]	; (401920 <init+0xa0>)
  401886:	4798      	blx	r3
	// Initialize the board clock
	sysclk_init();
  401888:	4b26      	ldr	r3, [pc, #152]	; (401924 <init+0xa4>)
  40188a:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  40188c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401890:	4b25      	ldr	r3, [pc, #148]	; (401928 <init+0xa8>)
  401892:	605a      	str	r2, [r3, #4]
	
	int periphIdsList[4] = {
  401894:	2600      	movs	r6, #0
  401896:	9617      	str	r6, [sp, #92]	; 0x5c
  401898:	230a      	movs	r3, #10
  40189a:	9314      	str	r3, [sp, #80]	; 0x50
  40189c:	230b      	movs	r3, #11
  40189e:	9315      	str	r3, [sp, #84]	; 0x54
  4018a0:	230c      	movs	r3, #12
  4018a2:	9316      	str	r3, [sp, #88]	; 0x58
		ID_PIOA,
		ID_PIOB,
		ID_PIOC
	};
	eneblePioPeriph(periphIdsList, 4);
  4018a4:	2104      	movs	r1, #4
  4018a6:	a814      	add	r0, sp, #80	; 0x50
  4018a8:	4b20      	ldr	r3, [pc, #128]	; (40192c <init+0xac>)
  4018aa:	4798      	blx	r3
	component leds[4] = {
  4018ac:	466c      	mov	r4, sp
  4018ae:	4d20      	ldr	r5, [pc, #128]	; (401930 <init+0xb0>)
  4018b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4018b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4018b4:	682b      	ldr	r3, [r5, #0]
  4018b6:	6023      	str	r3, [r4, #0]
  4018b8:	ac05      	add	r4, sp, #20
  4018ba:	4d1e      	ldr	r5, [pc, #120]	; (401934 <init+0xb4>)
  4018bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4018be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4018c0:	682b      	ldr	r3, [r5, #0]
  4018c2:	6023      	str	r3, [r4, #0]
  4018c4:	ac0a      	add	r4, sp, #40	; 0x28
  4018c6:	4d1c      	ldr	r5, [pc, #112]	; (401938 <init+0xb8>)
  4018c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4018ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4018cc:	682b      	ldr	r3, [r5, #0]
  4018ce:	6023      	str	r3, [r4, #0]
  4018d0:	ac0f      	add	r4, sp, #60	; 0x3c
  4018d2:	4d1a      	ldr	r5, [pc, #104]	; (40193c <init+0xbc>)
  4018d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4018d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4018d8:	682b      	ldr	r3, [r5, #0]
  4018da:	6023      	str	r3, [r4, #0]
		led1,
		led2,
		led3
	};
	//Configura os LEDs
	configureLeds(leds, 4);
  4018dc:	2104      	movs	r1, #4
  4018de:	4668      	mov	r0, sp
  4018e0:	4b17      	ldr	r3, [pc, #92]	; (401940 <init+0xc0>)
  4018e2:	4798      	blx	r3

	/** Configura timer TC0, canal 1 com 4Hz */
	TC_init(TC0, ID_TC1, 1, 4);
  4018e4:	4d17      	ldr	r5, [pc, #92]	; (401944 <init+0xc4>)
  4018e6:	2304      	movs	r3, #4
  4018e8:	2201      	movs	r2, #1
  4018ea:	2118      	movs	r1, #24
  4018ec:	4628      	mov	r0, r5
  4018ee:	4c16      	ldr	r4, [pc, #88]	; (401948 <init+0xc8>)
  4018f0:	47a0      	blx	r4
	TC_init(TC0, ID_TC2, 2, 5);
  4018f2:	2305      	movs	r3, #5
  4018f4:	2202      	movs	r2, #2
  4018f6:	2119      	movs	r1, #25
  4018f8:	4628      	mov	r0, r5
  4018fa:	47a0      	blx	r4
	

	/** Configura RTC */
	RTC_init(RTC, ID_RTC, RTC_IER_ALREN | RTC_IER_SECEN);
  4018fc:	2206      	movs	r2, #6
  4018fe:	2102      	movs	r1, #2
  401900:	4812      	ldr	r0, [pc, #72]	; (40194c <init+0xcc>)
  401902:	4b13      	ldr	r3, [pc, #76]	; (401950 <init+0xd0>)
  401904:	4798      	blx	r3
	
	flag_tc_4hz = 0;
  401906:	4b13      	ldr	r3, [pc, #76]	; (401954 <init+0xd4>)
  401908:	701e      	strb	r6, [r3, #0]
	flag_tc_5hz = 0;
  40190a:	4b13      	ldr	r3, [pc, #76]	; (401958 <init+0xd8>)
  40190c:	701e      	strb	r6, [r3, #0]
	flag_rtc = 0;
  40190e:	4b13      	ldr	r3, [pc, #76]	; (40195c <init+0xdc>)
  401910:	701e      	strb	r6, [r3, #0]
	flag_rtt = 0;
  401912:	4b13      	ldr	r3, [pc, #76]	; (401960 <init+0xe0>)
  401914:	701e      	strb	r6, [r3, #0]

	delay_init();
	//Init OLED Screen
	gfx_mono_ssd1306_init();
  401916:	4b13      	ldr	r3, [pc, #76]	; (401964 <init+0xe4>)
  401918:	4798      	blx	r3

}
  40191a:	b018      	add	sp, #96	; 0x60
  40191c:	bd70      	pop	{r4, r5, r6, pc}
  40191e:	bf00      	nop
  401920:	00400c6d 	.word	0x00400c6d
  401924:	00400bfd 	.word	0x00400bfd
  401928:	400e1850 	.word	0x400e1850
  40192c:	004015d5 	.word	0x004015d5
  401930:	2040005c 	.word	0x2040005c
  401934:	20400020 	.word	0x20400020
  401938:	20400034 	.word	0x20400034
  40193c:	20400048 	.word	0x20400048
  401940:	00401705 	.word	0x00401705
  401944:	4000c000 	.word	0x4000c000
  401948:	00401735 	.word	0x00401735
  40194c:	400e1860 	.word	0x400e1860
  401950:	004017c9 	.word	0x004017c9
  401954:	20400cba 	.word	0x20400cba
  401958:	20400cbb 	.word	0x20400cbb
  40195c:	20400cb8 	.word	0x20400cb8
  401960:	20400cb9 	.word	0x20400cb9
  401964:	004008dd 	.word	0x004008dd

00401968 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main (void) {
  401968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40196c:	b085      	sub	sp, #20
	init();
  40196e:	4b3d      	ldr	r3, [pc, #244]	; (401a64 <main+0xfc>)
  401970:	4798      	blx	r3
	
	 // Inicializa RTT com IRQ no alarme.
	 flag_rtt = 1;
  401972:	2201      	movs	r2, #1
  401974:	4b3c      	ldr	r3, [pc, #240]	; (401a68 <main+0x100>)
  401976:	701a      	strb	r2, [r3, #0]

	sprintf(string, "        ");
  401978:	4a3c      	ldr	r2, [pc, #240]	; (401a6c <main+0x104>)
  40197a:	4b3d      	ldr	r3, [pc, #244]	; (401a70 <main+0x108>)
  40197c:	cb03      	ldmia	r3!, {r0, r1}
  40197e:	6010      	str	r0, [r2, #0]
  401980:	6051      	str	r1, [r2, #4]
  401982:	781b      	ldrb	r3, [r3, #0]
  401984:	7213      	strb	r3, [r2, #8]
	writeLCD();
  401986:	4b3b      	ldr	r3, [pc, #236]	; (401a74 <main+0x10c>)
  401988:	4798      	blx	r3
	
	while(1) {
		
		if (flag_tc_4hz) {
			pisca_led(1,1, led1);
  40198a:	f8df b128 	ldr.w	fp, [pc, #296]	; 401ab4 <main+0x14c>
  40198e:	f10b 0908 	add.w	r9, fp, #8
	rtt_sel_source(RTT, false);
  401992:	4c39      	ldr	r4, [pc, #228]	; (401a78 <main+0x110>)
  401994:	e060      	b.n	401a58 <main+0xf0>
			pisca_led(1,1, led1);
  401996:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
  40199a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  40199e:	e89b 000c 	ldmia.w	fp, {r2, r3}
  4019a2:	2101      	movs	r1, #1
  4019a4:	4608      	mov	r0, r1
  4019a6:	4d35      	ldr	r5, [pc, #212]	; (401a7c <main+0x114>)
  4019a8:	47a8      	blx	r5
			flag_tc_4hz = 0;
  4019aa:	2300      	movs	r3, #0
  4019ac:	703b      	strb	r3, [r7, #0]
  4019ae:	e014      	b.n	4019da <main+0x72>
		};
		if (flag_tc_5hz) {
			pisca_led(1,1, led3);
  4019b0:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
  4019b4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  4019b8:	e89a 000c 	ldmia.w	sl, {r2, r3}
  4019bc:	2101      	movs	r1, #1
  4019be:	4608      	mov	r0, r1
  4019c0:	4d2e      	ldr	r5, [pc, #184]	; (401a7c <main+0x114>)
  4019c2:	47a8      	blx	r5
			flag_tc_5hz = 0;
  4019c4:	2200      	movs	r2, #0
  4019c6:	4b2e      	ldr	r3, [pc, #184]	; (401a80 <main+0x118>)
  4019c8:	701a      	strb	r2, [r3, #0]
  4019ca:	e00a      	b.n	4019e2 <main+0x7a>
		  // reinicia RTT para gerar um novo IRQ
		  RTT_init(pllPreScale, irqRTTvalue);         
      
		  flag_rtt = 0;
		}
		if (flag_rtc) {
  4019cc:	4b2d      	ldr	r3, [pc, #180]	; (401a84 <main+0x11c>)
  4019ce:	781b      	ldrb	r3, [r3, #0]
  4019d0:	2b00      	cmp	r3, #0
  4019d2:	d133      	bne.n	401a3c <main+0xd4>
		if (flag_tc_4hz) {
  4019d4:	783b      	ldrb	r3, [r7, #0]
  4019d6:	2b00      	cmp	r3, #0
  4019d8:	d1dd      	bne.n	401996 <main+0x2e>
		if (flag_tc_5hz) {
  4019da:	4b29      	ldr	r3, [pc, #164]	; (401a80 <main+0x118>)
  4019dc:	781b      	ldrb	r3, [r3, #0]
  4019de:	2b00      	cmp	r3, #0
  4019e0:	d1e6      	bne.n	4019b0 <main+0x48>
		if (flag_rtt){
  4019e2:	4b21      	ldr	r3, [pc, #132]	; (401a68 <main+0x100>)
  4019e4:	781b      	ldrb	r3, [r3, #0]
  4019e6:	2b00      	cmp	r3, #0
  4019e8:	d0f0      	beq.n	4019cc <main+0x64>
	rtt_sel_source(RTT, false);
  4019ea:	2100      	movs	r1, #0
  4019ec:	4620      	mov	r0, r4
  4019ee:	4b26      	ldr	r3, [pc, #152]	; (401a88 <main+0x120>)
  4019f0:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4019f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4019f6:	4620      	mov	r0, r4
  4019f8:	4b24      	ldr	r3, [pc, #144]	; (401a8c <main+0x124>)
  4019fa:	4798      	blx	r3
	ul_previous_time = rtt_read_timer_value(RTT);
  4019fc:	4620      	mov	r0, r4
  4019fe:	4b24      	ldr	r3, [pc, #144]	; (401a90 <main+0x128>)
  401a00:	4798      	blx	r3
  401a02:	4605      	mov	r5, r0
	while (ul_previous_time == rtt_read_timer_value(RTT));
  401a04:	4e22      	ldr	r6, [pc, #136]	; (401a90 <main+0x128>)
  401a06:	4620      	mov	r0, r4
  401a08:	47b0      	blx	r6
  401a0a:	4285      	cmp	r5, r0
  401a0c:	d0fb      	beq.n	401a06 <main+0x9e>
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401a0e:	f105 0108 	add.w	r1, r5, #8
  401a12:	4620      	mov	r0, r4
  401a14:	4b1f      	ldr	r3, [pc, #124]	; (401a94 <main+0x12c>)
  401a16:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401a18:	4b1f      	ldr	r3, [pc, #124]	; (401a98 <main+0x130>)
  401a1a:	2208      	movs	r2, #8
  401a1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401a20:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401a24:	2500      	movs	r5, #0
  401a26:	f883 5303 	strb.w	r5, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a2a:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  401a2c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401a30:	4620      	mov	r0, r4
  401a32:	4b1a      	ldr	r3, [pc, #104]	; (401a9c <main+0x134>)
  401a34:	4798      	blx	r3
		  flag_rtt = 0;
  401a36:	4b0c      	ldr	r3, [pc, #48]	; (401a68 <main+0x100>)
  401a38:	701d      	strb	r5, [r3, #0]
  401a3a:	e7c7      	b.n	4019cc <main+0x64>
			RTC_init(RTC, ID_RTC, RTC_IER_ALREN | RTC_IER_SECEN);
  401a3c:	2206      	movs	r2, #6
  401a3e:	2102      	movs	r1, #2
  401a40:	4817      	ldr	r0, [pc, #92]	; (401aa0 <main+0x138>)
  401a42:	4b18      	ldr	r3, [pc, #96]	; (401aa4 <main+0x13c>)
  401a44:	4798      	blx	r3
			pin_toggle(ledPlaca);
  401a46:	4b18      	ldr	r3, [pc, #96]	; (401aa8 <main+0x140>)
  401a48:	691a      	ldr	r2, [r3, #16]
  401a4a:	9200      	str	r2, [sp, #0]
  401a4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401a4e:	4d17      	ldr	r5, [pc, #92]	; (401aac <main+0x144>)
  401a50:	47a8      	blx	r5
			flag_rtc = 0;
  401a52:	2200      	movs	r2, #0
  401a54:	4b0b      	ldr	r3, [pc, #44]	; (401a84 <main+0x11c>)
  401a56:	701a      	strb	r2, [r3, #0]
		if (flag_tc_4hz) {
  401a58:	4f15      	ldr	r7, [pc, #84]	; (401ab0 <main+0x148>)
			pisca_led(1,1, led3);
  401a5a:	f8df a05c 	ldr.w	sl, [pc, #92]	; 401ab8 <main+0x150>
  401a5e:	f10a 0808 	add.w	r8, sl, #8
  401a62:	e7b7      	b.n	4019d4 <main+0x6c>
  401a64:	00401881 	.word	0x00401881
  401a68:	20400cb9 	.word	0x20400cb9
  401a6c:	20400d08 	.word	0x20400d08
  401a70:	00406e2c 	.word	0x00406e2c
  401a74:	0040145d 	.word	0x0040145d
  401a78:	400e1830 	.word	0x400e1830
  401a7c:	004015f5 	.word	0x004015f5
  401a80:	20400cbb 	.word	0x20400cbb
  401a84:	20400cb8 	.word	0x20400cb8
  401a88:	004003c1 	.word	0x004003c1
  401a8c:	004003ad 	.word	0x004003ad
  401a90:	00400415 	.word	0x00400415
  401a94:	0040042d 	.word	0x0040042d
  401a98:	e000e100 	.word	0xe000e100
  401a9c:	004003ed 	.word	0x004003ed
  401aa0:	400e1860 	.word	0x400e1860
  401aa4:	004017c9 	.word	0x004017c9
  401aa8:	2040005c 	.word	0x2040005c
  401aac:	0040168d 	.word	0x0040168d
  401ab0:	20400cba 	.word	0x20400cba
  401ab4:	20400020 	.word	0x20400020
  401ab8:	20400048 	.word	0x20400048

00401abc <__aeabi_uldivmod>:
  401abc:	b953      	cbnz	r3, 401ad4 <__aeabi_uldivmod+0x18>
  401abe:	b94a      	cbnz	r2, 401ad4 <__aeabi_uldivmod+0x18>
  401ac0:	2900      	cmp	r1, #0
  401ac2:	bf08      	it	eq
  401ac4:	2800      	cmpeq	r0, #0
  401ac6:	bf1c      	itt	ne
  401ac8:	f04f 31ff 	movne.w	r1, #4294967295
  401acc:	f04f 30ff 	movne.w	r0, #4294967295
  401ad0:	f000 b97a 	b.w	401dc8 <__aeabi_idiv0>
  401ad4:	f1ad 0c08 	sub.w	ip, sp, #8
  401ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401adc:	f000 f806 	bl	401aec <__udivmoddi4>
  401ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
  401ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401ae8:	b004      	add	sp, #16
  401aea:	4770      	bx	lr

00401aec <__udivmoddi4>:
  401aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401af0:	468c      	mov	ip, r1
  401af2:	460d      	mov	r5, r1
  401af4:	4604      	mov	r4, r0
  401af6:	9e08      	ldr	r6, [sp, #32]
  401af8:	2b00      	cmp	r3, #0
  401afa:	d151      	bne.n	401ba0 <__udivmoddi4+0xb4>
  401afc:	428a      	cmp	r2, r1
  401afe:	4617      	mov	r7, r2
  401b00:	d96d      	bls.n	401bde <__udivmoddi4+0xf2>
  401b02:	fab2 fe82 	clz	lr, r2
  401b06:	f1be 0f00 	cmp.w	lr, #0
  401b0a:	d00b      	beq.n	401b24 <__udivmoddi4+0x38>
  401b0c:	f1ce 0c20 	rsb	ip, lr, #32
  401b10:	fa01 f50e 	lsl.w	r5, r1, lr
  401b14:	fa20 fc0c 	lsr.w	ip, r0, ip
  401b18:	fa02 f70e 	lsl.w	r7, r2, lr
  401b1c:	ea4c 0c05 	orr.w	ip, ip, r5
  401b20:	fa00 f40e 	lsl.w	r4, r0, lr
  401b24:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401b28:	0c25      	lsrs	r5, r4, #16
  401b2a:	fbbc f8fa 	udiv	r8, ip, sl
  401b2e:	fa1f f987 	uxth.w	r9, r7
  401b32:	fb0a cc18 	mls	ip, sl, r8, ip
  401b36:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401b3a:	fb08 f309 	mul.w	r3, r8, r9
  401b3e:	42ab      	cmp	r3, r5
  401b40:	d90a      	bls.n	401b58 <__udivmoddi4+0x6c>
  401b42:	19ed      	adds	r5, r5, r7
  401b44:	f108 32ff 	add.w	r2, r8, #4294967295
  401b48:	f080 8123 	bcs.w	401d92 <__udivmoddi4+0x2a6>
  401b4c:	42ab      	cmp	r3, r5
  401b4e:	f240 8120 	bls.w	401d92 <__udivmoddi4+0x2a6>
  401b52:	f1a8 0802 	sub.w	r8, r8, #2
  401b56:	443d      	add	r5, r7
  401b58:	1aed      	subs	r5, r5, r3
  401b5a:	b2a4      	uxth	r4, r4
  401b5c:	fbb5 f0fa 	udiv	r0, r5, sl
  401b60:	fb0a 5510 	mls	r5, sl, r0, r5
  401b64:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401b68:	fb00 f909 	mul.w	r9, r0, r9
  401b6c:	45a1      	cmp	r9, r4
  401b6e:	d909      	bls.n	401b84 <__udivmoddi4+0x98>
  401b70:	19e4      	adds	r4, r4, r7
  401b72:	f100 33ff 	add.w	r3, r0, #4294967295
  401b76:	f080 810a 	bcs.w	401d8e <__udivmoddi4+0x2a2>
  401b7a:	45a1      	cmp	r9, r4
  401b7c:	f240 8107 	bls.w	401d8e <__udivmoddi4+0x2a2>
  401b80:	3802      	subs	r0, #2
  401b82:	443c      	add	r4, r7
  401b84:	eba4 0409 	sub.w	r4, r4, r9
  401b88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401b8c:	2100      	movs	r1, #0
  401b8e:	2e00      	cmp	r6, #0
  401b90:	d061      	beq.n	401c56 <__udivmoddi4+0x16a>
  401b92:	fa24 f40e 	lsr.w	r4, r4, lr
  401b96:	2300      	movs	r3, #0
  401b98:	6034      	str	r4, [r6, #0]
  401b9a:	6073      	str	r3, [r6, #4]
  401b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ba0:	428b      	cmp	r3, r1
  401ba2:	d907      	bls.n	401bb4 <__udivmoddi4+0xc8>
  401ba4:	2e00      	cmp	r6, #0
  401ba6:	d054      	beq.n	401c52 <__udivmoddi4+0x166>
  401ba8:	2100      	movs	r1, #0
  401baa:	e886 0021 	stmia.w	r6, {r0, r5}
  401bae:	4608      	mov	r0, r1
  401bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bb4:	fab3 f183 	clz	r1, r3
  401bb8:	2900      	cmp	r1, #0
  401bba:	f040 808e 	bne.w	401cda <__udivmoddi4+0x1ee>
  401bbe:	42ab      	cmp	r3, r5
  401bc0:	d302      	bcc.n	401bc8 <__udivmoddi4+0xdc>
  401bc2:	4282      	cmp	r2, r0
  401bc4:	f200 80fa 	bhi.w	401dbc <__udivmoddi4+0x2d0>
  401bc8:	1a84      	subs	r4, r0, r2
  401bca:	eb65 0503 	sbc.w	r5, r5, r3
  401bce:	2001      	movs	r0, #1
  401bd0:	46ac      	mov	ip, r5
  401bd2:	2e00      	cmp	r6, #0
  401bd4:	d03f      	beq.n	401c56 <__udivmoddi4+0x16a>
  401bd6:	e886 1010 	stmia.w	r6, {r4, ip}
  401bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bde:	b912      	cbnz	r2, 401be6 <__udivmoddi4+0xfa>
  401be0:	2701      	movs	r7, #1
  401be2:	fbb7 f7f2 	udiv	r7, r7, r2
  401be6:	fab7 fe87 	clz	lr, r7
  401bea:	f1be 0f00 	cmp.w	lr, #0
  401bee:	d134      	bne.n	401c5a <__udivmoddi4+0x16e>
  401bf0:	1beb      	subs	r3, r5, r7
  401bf2:	0c3a      	lsrs	r2, r7, #16
  401bf4:	fa1f fc87 	uxth.w	ip, r7
  401bf8:	2101      	movs	r1, #1
  401bfa:	fbb3 f8f2 	udiv	r8, r3, r2
  401bfe:	0c25      	lsrs	r5, r4, #16
  401c00:	fb02 3318 	mls	r3, r2, r8, r3
  401c04:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401c08:	fb0c f308 	mul.w	r3, ip, r8
  401c0c:	42ab      	cmp	r3, r5
  401c0e:	d907      	bls.n	401c20 <__udivmoddi4+0x134>
  401c10:	19ed      	adds	r5, r5, r7
  401c12:	f108 30ff 	add.w	r0, r8, #4294967295
  401c16:	d202      	bcs.n	401c1e <__udivmoddi4+0x132>
  401c18:	42ab      	cmp	r3, r5
  401c1a:	f200 80d1 	bhi.w	401dc0 <__udivmoddi4+0x2d4>
  401c1e:	4680      	mov	r8, r0
  401c20:	1aed      	subs	r5, r5, r3
  401c22:	b2a3      	uxth	r3, r4
  401c24:	fbb5 f0f2 	udiv	r0, r5, r2
  401c28:	fb02 5510 	mls	r5, r2, r0, r5
  401c2c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401c30:	fb0c fc00 	mul.w	ip, ip, r0
  401c34:	45a4      	cmp	ip, r4
  401c36:	d907      	bls.n	401c48 <__udivmoddi4+0x15c>
  401c38:	19e4      	adds	r4, r4, r7
  401c3a:	f100 33ff 	add.w	r3, r0, #4294967295
  401c3e:	d202      	bcs.n	401c46 <__udivmoddi4+0x15a>
  401c40:	45a4      	cmp	ip, r4
  401c42:	f200 80b8 	bhi.w	401db6 <__udivmoddi4+0x2ca>
  401c46:	4618      	mov	r0, r3
  401c48:	eba4 040c 	sub.w	r4, r4, ip
  401c4c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401c50:	e79d      	b.n	401b8e <__udivmoddi4+0xa2>
  401c52:	4631      	mov	r1, r6
  401c54:	4630      	mov	r0, r6
  401c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c5a:	f1ce 0420 	rsb	r4, lr, #32
  401c5e:	fa05 f30e 	lsl.w	r3, r5, lr
  401c62:	fa07 f70e 	lsl.w	r7, r7, lr
  401c66:	fa20 f804 	lsr.w	r8, r0, r4
  401c6a:	0c3a      	lsrs	r2, r7, #16
  401c6c:	fa25 f404 	lsr.w	r4, r5, r4
  401c70:	ea48 0803 	orr.w	r8, r8, r3
  401c74:	fbb4 f1f2 	udiv	r1, r4, r2
  401c78:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401c7c:	fb02 4411 	mls	r4, r2, r1, r4
  401c80:	fa1f fc87 	uxth.w	ip, r7
  401c84:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401c88:	fb01 f30c 	mul.w	r3, r1, ip
  401c8c:	42ab      	cmp	r3, r5
  401c8e:	fa00 f40e 	lsl.w	r4, r0, lr
  401c92:	d909      	bls.n	401ca8 <__udivmoddi4+0x1bc>
  401c94:	19ed      	adds	r5, r5, r7
  401c96:	f101 30ff 	add.w	r0, r1, #4294967295
  401c9a:	f080 808a 	bcs.w	401db2 <__udivmoddi4+0x2c6>
  401c9e:	42ab      	cmp	r3, r5
  401ca0:	f240 8087 	bls.w	401db2 <__udivmoddi4+0x2c6>
  401ca4:	3902      	subs	r1, #2
  401ca6:	443d      	add	r5, r7
  401ca8:	1aeb      	subs	r3, r5, r3
  401caa:	fa1f f588 	uxth.w	r5, r8
  401cae:	fbb3 f0f2 	udiv	r0, r3, r2
  401cb2:	fb02 3310 	mls	r3, r2, r0, r3
  401cb6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401cba:	fb00 f30c 	mul.w	r3, r0, ip
  401cbe:	42ab      	cmp	r3, r5
  401cc0:	d907      	bls.n	401cd2 <__udivmoddi4+0x1e6>
  401cc2:	19ed      	adds	r5, r5, r7
  401cc4:	f100 38ff 	add.w	r8, r0, #4294967295
  401cc8:	d26f      	bcs.n	401daa <__udivmoddi4+0x2be>
  401cca:	42ab      	cmp	r3, r5
  401ccc:	d96d      	bls.n	401daa <__udivmoddi4+0x2be>
  401cce:	3802      	subs	r0, #2
  401cd0:	443d      	add	r5, r7
  401cd2:	1aeb      	subs	r3, r5, r3
  401cd4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401cd8:	e78f      	b.n	401bfa <__udivmoddi4+0x10e>
  401cda:	f1c1 0720 	rsb	r7, r1, #32
  401cde:	fa22 f807 	lsr.w	r8, r2, r7
  401ce2:	408b      	lsls	r3, r1
  401ce4:	fa05 f401 	lsl.w	r4, r5, r1
  401ce8:	ea48 0303 	orr.w	r3, r8, r3
  401cec:	fa20 fe07 	lsr.w	lr, r0, r7
  401cf0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401cf4:	40fd      	lsrs	r5, r7
  401cf6:	ea4e 0e04 	orr.w	lr, lr, r4
  401cfa:	fbb5 f9fc 	udiv	r9, r5, ip
  401cfe:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401d02:	fb0c 5519 	mls	r5, ip, r9, r5
  401d06:	fa1f f883 	uxth.w	r8, r3
  401d0a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401d0e:	fb09 f408 	mul.w	r4, r9, r8
  401d12:	42ac      	cmp	r4, r5
  401d14:	fa02 f201 	lsl.w	r2, r2, r1
  401d18:	fa00 fa01 	lsl.w	sl, r0, r1
  401d1c:	d908      	bls.n	401d30 <__udivmoddi4+0x244>
  401d1e:	18ed      	adds	r5, r5, r3
  401d20:	f109 30ff 	add.w	r0, r9, #4294967295
  401d24:	d243      	bcs.n	401dae <__udivmoddi4+0x2c2>
  401d26:	42ac      	cmp	r4, r5
  401d28:	d941      	bls.n	401dae <__udivmoddi4+0x2c2>
  401d2a:	f1a9 0902 	sub.w	r9, r9, #2
  401d2e:	441d      	add	r5, r3
  401d30:	1b2d      	subs	r5, r5, r4
  401d32:	fa1f fe8e 	uxth.w	lr, lr
  401d36:	fbb5 f0fc 	udiv	r0, r5, ip
  401d3a:	fb0c 5510 	mls	r5, ip, r0, r5
  401d3e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401d42:	fb00 f808 	mul.w	r8, r0, r8
  401d46:	45a0      	cmp	r8, r4
  401d48:	d907      	bls.n	401d5a <__udivmoddi4+0x26e>
  401d4a:	18e4      	adds	r4, r4, r3
  401d4c:	f100 35ff 	add.w	r5, r0, #4294967295
  401d50:	d229      	bcs.n	401da6 <__udivmoddi4+0x2ba>
  401d52:	45a0      	cmp	r8, r4
  401d54:	d927      	bls.n	401da6 <__udivmoddi4+0x2ba>
  401d56:	3802      	subs	r0, #2
  401d58:	441c      	add	r4, r3
  401d5a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401d5e:	eba4 0408 	sub.w	r4, r4, r8
  401d62:	fba0 8902 	umull	r8, r9, r0, r2
  401d66:	454c      	cmp	r4, r9
  401d68:	46c6      	mov	lr, r8
  401d6a:	464d      	mov	r5, r9
  401d6c:	d315      	bcc.n	401d9a <__udivmoddi4+0x2ae>
  401d6e:	d012      	beq.n	401d96 <__udivmoddi4+0x2aa>
  401d70:	b156      	cbz	r6, 401d88 <__udivmoddi4+0x29c>
  401d72:	ebba 030e 	subs.w	r3, sl, lr
  401d76:	eb64 0405 	sbc.w	r4, r4, r5
  401d7a:	fa04 f707 	lsl.w	r7, r4, r7
  401d7e:	40cb      	lsrs	r3, r1
  401d80:	431f      	orrs	r7, r3
  401d82:	40cc      	lsrs	r4, r1
  401d84:	6037      	str	r7, [r6, #0]
  401d86:	6074      	str	r4, [r6, #4]
  401d88:	2100      	movs	r1, #0
  401d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d8e:	4618      	mov	r0, r3
  401d90:	e6f8      	b.n	401b84 <__udivmoddi4+0x98>
  401d92:	4690      	mov	r8, r2
  401d94:	e6e0      	b.n	401b58 <__udivmoddi4+0x6c>
  401d96:	45c2      	cmp	sl, r8
  401d98:	d2ea      	bcs.n	401d70 <__udivmoddi4+0x284>
  401d9a:	ebb8 0e02 	subs.w	lr, r8, r2
  401d9e:	eb69 0503 	sbc.w	r5, r9, r3
  401da2:	3801      	subs	r0, #1
  401da4:	e7e4      	b.n	401d70 <__udivmoddi4+0x284>
  401da6:	4628      	mov	r0, r5
  401da8:	e7d7      	b.n	401d5a <__udivmoddi4+0x26e>
  401daa:	4640      	mov	r0, r8
  401dac:	e791      	b.n	401cd2 <__udivmoddi4+0x1e6>
  401dae:	4681      	mov	r9, r0
  401db0:	e7be      	b.n	401d30 <__udivmoddi4+0x244>
  401db2:	4601      	mov	r1, r0
  401db4:	e778      	b.n	401ca8 <__udivmoddi4+0x1bc>
  401db6:	3802      	subs	r0, #2
  401db8:	443c      	add	r4, r7
  401dba:	e745      	b.n	401c48 <__udivmoddi4+0x15c>
  401dbc:	4608      	mov	r0, r1
  401dbe:	e708      	b.n	401bd2 <__udivmoddi4+0xe6>
  401dc0:	f1a8 0802 	sub.w	r8, r8, #2
  401dc4:	443d      	add	r5, r7
  401dc6:	e72b      	b.n	401c20 <__udivmoddi4+0x134>

00401dc8 <__aeabi_idiv0>:
  401dc8:	4770      	bx	lr
  401dca:	bf00      	nop

00401dcc <__libc_init_array>:
  401dcc:	b570      	push	{r4, r5, r6, lr}
  401dce:	4e0f      	ldr	r6, [pc, #60]	; (401e0c <__libc_init_array+0x40>)
  401dd0:	4d0f      	ldr	r5, [pc, #60]	; (401e10 <__libc_init_array+0x44>)
  401dd2:	1b76      	subs	r6, r6, r5
  401dd4:	10b6      	asrs	r6, r6, #2
  401dd6:	bf18      	it	ne
  401dd8:	2400      	movne	r4, #0
  401dda:	d005      	beq.n	401de8 <__libc_init_array+0x1c>
  401ddc:	3401      	adds	r4, #1
  401dde:	f855 3b04 	ldr.w	r3, [r5], #4
  401de2:	4798      	blx	r3
  401de4:	42a6      	cmp	r6, r4
  401de6:	d1f9      	bne.n	401ddc <__libc_init_array+0x10>
  401de8:	4e0a      	ldr	r6, [pc, #40]	; (401e14 <__libc_init_array+0x48>)
  401dea:	4d0b      	ldr	r5, [pc, #44]	; (401e18 <__libc_init_array+0x4c>)
  401dec:	1b76      	subs	r6, r6, r5
  401dee:	f005 f96f 	bl	4070d0 <_init>
  401df2:	10b6      	asrs	r6, r6, #2
  401df4:	bf18      	it	ne
  401df6:	2400      	movne	r4, #0
  401df8:	d006      	beq.n	401e08 <__libc_init_array+0x3c>
  401dfa:	3401      	adds	r4, #1
  401dfc:	f855 3b04 	ldr.w	r3, [r5], #4
  401e00:	4798      	blx	r3
  401e02:	42a6      	cmp	r6, r4
  401e04:	d1f9      	bne.n	401dfa <__libc_init_array+0x2e>
  401e06:	bd70      	pop	{r4, r5, r6, pc}
  401e08:	bd70      	pop	{r4, r5, r6, pc}
  401e0a:	bf00      	nop
  401e0c:	004070dc 	.word	0x004070dc
  401e10:	004070dc 	.word	0x004070dc
  401e14:	004070e4 	.word	0x004070e4
  401e18:	004070dc 	.word	0x004070dc

00401e1c <memset>:
  401e1c:	b470      	push	{r4, r5, r6}
  401e1e:	0786      	lsls	r6, r0, #30
  401e20:	d046      	beq.n	401eb0 <memset+0x94>
  401e22:	1e54      	subs	r4, r2, #1
  401e24:	2a00      	cmp	r2, #0
  401e26:	d041      	beq.n	401eac <memset+0x90>
  401e28:	b2ca      	uxtb	r2, r1
  401e2a:	4603      	mov	r3, r0
  401e2c:	e002      	b.n	401e34 <memset+0x18>
  401e2e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401e32:	d33b      	bcc.n	401eac <memset+0x90>
  401e34:	f803 2b01 	strb.w	r2, [r3], #1
  401e38:	079d      	lsls	r5, r3, #30
  401e3a:	d1f8      	bne.n	401e2e <memset+0x12>
  401e3c:	2c03      	cmp	r4, #3
  401e3e:	d92e      	bls.n	401e9e <memset+0x82>
  401e40:	b2cd      	uxtb	r5, r1
  401e42:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401e46:	2c0f      	cmp	r4, #15
  401e48:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401e4c:	d919      	bls.n	401e82 <memset+0x66>
  401e4e:	f103 0210 	add.w	r2, r3, #16
  401e52:	4626      	mov	r6, r4
  401e54:	3e10      	subs	r6, #16
  401e56:	2e0f      	cmp	r6, #15
  401e58:	f842 5c10 	str.w	r5, [r2, #-16]
  401e5c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401e60:	f842 5c08 	str.w	r5, [r2, #-8]
  401e64:	f842 5c04 	str.w	r5, [r2, #-4]
  401e68:	f102 0210 	add.w	r2, r2, #16
  401e6c:	d8f2      	bhi.n	401e54 <memset+0x38>
  401e6e:	f1a4 0210 	sub.w	r2, r4, #16
  401e72:	f022 020f 	bic.w	r2, r2, #15
  401e76:	f004 040f 	and.w	r4, r4, #15
  401e7a:	3210      	adds	r2, #16
  401e7c:	2c03      	cmp	r4, #3
  401e7e:	4413      	add	r3, r2
  401e80:	d90d      	bls.n	401e9e <memset+0x82>
  401e82:	461e      	mov	r6, r3
  401e84:	4622      	mov	r2, r4
  401e86:	3a04      	subs	r2, #4
  401e88:	2a03      	cmp	r2, #3
  401e8a:	f846 5b04 	str.w	r5, [r6], #4
  401e8e:	d8fa      	bhi.n	401e86 <memset+0x6a>
  401e90:	1f22      	subs	r2, r4, #4
  401e92:	f022 0203 	bic.w	r2, r2, #3
  401e96:	3204      	adds	r2, #4
  401e98:	4413      	add	r3, r2
  401e9a:	f004 0403 	and.w	r4, r4, #3
  401e9e:	b12c      	cbz	r4, 401eac <memset+0x90>
  401ea0:	b2c9      	uxtb	r1, r1
  401ea2:	441c      	add	r4, r3
  401ea4:	f803 1b01 	strb.w	r1, [r3], #1
  401ea8:	429c      	cmp	r4, r3
  401eaa:	d1fb      	bne.n	401ea4 <memset+0x88>
  401eac:	bc70      	pop	{r4, r5, r6}
  401eae:	4770      	bx	lr
  401eb0:	4614      	mov	r4, r2
  401eb2:	4603      	mov	r3, r0
  401eb4:	e7c2      	b.n	401e3c <memset+0x20>
  401eb6:	bf00      	nop

00401eb8 <sprintf>:
  401eb8:	b40e      	push	{r1, r2, r3}
  401eba:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ebc:	b09c      	sub	sp, #112	; 0x70
  401ebe:	ab21      	add	r3, sp, #132	; 0x84
  401ec0:	490f      	ldr	r1, [pc, #60]	; (401f00 <sprintf+0x48>)
  401ec2:	f853 2b04 	ldr.w	r2, [r3], #4
  401ec6:	9301      	str	r3, [sp, #4]
  401ec8:	4605      	mov	r5, r0
  401eca:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401ece:	6808      	ldr	r0, [r1, #0]
  401ed0:	9502      	str	r5, [sp, #8]
  401ed2:	f44f 7702 	mov.w	r7, #520	; 0x208
  401ed6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401eda:	a902      	add	r1, sp, #8
  401edc:	9506      	str	r5, [sp, #24]
  401ede:	f8ad 7014 	strh.w	r7, [sp, #20]
  401ee2:	9404      	str	r4, [sp, #16]
  401ee4:	9407      	str	r4, [sp, #28]
  401ee6:	f8ad 6016 	strh.w	r6, [sp, #22]
  401eea:	f000 f80b 	bl	401f04 <_svfprintf_r>
  401eee:	9b02      	ldr	r3, [sp, #8]
  401ef0:	2200      	movs	r2, #0
  401ef2:	701a      	strb	r2, [r3, #0]
  401ef4:	b01c      	add	sp, #112	; 0x70
  401ef6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401efa:	b003      	add	sp, #12
  401efc:	4770      	bx	lr
  401efe:	bf00      	nop
  401f00:	20400070 	.word	0x20400070

00401f04 <_svfprintf_r>:
  401f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f08:	b0c3      	sub	sp, #268	; 0x10c
  401f0a:	460c      	mov	r4, r1
  401f0c:	910b      	str	r1, [sp, #44]	; 0x2c
  401f0e:	4692      	mov	sl, r2
  401f10:	930f      	str	r3, [sp, #60]	; 0x3c
  401f12:	900c      	str	r0, [sp, #48]	; 0x30
  401f14:	f002 fa0c 	bl	404330 <_localeconv_r>
  401f18:	6803      	ldr	r3, [r0, #0]
  401f1a:	931a      	str	r3, [sp, #104]	; 0x68
  401f1c:	4618      	mov	r0, r3
  401f1e:	f003 f8ef 	bl	405100 <strlen>
  401f22:	89a3      	ldrh	r3, [r4, #12]
  401f24:	9019      	str	r0, [sp, #100]	; 0x64
  401f26:	0619      	lsls	r1, r3, #24
  401f28:	d503      	bpl.n	401f32 <_svfprintf_r+0x2e>
  401f2a:	6923      	ldr	r3, [r4, #16]
  401f2c:	2b00      	cmp	r3, #0
  401f2e:	f001 8003 	beq.w	402f38 <_svfprintf_r+0x1034>
  401f32:	2300      	movs	r3, #0
  401f34:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401f38:	9313      	str	r3, [sp, #76]	; 0x4c
  401f3a:	9315      	str	r3, [sp, #84]	; 0x54
  401f3c:	9314      	str	r3, [sp, #80]	; 0x50
  401f3e:	9327      	str	r3, [sp, #156]	; 0x9c
  401f40:	9326      	str	r3, [sp, #152]	; 0x98
  401f42:	9318      	str	r3, [sp, #96]	; 0x60
  401f44:	931b      	str	r3, [sp, #108]	; 0x6c
  401f46:	9309      	str	r3, [sp, #36]	; 0x24
  401f48:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401f4c:	46c8      	mov	r8, r9
  401f4e:	9316      	str	r3, [sp, #88]	; 0x58
  401f50:	9317      	str	r3, [sp, #92]	; 0x5c
  401f52:	f89a 3000 	ldrb.w	r3, [sl]
  401f56:	4654      	mov	r4, sl
  401f58:	b1e3      	cbz	r3, 401f94 <_svfprintf_r+0x90>
  401f5a:	2b25      	cmp	r3, #37	; 0x25
  401f5c:	d102      	bne.n	401f64 <_svfprintf_r+0x60>
  401f5e:	e019      	b.n	401f94 <_svfprintf_r+0x90>
  401f60:	2b25      	cmp	r3, #37	; 0x25
  401f62:	d003      	beq.n	401f6c <_svfprintf_r+0x68>
  401f64:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401f68:	2b00      	cmp	r3, #0
  401f6a:	d1f9      	bne.n	401f60 <_svfprintf_r+0x5c>
  401f6c:	eba4 050a 	sub.w	r5, r4, sl
  401f70:	b185      	cbz	r5, 401f94 <_svfprintf_r+0x90>
  401f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f74:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401f76:	f8c8 a000 	str.w	sl, [r8]
  401f7a:	3301      	adds	r3, #1
  401f7c:	442a      	add	r2, r5
  401f7e:	2b07      	cmp	r3, #7
  401f80:	f8c8 5004 	str.w	r5, [r8, #4]
  401f84:	9227      	str	r2, [sp, #156]	; 0x9c
  401f86:	9326      	str	r3, [sp, #152]	; 0x98
  401f88:	dc7f      	bgt.n	40208a <_svfprintf_r+0x186>
  401f8a:	f108 0808 	add.w	r8, r8, #8
  401f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f90:	442b      	add	r3, r5
  401f92:	9309      	str	r3, [sp, #36]	; 0x24
  401f94:	7823      	ldrb	r3, [r4, #0]
  401f96:	2b00      	cmp	r3, #0
  401f98:	d07f      	beq.n	40209a <_svfprintf_r+0x196>
  401f9a:	2300      	movs	r3, #0
  401f9c:	461a      	mov	r2, r3
  401f9e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401fa2:	4619      	mov	r1, r3
  401fa4:	930d      	str	r3, [sp, #52]	; 0x34
  401fa6:	469b      	mov	fp, r3
  401fa8:	f04f 30ff 	mov.w	r0, #4294967295
  401fac:	7863      	ldrb	r3, [r4, #1]
  401fae:	900a      	str	r0, [sp, #40]	; 0x28
  401fb0:	f104 0a01 	add.w	sl, r4, #1
  401fb4:	f10a 0a01 	add.w	sl, sl, #1
  401fb8:	f1a3 0020 	sub.w	r0, r3, #32
  401fbc:	2858      	cmp	r0, #88	; 0x58
  401fbe:	f200 83c1 	bhi.w	402744 <_svfprintf_r+0x840>
  401fc2:	e8df f010 	tbh	[pc, r0, lsl #1]
  401fc6:	0238      	.short	0x0238
  401fc8:	03bf03bf 	.word	0x03bf03bf
  401fcc:	03bf0240 	.word	0x03bf0240
  401fd0:	03bf03bf 	.word	0x03bf03bf
  401fd4:	03bf03bf 	.word	0x03bf03bf
  401fd8:	024503bf 	.word	0x024503bf
  401fdc:	03bf0203 	.word	0x03bf0203
  401fe0:	026b005d 	.word	0x026b005d
  401fe4:	028603bf 	.word	0x028603bf
  401fe8:	039d039d 	.word	0x039d039d
  401fec:	039d039d 	.word	0x039d039d
  401ff0:	039d039d 	.word	0x039d039d
  401ff4:	039d039d 	.word	0x039d039d
  401ff8:	03bf039d 	.word	0x03bf039d
  401ffc:	03bf03bf 	.word	0x03bf03bf
  402000:	03bf03bf 	.word	0x03bf03bf
  402004:	03bf03bf 	.word	0x03bf03bf
  402008:	03bf03bf 	.word	0x03bf03bf
  40200c:	033703bf 	.word	0x033703bf
  402010:	03bf0357 	.word	0x03bf0357
  402014:	03bf0357 	.word	0x03bf0357
  402018:	03bf03bf 	.word	0x03bf03bf
  40201c:	039803bf 	.word	0x039803bf
  402020:	03bf03bf 	.word	0x03bf03bf
  402024:	03bf03ad 	.word	0x03bf03ad
  402028:	03bf03bf 	.word	0x03bf03bf
  40202c:	03bf03bf 	.word	0x03bf03bf
  402030:	03bf0259 	.word	0x03bf0259
  402034:	031e03bf 	.word	0x031e03bf
  402038:	03bf03bf 	.word	0x03bf03bf
  40203c:	03bf03bf 	.word	0x03bf03bf
  402040:	03bf03bf 	.word	0x03bf03bf
  402044:	03bf03bf 	.word	0x03bf03bf
  402048:	03bf03bf 	.word	0x03bf03bf
  40204c:	02db02c6 	.word	0x02db02c6
  402050:	03570357 	.word	0x03570357
  402054:	028b0357 	.word	0x028b0357
  402058:	03bf02db 	.word	0x03bf02db
  40205c:	029003bf 	.word	0x029003bf
  402060:	029d03bf 	.word	0x029d03bf
  402064:	02b401cc 	.word	0x02b401cc
  402068:	03bf0208 	.word	0x03bf0208
  40206c:	03bf01e1 	.word	0x03bf01e1
  402070:	03bf007e 	.word	0x03bf007e
  402074:	020d03bf 	.word	0x020d03bf
  402078:	980d      	ldr	r0, [sp, #52]	; 0x34
  40207a:	930f      	str	r3, [sp, #60]	; 0x3c
  40207c:	4240      	negs	r0, r0
  40207e:	900d      	str	r0, [sp, #52]	; 0x34
  402080:	f04b 0b04 	orr.w	fp, fp, #4
  402084:	f89a 3000 	ldrb.w	r3, [sl]
  402088:	e794      	b.n	401fb4 <_svfprintf_r+0xb0>
  40208a:	aa25      	add	r2, sp, #148	; 0x94
  40208c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40208e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402090:	f003 f8a4 	bl	4051dc <__ssprint_r>
  402094:	b940      	cbnz	r0, 4020a8 <_svfprintf_r+0x1a4>
  402096:	46c8      	mov	r8, r9
  402098:	e779      	b.n	401f8e <_svfprintf_r+0x8a>
  40209a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40209c:	b123      	cbz	r3, 4020a8 <_svfprintf_r+0x1a4>
  40209e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020a2:	aa25      	add	r2, sp, #148	; 0x94
  4020a4:	f003 f89a 	bl	4051dc <__ssprint_r>
  4020a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4020aa:	899b      	ldrh	r3, [r3, #12]
  4020ac:	f013 0f40 	tst.w	r3, #64	; 0x40
  4020b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020b2:	bf18      	it	ne
  4020b4:	f04f 33ff 	movne.w	r3, #4294967295
  4020b8:	9309      	str	r3, [sp, #36]	; 0x24
  4020ba:	9809      	ldr	r0, [sp, #36]	; 0x24
  4020bc:	b043      	add	sp, #268	; 0x10c
  4020be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020c2:	f01b 0f20 	tst.w	fp, #32
  4020c6:	9311      	str	r3, [sp, #68]	; 0x44
  4020c8:	f040 81dd 	bne.w	402486 <_svfprintf_r+0x582>
  4020cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020ce:	f01b 0f10 	tst.w	fp, #16
  4020d2:	4613      	mov	r3, r2
  4020d4:	f040 856e 	bne.w	402bb4 <_svfprintf_r+0xcb0>
  4020d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4020dc:	f000 856a 	beq.w	402bb4 <_svfprintf_r+0xcb0>
  4020e0:	8814      	ldrh	r4, [r2, #0]
  4020e2:	3204      	adds	r2, #4
  4020e4:	2500      	movs	r5, #0
  4020e6:	2301      	movs	r3, #1
  4020e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4020ea:	2700      	movs	r7, #0
  4020ec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4020f0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4020f2:	1c4a      	adds	r2, r1, #1
  4020f4:	f000 8265 	beq.w	4025c2 <_svfprintf_r+0x6be>
  4020f8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4020fc:	9207      	str	r2, [sp, #28]
  4020fe:	ea54 0205 	orrs.w	r2, r4, r5
  402102:	f040 8264 	bne.w	4025ce <_svfprintf_r+0x6ca>
  402106:	2900      	cmp	r1, #0
  402108:	f040 843c 	bne.w	402984 <_svfprintf_r+0xa80>
  40210c:	2b00      	cmp	r3, #0
  40210e:	f040 84d7 	bne.w	402ac0 <_svfprintf_r+0xbbc>
  402112:	f01b 0301 	ands.w	r3, fp, #1
  402116:	930e      	str	r3, [sp, #56]	; 0x38
  402118:	f000 8604 	beq.w	402d24 <_svfprintf_r+0xe20>
  40211c:	ae42      	add	r6, sp, #264	; 0x108
  40211e:	2330      	movs	r3, #48	; 0x30
  402120:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402126:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402128:	4293      	cmp	r3, r2
  40212a:	bfb8      	it	lt
  40212c:	4613      	movlt	r3, r2
  40212e:	9308      	str	r3, [sp, #32]
  402130:	2300      	movs	r3, #0
  402132:	9312      	str	r3, [sp, #72]	; 0x48
  402134:	b117      	cbz	r7, 40213c <_svfprintf_r+0x238>
  402136:	9b08      	ldr	r3, [sp, #32]
  402138:	3301      	adds	r3, #1
  40213a:	9308      	str	r3, [sp, #32]
  40213c:	9b07      	ldr	r3, [sp, #28]
  40213e:	f013 0302 	ands.w	r3, r3, #2
  402142:	9310      	str	r3, [sp, #64]	; 0x40
  402144:	d002      	beq.n	40214c <_svfprintf_r+0x248>
  402146:	9b08      	ldr	r3, [sp, #32]
  402148:	3302      	adds	r3, #2
  40214a:	9308      	str	r3, [sp, #32]
  40214c:	9b07      	ldr	r3, [sp, #28]
  40214e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402152:	f040 830e 	bne.w	402772 <_svfprintf_r+0x86e>
  402156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402158:	9a08      	ldr	r2, [sp, #32]
  40215a:	eba3 0b02 	sub.w	fp, r3, r2
  40215e:	f1bb 0f00 	cmp.w	fp, #0
  402162:	f340 8306 	ble.w	402772 <_svfprintf_r+0x86e>
  402166:	f1bb 0f10 	cmp.w	fp, #16
  40216a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40216c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40216e:	dd29      	ble.n	4021c4 <_svfprintf_r+0x2c0>
  402170:	4643      	mov	r3, r8
  402172:	4621      	mov	r1, r4
  402174:	46a8      	mov	r8, r5
  402176:	2710      	movs	r7, #16
  402178:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40217a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40217c:	e006      	b.n	40218c <_svfprintf_r+0x288>
  40217e:	f1ab 0b10 	sub.w	fp, fp, #16
  402182:	f1bb 0f10 	cmp.w	fp, #16
  402186:	f103 0308 	add.w	r3, r3, #8
  40218a:	dd18      	ble.n	4021be <_svfprintf_r+0x2ba>
  40218c:	3201      	adds	r2, #1
  40218e:	48b7      	ldr	r0, [pc, #732]	; (40246c <_svfprintf_r+0x568>)
  402190:	9226      	str	r2, [sp, #152]	; 0x98
  402192:	3110      	adds	r1, #16
  402194:	2a07      	cmp	r2, #7
  402196:	9127      	str	r1, [sp, #156]	; 0x9c
  402198:	e883 0081 	stmia.w	r3, {r0, r7}
  40219c:	ddef      	ble.n	40217e <_svfprintf_r+0x27a>
  40219e:	aa25      	add	r2, sp, #148	; 0x94
  4021a0:	4629      	mov	r1, r5
  4021a2:	4620      	mov	r0, r4
  4021a4:	f003 f81a 	bl	4051dc <__ssprint_r>
  4021a8:	2800      	cmp	r0, #0
  4021aa:	f47f af7d 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4021ae:	f1ab 0b10 	sub.w	fp, fp, #16
  4021b2:	f1bb 0f10 	cmp.w	fp, #16
  4021b6:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4021b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4021ba:	464b      	mov	r3, r9
  4021bc:	dce6      	bgt.n	40218c <_svfprintf_r+0x288>
  4021be:	4645      	mov	r5, r8
  4021c0:	460c      	mov	r4, r1
  4021c2:	4698      	mov	r8, r3
  4021c4:	3201      	adds	r2, #1
  4021c6:	4ba9      	ldr	r3, [pc, #676]	; (40246c <_svfprintf_r+0x568>)
  4021c8:	9226      	str	r2, [sp, #152]	; 0x98
  4021ca:	445c      	add	r4, fp
  4021cc:	2a07      	cmp	r2, #7
  4021ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4021d0:	e888 0808 	stmia.w	r8, {r3, fp}
  4021d4:	f300 8498 	bgt.w	402b08 <_svfprintf_r+0xc04>
  4021d8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4021dc:	f108 0808 	add.w	r8, r8, #8
  4021e0:	b177      	cbz	r7, 402200 <_svfprintf_r+0x2fc>
  4021e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021e4:	3301      	adds	r3, #1
  4021e6:	3401      	adds	r4, #1
  4021e8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4021ec:	2201      	movs	r2, #1
  4021ee:	2b07      	cmp	r3, #7
  4021f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4021f2:	9326      	str	r3, [sp, #152]	; 0x98
  4021f4:	e888 0006 	stmia.w	r8, {r1, r2}
  4021f8:	f300 83db 	bgt.w	4029b2 <_svfprintf_r+0xaae>
  4021fc:	f108 0808 	add.w	r8, r8, #8
  402200:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402202:	b16b      	cbz	r3, 402220 <_svfprintf_r+0x31c>
  402204:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402206:	3301      	adds	r3, #1
  402208:	3402      	adds	r4, #2
  40220a:	a91e      	add	r1, sp, #120	; 0x78
  40220c:	2202      	movs	r2, #2
  40220e:	2b07      	cmp	r3, #7
  402210:	9427      	str	r4, [sp, #156]	; 0x9c
  402212:	9326      	str	r3, [sp, #152]	; 0x98
  402214:	e888 0006 	stmia.w	r8, {r1, r2}
  402218:	f300 83d6 	bgt.w	4029c8 <_svfprintf_r+0xac4>
  40221c:	f108 0808 	add.w	r8, r8, #8
  402220:	2d80      	cmp	r5, #128	; 0x80
  402222:	f000 8315 	beq.w	402850 <_svfprintf_r+0x94c>
  402226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402228:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40222a:	1a9f      	subs	r7, r3, r2
  40222c:	2f00      	cmp	r7, #0
  40222e:	dd36      	ble.n	40229e <_svfprintf_r+0x39a>
  402230:	2f10      	cmp	r7, #16
  402232:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402234:	4d8e      	ldr	r5, [pc, #568]	; (402470 <_svfprintf_r+0x56c>)
  402236:	dd27      	ble.n	402288 <_svfprintf_r+0x384>
  402238:	4642      	mov	r2, r8
  40223a:	4621      	mov	r1, r4
  40223c:	46b0      	mov	r8, r6
  40223e:	f04f 0b10 	mov.w	fp, #16
  402242:	462e      	mov	r6, r5
  402244:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402246:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402248:	e004      	b.n	402254 <_svfprintf_r+0x350>
  40224a:	3f10      	subs	r7, #16
  40224c:	2f10      	cmp	r7, #16
  40224e:	f102 0208 	add.w	r2, r2, #8
  402252:	dd15      	ble.n	402280 <_svfprintf_r+0x37c>
  402254:	3301      	adds	r3, #1
  402256:	3110      	adds	r1, #16
  402258:	2b07      	cmp	r3, #7
  40225a:	9127      	str	r1, [sp, #156]	; 0x9c
  40225c:	9326      	str	r3, [sp, #152]	; 0x98
  40225e:	e882 0840 	stmia.w	r2, {r6, fp}
  402262:	ddf2      	ble.n	40224a <_svfprintf_r+0x346>
  402264:	aa25      	add	r2, sp, #148	; 0x94
  402266:	4629      	mov	r1, r5
  402268:	4620      	mov	r0, r4
  40226a:	f002 ffb7 	bl	4051dc <__ssprint_r>
  40226e:	2800      	cmp	r0, #0
  402270:	f47f af1a 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402274:	3f10      	subs	r7, #16
  402276:	2f10      	cmp	r7, #16
  402278:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40227a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40227c:	464a      	mov	r2, r9
  40227e:	dce9      	bgt.n	402254 <_svfprintf_r+0x350>
  402280:	4635      	mov	r5, r6
  402282:	460c      	mov	r4, r1
  402284:	4646      	mov	r6, r8
  402286:	4690      	mov	r8, r2
  402288:	3301      	adds	r3, #1
  40228a:	443c      	add	r4, r7
  40228c:	2b07      	cmp	r3, #7
  40228e:	9427      	str	r4, [sp, #156]	; 0x9c
  402290:	9326      	str	r3, [sp, #152]	; 0x98
  402292:	e888 00a0 	stmia.w	r8, {r5, r7}
  402296:	f300 8381 	bgt.w	40299c <_svfprintf_r+0xa98>
  40229a:	f108 0808 	add.w	r8, r8, #8
  40229e:	9b07      	ldr	r3, [sp, #28]
  4022a0:	05df      	lsls	r7, r3, #23
  4022a2:	f100 8268 	bmi.w	402776 <_svfprintf_r+0x872>
  4022a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022a8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022aa:	f8c8 6000 	str.w	r6, [r8]
  4022ae:	3301      	adds	r3, #1
  4022b0:	440c      	add	r4, r1
  4022b2:	2b07      	cmp	r3, #7
  4022b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4022b6:	f8c8 1004 	str.w	r1, [r8, #4]
  4022ba:	9326      	str	r3, [sp, #152]	; 0x98
  4022bc:	f300 834d 	bgt.w	40295a <_svfprintf_r+0xa56>
  4022c0:	f108 0808 	add.w	r8, r8, #8
  4022c4:	9b07      	ldr	r3, [sp, #28]
  4022c6:	075b      	lsls	r3, r3, #29
  4022c8:	d53a      	bpl.n	402340 <_svfprintf_r+0x43c>
  4022ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4022cc:	9a08      	ldr	r2, [sp, #32]
  4022ce:	1a9d      	subs	r5, r3, r2
  4022d0:	2d00      	cmp	r5, #0
  4022d2:	dd35      	ble.n	402340 <_svfprintf_r+0x43c>
  4022d4:	2d10      	cmp	r5, #16
  4022d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022d8:	dd20      	ble.n	40231c <_svfprintf_r+0x418>
  4022da:	2610      	movs	r6, #16
  4022dc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4022de:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4022e2:	e004      	b.n	4022ee <_svfprintf_r+0x3ea>
  4022e4:	3d10      	subs	r5, #16
  4022e6:	2d10      	cmp	r5, #16
  4022e8:	f108 0808 	add.w	r8, r8, #8
  4022ec:	dd16      	ble.n	40231c <_svfprintf_r+0x418>
  4022ee:	3301      	adds	r3, #1
  4022f0:	4a5e      	ldr	r2, [pc, #376]	; (40246c <_svfprintf_r+0x568>)
  4022f2:	9326      	str	r3, [sp, #152]	; 0x98
  4022f4:	3410      	adds	r4, #16
  4022f6:	2b07      	cmp	r3, #7
  4022f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4022fa:	e888 0044 	stmia.w	r8, {r2, r6}
  4022fe:	ddf1      	ble.n	4022e4 <_svfprintf_r+0x3e0>
  402300:	aa25      	add	r2, sp, #148	; 0x94
  402302:	4659      	mov	r1, fp
  402304:	4638      	mov	r0, r7
  402306:	f002 ff69 	bl	4051dc <__ssprint_r>
  40230a:	2800      	cmp	r0, #0
  40230c:	f47f aecc 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402310:	3d10      	subs	r5, #16
  402312:	2d10      	cmp	r5, #16
  402314:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402316:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402318:	46c8      	mov	r8, r9
  40231a:	dce8      	bgt.n	4022ee <_svfprintf_r+0x3ea>
  40231c:	3301      	adds	r3, #1
  40231e:	4a53      	ldr	r2, [pc, #332]	; (40246c <_svfprintf_r+0x568>)
  402320:	9326      	str	r3, [sp, #152]	; 0x98
  402322:	442c      	add	r4, r5
  402324:	2b07      	cmp	r3, #7
  402326:	9427      	str	r4, [sp, #156]	; 0x9c
  402328:	e888 0024 	stmia.w	r8, {r2, r5}
  40232c:	dd08      	ble.n	402340 <_svfprintf_r+0x43c>
  40232e:	aa25      	add	r2, sp, #148	; 0x94
  402330:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402332:	980c      	ldr	r0, [sp, #48]	; 0x30
  402334:	f002 ff52 	bl	4051dc <__ssprint_r>
  402338:	2800      	cmp	r0, #0
  40233a:	f47f aeb5 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  40233e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402340:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402342:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402344:	9908      	ldr	r1, [sp, #32]
  402346:	428a      	cmp	r2, r1
  402348:	bfac      	ite	ge
  40234a:	189b      	addge	r3, r3, r2
  40234c:	185b      	addlt	r3, r3, r1
  40234e:	9309      	str	r3, [sp, #36]	; 0x24
  402350:	2c00      	cmp	r4, #0
  402352:	f040 830d 	bne.w	402970 <_svfprintf_r+0xa6c>
  402356:	2300      	movs	r3, #0
  402358:	9326      	str	r3, [sp, #152]	; 0x98
  40235a:	46c8      	mov	r8, r9
  40235c:	e5f9      	b.n	401f52 <_svfprintf_r+0x4e>
  40235e:	9311      	str	r3, [sp, #68]	; 0x44
  402360:	f01b 0320 	ands.w	r3, fp, #32
  402364:	f040 81e3 	bne.w	40272e <_svfprintf_r+0x82a>
  402368:	f01b 0210 	ands.w	r2, fp, #16
  40236c:	f040 842e 	bne.w	402bcc <_svfprintf_r+0xcc8>
  402370:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402374:	f000 842a 	beq.w	402bcc <_svfprintf_r+0xcc8>
  402378:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40237a:	4613      	mov	r3, r2
  40237c:	460a      	mov	r2, r1
  40237e:	3204      	adds	r2, #4
  402380:	880c      	ldrh	r4, [r1, #0]
  402382:	920f      	str	r2, [sp, #60]	; 0x3c
  402384:	2500      	movs	r5, #0
  402386:	e6b0      	b.n	4020ea <_svfprintf_r+0x1e6>
  402388:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40238a:	9311      	str	r3, [sp, #68]	; 0x44
  40238c:	6816      	ldr	r6, [r2, #0]
  40238e:	2400      	movs	r4, #0
  402390:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402394:	1d15      	adds	r5, r2, #4
  402396:	2e00      	cmp	r6, #0
  402398:	f000 86a7 	beq.w	4030ea <_svfprintf_r+0x11e6>
  40239c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40239e:	1c53      	adds	r3, r2, #1
  4023a0:	f000 8609 	beq.w	402fb6 <_svfprintf_r+0x10b2>
  4023a4:	4621      	mov	r1, r4
  4023a6:	4630      	mov	r0, r6
  4023a8:	f002 fa8a 	bl	4048c0 <memchr>
  4023ac:	2800      	cmp	r0, #0
  4023ae:	f000 86e1 	beq.w	403174 <_svfprintf_r+0x1270>
  4023b2:	1b83      	subs	r3, r0, r6
  4023b4:	930e      	str	r3, [sp, #56]	; 0x38
  4023b6:	940a      	str	r4, [sp, #40]	; 0x28
  4023b8:	950f      	str	r5, [sp, #60]	; 0x3c
  4023ba:	f8cd b01c 	str.w	fp, [sp, #28]
  4023be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4023c2:	9308      	str	r3, [sp, #32]
  4023c4:	9412      	str	r4, [sp, #72]	; 0x48
  4023c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023ca:	e6b3      	b.n	402134 <_svfprintf_r+0x230>
  4023cc:	f89a 3000 	ldrb.w	r3, [sl]
  4023d0:	2201      	movs	r2, #1
  4023d2:	212b      	movs	r1, #43	; 0x2b
  4023d4:	e5ee      	b.n	401fb4 <_svfprintf_r+0xb0>
  4023d6:	f04b 0b20 	orr.w	fp, fp, #32
  4023da:	f89a 3000 	ldrb.w	r3, [sl]
  4023de:	e5e9      	b.n	401fb4 <_svfprintf_r+0xb0>
  4023e0:	9311      	str	r3, [sp, #68]	; 0x44
  4023e2:	2a00      	cmp	r2, #0
  4023e4:	f040 8795 	bne.w	403312 <_svfprintf_r+0x140e>
  4023e8:	4b22      	ldr	r3, [pc, #136]	; (402474 <_svfprintf_r+0x570>)
  4023ea:	9318      	str	r3, [sp, #96]	; 0x60
  4023ec:	f01b 0f20 	tst.w	fp, #32
  4023f0:	f040 8111 	bne.w	402616 <_svfprintf_r+0x712>
  4023f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023f6:	f01b 0f10 	tst.w	fp, #16
  4023fa:	4613      	mov	r3, r2
  4023fc:	f040 83e1 	bne.w	402bc2 <_svfprintf_r+0xcbe>
  402400:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402404:	f000 83dd 	beq.w	402bc2 <_svfprintf_r+0xcbe>
  402408:	3304      	adds	r3, #4
  40240a:	8814      	ldrh	r4, [r2, #0]
  40240c:	930f      	str	r3, [sp, #60]	; 0x3c
  40240e:	2500      	movs	r5, #0
  402410:	f01b 0f01 	tst.w	fp, #1
  402414:	f000 810c 	beq.w	402630 <_svfprintf_r+0x72c>
  402418:	ea54 0305 	orrs.w	r3, r4, r5
  40241c:	f000 8108 	beq.w	402630 <_svfprintf_r+0x72c>
  402420:	2330      	movs	r3, #48	; 0x30
  402422:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402426:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40242a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40242e:	f04b 0b02 	orr.w	fp, fp, #2
  402432:	2302      	movs	r3, #2
  402434:	e659      	b.n	4020ea <_svfprintf_r+0x1e6>
  402436:	f89a 3000 	ldrb.w	r3, [sl]
  40243a:	2900      	cmp	r1, #0
  40243c:	f47f adba 	bne.w	401fb4 <_svfprintf_r+0xb0>
  402440:	2201      	movs	r2, #1
  402442:	2120      	movs	r1, #32
  402444:	e5b6      	b.n	401fb4 <_svfprintf_r+0xb0>
  402446:	f04b 0b01 	orr.w	fp, fp, #1
  40244a:	f89a 3000 	ldrb.w	r3, [sl]
  40244e:	e5b1      	b.n	401fb4 <_svfprintf_r+0xb0>
  402450:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402452:	6823      	ldr	r3, [r4, #0]
  402454:	930d      	str	r3, [sp, #52]	; 0x34
  402456:	4618      	mov	r0, r3
  402458:	2800      	cmp	r0, #0
  40245a:	4623      	mov	r3, r4
  40245c:	f103 0304 	add.w	r3, r3, #4
  402460:	f6ff ae0a 	blt.w	402078 <_svfprintf_r+0x174>
  402464:	930f      	str	r3, [sp, #60]	; 0x3c
  402466:	f89a 3000 	ldrb.w	r3, [sl]
  40246a:	e5a3      	b.n	401fb4 <_svfprintf_r+0xb0>
  40246c:	00406e90 	.word	0x00406e90
  402470:	00406ea0 	.word	0x00406ea0
  402474:	00406e70 	.word	0x00406e70
  402478:	f04b 0b10 	orr.w	fp, fp, #16
  40247c:	f01b 0f20 	tst.w	fp, #32
  402480:	9311      	str	r3, [sp, #68]	; 0x44
  402482:	f43f ae23 	beq.w	4020cc <_svfprintf_r+0x1c8>
  402486:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402488:	3507      	adds	r5, #7
  40248a:	f025 0307 	bic.w	r3, r5, #7
  40248e:	f103 0208 	add.w	r2, r3, #8
  402492:	e9d3 4500 	ldrd	r4, r5, [r3]
  402496:	920f      	str	r2, [sp, #60]	; 0x3c
  402498:	2301      	movs	r3, #1
  40249a:	e626      	b.n	4020ea <_svfprintf_r+0x1e6>
  40249c:	f89a 3000 	ldrb.w	r3, [sl]
  4024a0:	2b2a      	cmp	r3, #42	; 0x2a
  4024a2:	f10a 0401 	add.w	r4, sl, #1
  4024a6:	f000 8727 	beq.w	4032f8 <_svfprintf_r+0x13f4>
  4024aa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024ae:	2809      	cmp	r0, #9
  4024b0:	46a2      	mov	sl, r4
  4024b2:	f200 86ad 	bhi.w	403210 <_svfprintf_r+0x130c>
  4024b6:	2300      	movs	r3, #0
  4024b8:	461c      	mov	r4, r3
  4024ba:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4024be:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4024c2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4024c6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024ca:	2809      	cmp	r0, #9
  4024cc:	d9f5      	bls.n	4024ba <_svfprintf_r+0x5b6>
  4024ce:	940a      	str	r4, [sp, #40]	; 0x28
  4024d0:	e572      	b.n	401fb8 <_svfprintf_r+0xb4>
  4024d2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4024d6:	f89a 3000 	ldrb.w	r3, [sl]
  4024da:	e56b      	b.n	401fb4 <_svfprintf_r+0xb0>
  4024dc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4024e0:	f89a 3000 	ldrb.w	r3, [sl]
  4024e4:	e566      	b.n	401fb4 <_svfprintf_r+0xb0>
  4024e6:	f89a 3000 	ldrb.w	r3, [sl]
  4024ea:	2b6c      	cmp	r3, #108	; 0x6c
  4024ec:	bf03      	ittte	eq
  4024ee:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4024f2:	f04b 0b20 	orreq.w	fp, fp, #32
  4024f6:	f10a 0a01 	addeq.w	sl, sl, #1
  4024fa:	f04b 0b10 	orrne.w	fp, fp, #16
  4024fe:	e559      	b.n	401fb4 <_svfprintf_r+0xb0>
  402500:	2a00      	cmp	r2, #0
  402502:	f040 8711 	bne.w	403328 <_svfprintf_r+0x1424>
  402506:	f01b 0f20 	tst.w	fp, #32
  40250a:	f040 84f9 	bne.w	402f00 <_svfprintf_r+0xffc>
  40250e:	f01b 0f10 	tst.w	fp, #16
  402512:	f040 84ac 	bne.w	402e6e <_svfprintf_r+0xf6a>
  402516:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40251a:	f000 84a8 	beq.w	402e6e <_svfprintf_r+0xf6a>
  40251e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402520:	6813      	ldr	r3, [r2, #0]
  402522:	3204      	adds	r2, #4
  402524:	920f      	str	r2, [sp, #60]	; 0x3c
  402526:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40252a:	801a      	strh	r2, [r3, #0]
  40252c:	e511      	b.n	401f52 <_svfprintf_r+0x4e>
  40252e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402530:	4bb3      	ldr	r3, [pc, #716]	; (402800 <_svfprintf_r+0x8fc>)
  402532:	680c      	ldr	r4, [r1, #0]
  402534:	9318      	str	r3, [sp, #96]	; 0x60
  402536:	2230      	movs	r2, #48	; 0x30
  402538:	2378      	movs	r3, #120	; 0x78
  40253a:	3104      	adds	r1, #4
  40253c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402540:	9311      	str	r3, [sp, #68]	; 0x44
  402542:	f04b 0b02 	orr.w	fp, fp, #2
  402546:	910f      	str	r1, [sp, #60]	; 0x3c
  402548:	2500      	movs	r5, #0
  40254a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40254e:	2302      	movs	r3, #2
  402550:	e5cb      	b.n	4020ea <_svfprintf_r+0x1e6>
  402552:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402554:	9311      	str	r3, [sp, #68]	; 0x44
  402556:	680a      	ldr	r2, [r1, #0]
  402558:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40255c:	2300      	movs	r3, #0
  40255e:	460a      	mov	r2, r1
  402560:	461f      	mov	r7, r3
  402562:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402566:	3204      	adds	r2, #4
  402568:	2301      	movs	r3, #1
  40256a:	9308      	str	r3, [sp, #32]
  40256c:	f8cd b01c 	str.w	fp, [sp, #28]
  402570:	970a      	str	r7, [sp, #40]	; 0x28
  402572:	9712      	str	r7, [sp, #72]	; 0x48
  402574:	920f      	str	r2, [sp, #60]	; 0x3c
  402576:	930e      	str	r3, [sp, #56]	; 0x38
  402578:	ae28      	add	r6, sp, #160	; 0xa0
  40257a:	e5df      	b.n	40213c <_svfprintf_r+0x238>
  40257c:	9311      	str	r3, [sp, #68]	; 0x44
  40257e:	2a00      	cmp	r2, #0
  402580:	f040 86ea 	bne.w	403358 <_svfprintf_r+0x1454>
  402584:	f01b 0f20 	tst.w	fp, #32
  402588:	d15d      	bne.n	402646 <_svfprintf_r+0x742>
  40258a:	f01b 0f10 	tst.w	fp, #16
  40258e:	f040 8308 	bne.w	402ba2 <_svfprintf_r+0xc9e>
  402592:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402596:	f000 8304 	beq.w	402ba2 <_svfprintf_r+0xc9e>
  40259a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40259c:	f9b1 4000 	ldrsh.w	r4, [r1]
  4025a0:	3104      	adds	r1, #4
  4025a2:	17e5      	asrs	r5, r4, #31
  4025a4:	4622      	mov	r2, r4
  4025a6:	462b      	mov	r3, r5
  4025a8:	910f      	str	r1, [sp, #60]	; 0x3c
  4025aa:	2a00      	cmp	r2, #0
  4025ac:	f173 0300 	sbcs.w	r3, r3, #0
  4025b0:	db58      	blt.n	402664 <_svfprintf_r+0x760>
  4025b2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025b8:	1c4a      	adds	r2, r1, #1
  4025ba:	f04f 0301 	mov.w	r3, #1
  4025be:	f47f ad9b 	bne.w	4020f8 <_svfprintf_r+0x1f4>
  4025c2:	ea54 0205 	orrs.w	r2, r4, r5
  4025c6:	f000 81df 	beq.w	402988 <_svfprintf_r+0xa84>
  4025ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4025ce:	2b01      	cmp	r3, #1
  4025d0:	f000 827b 	beq.w	402aca <_svfprintf_r+0xbc6>
  4025d4:	2b02      	cmp	r3, #2
  4025d6:	f040 8206 	bne.w	4029e6 <_svfprintf_r+0xae2>
  4025da:	9818      	ldr	r0, [sp, #96]	; 0x60
  4025dc:	464e      	mov	r6, r9
  4025de:	0923      	lsrs	r3, r4, #4
  4025e0:	f004 010f 	and.w	r1, r4, #15
  4025e4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4025e8:	092a      	lsrs	r2, r5, #4
  4025ea:	461c      	mov	r4, r3
  4025ec:	4615      	mov	r5, r2
  4025ee:	5c43      	ldrb	r3, [r0, r1]
  4025f0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4025f4:	ea54 0305 	orrs.w	r3, r4, r5
  4025f8:	d1f1      	bne.n	4025de <_svfprintf_r+0x6da>
  4025fa:	eba9 0306 	sub.w	r3, r9, r6
  4025fe:	930e      	str	r3, [sp, #56]	; 0x38
  402600:	e590      	b.n	402124 <_svfprintf_r+0x220>
  402602:	9311      	str	r3, [sp, #68]	; 0x44
  402604:	2a00      	cmp	r2, #0
  402606:	f040 86a3 	bne.w	403350 <_svfprintf_r+0x144c>
  40260a:	4b7e      	ldr	r3, [pc, #504]	; (402804 <_svfprintf_r+0x900>)
  40260c:	9318      	str	r3, [sp, #96]	; 0x60
  40260e:	f01b 0f20 	tst.w	fp, #32
  402612:	f43f aeef 	beq.w	4023f4 <_svfprintf_r+0x4f0>
  402616:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402618:	3507      	adds	r5, #7
  40261a:	f025 0307 	bic.w	r3, r5, #7
  40261e:	f103 0208 	add.w	r2, r3, #8
  402622:	f01b 0f01 	tst.w	fp, #1
  402626:	920f      	str	r2, [sp, #60]	; 0x3c
  402628:	e9d3 4500 	ldrd	r4, r5, [r3]
  40262c:	f47f aef4 	bne.w	402418 <_svfprintf_r+0x514>
  402630:	2302      	movs	r3, #2
  402632:	e55a      	b.n	4020ea <_svfprintf_r+0x1e6>
  402634:	9311      	str	r3, [sp, #68]	; 0x44
  402636:	2a00      	cmp	r2, #0
  402638:	f040 8686 	bne.w	403348 <_svfprintf_r+0x1444>
  40263c:	f04b 0b10 	orr.w	fp, fp, #16
  402640:	f01b 0f20 	tst.w	fp, #32
  402644:	d0a1      	beq.n	40258a <_svfprintf_r+0x686>
  402646:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402648:	3507      	adds	r5, #7
  40264a:	f025 0507 	bic.w	r5, r5, #7
  40264e:	e9d5 2300 	ldrd	r2, r3, [r5]
  402652:	2a00      	cmp	r2, #0
  402654:	f105 0108 	add.w	r1, r5, #8
  402658:	461d      	mov	r5, r3
  40265a:	f173 0300 	sbcs.w	r3, r3, #0
  40265e:	910f      	str	r1, [sp, #60]	; 0x3c
  402660:	4614      	mov	r4, r2
  402662:	daa6      	bge.n	4025b2 <_svfprintf_r+0x6ae>
  402664:	272d      	movs	r7, #45	; 0x2d
  402666:	4264      	negs	r4, r4
  402668:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40266c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402670:	2301      	movs	r3, #1
  402672:	e53d      	b.n	4020f0 <_svfprintf_r+0x1ec>
  402674:	9311      	str	r3, [sp, #68]	; 0x44
  402676:	2a00      	cmp	r2, #0
  402678:	f040 8662 	bne.w	403340 <_svfprintf_r+0x143c>
  40267c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40267e:	3507      	adds	r5, #7
  402680:	f025 0307 	bic.w	r3, r5, #7
  402684:	f103 0208 	add.w	r2, r3, #8
  402688:	920f      	str	r2, [sp, #60]	; 0x3c
  40268a:	681a      	ldr	r2, [r3, #0]
  40268c:	9215      	str	r2, [sp, #84]	; 0x54
  40268e:	685b      	ldr	r3, [r3, #4]
  402690:	9314      	str	r3, [sp, #80]	; 0x50
  402692:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402694:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402696:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40269a:	4628      	mov	r0, r5
  40269c:	4621      	mov	r1, r4
  40269e:	f04f 32ff 	mov.w	r2, #4294967295
  4026a2:	4b59      	ldr	r3, [pc, #356]	; (402808 <_svfprintf_r+0x904>)
  4026a4:	f003 fe60 	bl	406368 <__aeabi_dcmpun>
  4026a8:	2800      	cmp	r0, #0
  4026aa:	f040 834a 	bne.w	402d42 <_svfprintf_r+0xe3e>
  4026ae:	4628      	mov	r0, r5
  4026b0:	4621      	mov	r1, r4
  4026b2:	f04f 32ff 	mov.w	r2, #4294967295
  4026b6:	4b54      	ldr	r3, [pc, #336]	; (402808 <_svfprintf_r+0x904>)
  4026b8:	f003 fe38 	bl	40632c <__aeabi_dcmple>
  4026bc:	2800      	cmp	r0, #0
  4026be:	f040 8340 	bne.w	402d42 <_svfprintf_r+0xe3e>
  4026c2:	a815      	add	r0, sp, #84	; 0x54
  4026c4:	c80d      	ldmia	r0, {r0, r2, r3}
  4026c6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4026c8:	f003 fe26 	bl	406318 <__aeabi_dcmplt>
  4026cc:	2800      	cmp	r0, #0
  4026ce:	f040 8530 	bne.w	403132 <_svfprintf_r+0x122e>
  4026d2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026d6:	4e4d      	ldr	r6, [pc, #308]	; (40280c <_svfprintf_r+0x908>)
  4026d8:	4b4d      	ldr	r3, [pc, #308]	; (402810 <_svfprintf_r+0x90c>)
  4026da:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4026de:	9007      	str	r0, [sp, #28]
  4026e0:	9811      	ldr	r0, [sp, #68]	; 0x44
  4026e2:	2203      	movs	r2, #3
  4026e4:	2100      	movs	r1, #0
  4026e6:	9208      	str	r2, [sp, #32]
  4026e8:	910a      	str	r1, [sp, #40]	; 0x28
  4026ea:	2847      	cmp	r0, #71	; 0x47
  4026ec:	bfd8      	it	le
  4026ee:	461e      	movle	r6, r3
  4026f0:	920e      	str	r2, [sp, #56]	; 0x38
  4026f2:	9112      	str	r1, [sp, #72]	; 0x48
  4026f4:	e51e      	b.n	402134 <_svfprintf_r+0x230>
  4026f6:	f04b 0b08 	orr.w	fp, fp, #8
  4026fa:	f89a 3000 	ldrb.w	r3, [sl]
  4026fe:	e459      	b.n	401fb4 <_svfprintf_r+0xb0>
  402700:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402704:	2300      	movs	r3, #0
  402706:	461c      	mov	r4, r3
  402708:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40270c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402710:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402714:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402718:	2809      	cmp	r0, #9
  40271a:	d9f5      	bls.n	402708 <_svfprintf_r+0x804>
  40271c:	940d      	str	r4, [sp, #52]	; 0x34
  40271e:	e44b      	b.n	401fb8 <_svfprintf_r+0xb4>
  402720:	f04b 0b10 	orr.w	fp, fp, #16
  402724:	9311      	str	r3, [sp, #68]	; 0x44
  402726:	f01b 0320 	ands.w	r3, fp, #32
  40272a:	f43f ae1d 	beq.w	402368 <_svfprintf_r+0x464>
  40272e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402730:	3507      	adds	r5, #7
  402732:	f025 0307 	bic.w	r3, r5, #7
  402736:	f103 0208 	add.w	r2, r3, #8
  40273a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40273e:	920f      	str	r2, [sp, #60]	; 0x3c
  402740:	2300      	movs	r3, #0
  402742:	e4d2      	b.n	4020ea <_svfprintf_r+0x1e6>
  402744:	9311      	str	r3, [sp, #68]	; 0x44
  402746:	2a00      	cmp	r2, #0
  402748:	f040 85e7 	bne.w	40331a <_svfprintf_r+0x1416>
  40274c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40274e:	2a00      	cmp	r2, #0
  402750:	f43f aca3 	beq.w	40209a <_svfprintf_r+0x196>
  402754:	2300      	movs	r3, #0
  402756:	2101      	movs	r1, #1
  402758:	461f      	mov	r7, r3
  40275a:	9108      	str	r1, [sp, #32]
  40275c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402760:	f8cd b01c 	str.w	fp, [sp, #28]
  402764:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402768:	930a      	str	r3, [sp, #40]	; 0x28
  40276a:	9312      	str	r3, [sp, #72]	; 0x48
  40276c:	910e      	str	r1, [sp, #56]	; 0x38
  40276e:	ae28      	add	r6, sp, #160	; 0xa0
  402770:	e4e4      	b.n	40213c <_svfprintf_r+0x238>
  402772:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402774:	e534      	b.n	4021e0 <_svfprintf_r+0x2dc>
  402776:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402778:	2b65      	cmp	r3, #101	; 0x65
  40277a:	f340 80a7 	ble.w	4028cc <_svfprintf_r+0x9c8>
  40277e:	a815      	add	r0, sp, #84	; 0x54
  402780:	c80d      	ldmia	r0, {r0, r2, r3}
  402782:	9914      	ldr	r1, [sp, #80]	; 0x50
  402784:	f003 fdbe 	bl	406304 <__aeabi_dcmpeq>
  402788:	2800      	cmp	r0, #0
  40278a:	f000 8150 	beq.w	402a2e <_svfprintf_r+0xb2a>
  40278e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402790:	4a20      	ldr	r2, [pc, #128]	; (402814 <_svfprintf_r+0x910>)
  402792:	f8c8 2000 	str.w	r2, [r8]
  402796:	3301      	adds	r3, #1
  402798:	3401      	adds	r4, #1
  40279a:	2201      	movs	r2, #1
  40279c:	2b07      	cmp	r3, #7
  40279e:	9427      	str	r4, [sp, #156]	; 0x9c
  4027a0:	9326      	str	r3, [sp, #152]	; 0x98
  4027a2:	f8c8 2004 	str.w	r2, [r8, #4]
  4027a6:	f300 836a 	bgt.w	402e7e <_svfprintf_r+0xf7a>
  4027aa:	f108 0808 	add.w	r8, r8, #8
  4027ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4027b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4027b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027b4:	4293      	cmp	r3, r2
  4027b6:	db03      	blt.n	4027c0 <_svfprintf_r+0x8bc>
  4027b8:	9b07      	ldr	r3, [sp, #28]
  4027ba:	07dd      	lsls	r5, r3, #31
  4027bc:	f57f ad82 	bpl.w	4022c4 <_svfprintf_r+0x3c0>
  4027c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027c2:	9919      	ldr	r1, [sp, #100]	; 0x64
  4027c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4027c6:	f8c8 2000 	str.w	r2, [r8]
  4027ca:	3301      	adds	r3, #1
  4027cc:	440c      	add	r4, r1
  4027ce:	2b07      	cmp	r3, #7
  4027d0:	f8c8 1004 	str.w	r1, [r8, #4]
  4027d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027d6:	9326      	str	r3, [sp, #152]	; 0x98
  4027d8:	f300 839e 	bgt.w	402f18 <_svfprintf_r+0x1014>
  4027dc:	f108 0808 	add.w	r8, r8, #8
  4027e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027e2:	1e5e      	subs	r6, r3, #1
  4027e4:	2e00      	cmp	r6, #0
  4027e6:	f77f ad6d 	ble.w	4022c4 <_svfprintf_r+0x3c0>
  4027ea:	2e10      	cmp	r6, #16
  4027ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ee:	4d0a      	ldr	r5, [pc, #40]	; (402818 <_svfprintf_r+0x914>)
  4027f0:	f340 81f5 	ble.w	402bde <_svfprintf_r+0xcda>
  4027f4:	4622      	mov	r2, r4
  4027f6:	2710      	movs	r7, #16
  4027f8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4027fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4027fe:	e013      	b.n	402828 <_svfprintf_r+0x924>
  402800:	00406e70 	.word	0x00406e70
  402804:	00406e5c 	.word	0x00406e5c
  402808:	7fefffff 	.word	0x7fefffff
  40280c:	00406e50 	.word	0x00406e50
  402810:	00406e4c 	.word	0x00406e4c
  402814:	00406e8c 	.word	0x00406e8c
  402818:	00406ea0 	.word	0x00406ea0
  40281c:	f108 0808 	add.w	r8, r8, #8
  402820:	3e10      	subs	r6, #16
  402822:	2e10      	cmp	r6, #16
  402824:	f340 81da 	ble.w	402bdc <_svfprintf_r+0xcd8>
  402828:	3301      	adds	r3, #1
  40282a:	3210      	adds	r2, #16
  40282c:	2b07      	cmp	r3, #7
  40282e:	9227      	str	r2, [sp, #156]	; 0x9c
  402830:	9326      	str	r3, [sp, #152]	; 0x98
  402832:	e888 00a0 	stmia.w	r8, {r5, r7}
  402836:	ddf1      	ble.n	40281c <_svfprintf_r+0x918>
  402838:	aa25      	add	r2, sp, #148	; 0x94
  40283a:	4621      	mov	r1, r4
  40283c:	4658      	mov	r0, fp
  40283e:	f002 fccd 	bl	4051dc <__ssprint_r>
  402842:	2800      	cmp	r0, #0
  402844:	f47f ac30 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402848:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40284a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40284c:	46c8      	mov	r8, r9
  40284e:	e7e7      	b.n	402820 <_svfprintf_r+0x91c>
  402850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402852:	9a08      	ldr	r2, [sp, #32]
  402854:	1a9f      	subs	r7, r3, r2
  402856:	2f00      	cmp	r7, #0
  402858:	f77f ace5 	ble.w	402226 <_svfprintf_r+0x322>
  40285c:	2f10      	cmp	r7, #16
  40285e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402860:	4db6      	ldr	r5, [pc, #728]	; (402b3c <_svfprintf_r+0xc38>)
  402862:	dd27      	ble.n	4028b4 <_svfprintf_r+0x9b0>
  402864:	4642      	mov	r2, r8
  402866:	4621      	mov	r1, r4
  402868:	46b0      	mov	r8, r6
  40286a:	f04f 0b10 	mov.w	fp, #16
  40286e:	462e      	mov	r6, r5
  402870:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402872:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402874:	e004      	b.n	402880 <_svfprintf_r+0x97c>
  402876:	3f10      	subs	r7, #16
  402878:	2f10      	cmp	r7, #16
  40287a:	f102 0208 	add.w	r2, r2, #8
  40287e:	dd15      	ble.n	4028ac <_svfprintf_r+0x9a8>
  402880:	3301      	adds	r3, #1
  402882:	3110      	adds	r1, #16
  402884:	2b07      	cmp	r3, #7
  402886:	9127      	str	r1, [sp, #156]	; 0x9c
  402888:	9326      	str	r3, [sp, #152]	; 0x98
  40288a:	e882 0840 	stmia.w	r2, {r6, fp}
  40288e:	ddf2      	ble.n	402876 <_svfprintf_r+0x972>
  402890:	aa25      	add	r2, sp, #148	; 0x94
  402892:	4629      	mov	r1, r5
  402894:	4620      	mov	r0, r4
  402896:	f002 fca1 	bl	4051dc <__ssprint_r>
  40289a:	2800      	cmp	r0, #0
  40289c:	f47f ac04 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4028a0:	3f10      	subs	r7, #16
  4028a2:	2f10      	cmp	r7, #16
  4028a4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028a8:	464a      	mov	r2, r9
  4028aa:	dce9      	bgt.n	402880 <_svfprintf_r+0x97c>
  4028ac:	4635      	mov	r5, r6
  4028ae:	460c      	mov	r4, r1
  4028b0:	4646      	mov	r6, r8
  4028b2:	4690      	mov	r8, r2
  4028b4:	3301      	adds	r3, #1
  4028b6:	443c      	add	r4, r7
  4028b8:	2b07      	cmp	r3, #7
  4028ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4028bc:	9326      	str	r3, [sp, #152]	; 0x98
  4028be:	e888 00a0 	stmia.w	r8, {r5, r7}
  4028c2:	f300 8232 	bgt.w	402d2a <_svfprintf_r+0xe26>
  4028c6:	f108 0808 	add.w	r8, r8, #8
  4028ca:	e4ac      	b.n	402226 <_svfprintf_r+0x322>
  4028cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028ce:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4028d0:	2b01      	cmp	r3, #1
  4028d2:	f340 81fe 	ble.w	402cd2 <_svfprintf_r+0xdce>
  4028d6:	3701      	adds	r7, #1
  4028d8:	3401      	adds	r4, #1
  4028da:	2301      	movs	r3, #1
  4028dc:	2f07      	cmp	r7, #7
  4028de:	9427      	str	r4, [sp, #156]	; 0x9c
  4028e0:	9726      	str	r7, [sp, #152]	; 0x98
  4028e2:	f8c8 6000 	str.w	r6, [r8]
  4028e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4028ea:	f300 8203 	bgt.w	402cf4 <_svfprintf_r+0xdf0>
  4028ee:	f108 0808 	add.w	r8, r8, #8
  4028f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4028f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4028f6:	f8c8 3000 	str.w	r3, [r8]
  4028fa:	3701      	adds	r7, #1
  4028fc:	4414      	add	r4, r2
  4028fe:	2f07      	cmp	r7, #7
  402900:	9427      	str	r4, [sp, #156]	; 0x9c
  402902:	9726      	str	r7, [sp, #152]	; 0x98
  402904:	f8c8 2004 	str.w	r2, [r8, #4]
  402908:	f300 8200 	bgt.w	402d0c <_svfprintf_r+0xe08>
  40290c:	f108 0808 	add.w	r8, r8, #8
  402910:	a815      	add	r0, sp, #84	; 0x54
  402912:	c80d      	ldmia	r0, {r0, r2, r3}
  402914:	9914      	ldr	r1, [sp, #80]	; 0x50
  402916:	f003 fcf5 	bl	406304 <__aeabi_dcmpeq>
  40291a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40291c:	2800      	cmp	r0, #0
  40291e:	f040 8101 	bne.w	402b24 <_svfprintf_r+0xc20>
  402922:	3b01      	subs	r3, #1
  402924:	3701      	adds	r7, #1
  402926:	3601      	adds	r6, #1
  402928:	441c      	add	r4, r3
  40292a:	2f07      	cmp	r7, #7
  40292c:	9726      	str	r7, [sp, #152]	; 0x98
  40292e:	9427      	str	r4, [sp, #156]	; 0x9c
  402930:	f8c8 6000 	str.w	r6, [r8]
  402934:	f8c8 3004 	str.w	r3, [r8, #4]
  402938:	f300 8127 	bgt.w	402b8a <_svfprintf_r+0xc86>
  40293c:	f108 0808 	add.w	r8, r8, #8
  402940:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402942:	f8c8 2004 	str.w	r2, [r8, #4]
  402946:	3701      	adds	r7, #1
  402948:	4414      	add	r4, r2
  40294a:	ab21      	add	r3, sp, #132	; 0x84
  40294c:	2f07      	cmp	r7, #7
  40294e:	9427      	str	r4, [sp, #156]	; 0x9c
  402950:	9726      	str	r7, [sp, #152]	; 0x98
  402952:	f8c8 3000 	str.w	r3, [r8]
  402956:	f77f acb3 	ble.w	4022c0 <_svfprintf_r+0x3bc>
  40295a:	aa25      	add	r2, sp, #148	; 0x94
  40295c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40295e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402960:	f002 fc3c 	bl	4051dc <__ssprint_r>
  402964:	2800      	cmp	r0, #0
  402966:	f47f ab9f 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  40296a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40296c:	46c8      	mov	r8, r9
  40296e:	e4a9      	b.n	4022c4 <_svfprintf_r+0x3c0>
  402970:	aa25      	add	r2, sp, #148	; 0x94
  402972:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402974:	980c      	ldr	r0, [sp, #48]	; 0x30
  402976:	f002 fc31 	bl	4051dc <__ssprint_r>
  40297a:	2800      	cmp	r0, #0
  40297c:	f43f aceb 	beq.w	402356 <_svfprintf_r+0x452>
  402980:	f7ff bb92 	b.w	4020a8 <_svfprintf_r+0x1a4>
  402984:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402988:	2b01      	cmp	r3, #1
  40298a:	f000 8134 	beq.w	402bf6 <_svfprintf_r+0xcf2>
  40298e:	2b02      	cmp	r3, #2
  402990:	d125      	bne.n	4029de <_svfprintf_r+0xada>
  402992:	f8cd b01c 	str.w	fp, [sp, #28]
  402996:	2400      	movs	r4, #0
  402998:	2500      	movs	r5, #0
  40299a:	e61e      	b.n	4025da <_svfprintf_r+0x6d6>
  40299c:	aa25      	add	r2, sp, #148	; 0x94
  40299e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029a2:	f002 fc1b 	bl	4051dc <__ssprint_r>
  4029a6:	2800      	cmp	r0, #0
  4029a8:	f47f ab7e 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4029ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029ae:	46c8      	mov	r8, r9
  4029b0:	e475      	b.n	40229e <_svfprintf_r+0x39a>
  4029b2:	aa25      	add	r2, sp, #148	; 0x94
  4029b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029b8:	f002 fc10 	bl	4051dc <__ssprint_r>
  4029bc:	2800      	cmp	r0, #0
  4029be:	f47f ab73 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4029c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029c4:	46c8      	mov	r8, r9
  4029c6:	e41b      	b.n	402200 <_svfprintf_r+0x2fc>
  4029c8:	aa25      	add	r2, sp, #148	; 0x94
  4029ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029ce:	f002 fc05 	bl	4051dc <__ssprint_r>
  4029d2:	2800      	cmp	r0, #0
  4029d4:	f47f ab68 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4029d8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029da:	46c8      	mov	r8, r9
  4029dc:	e420      	b.n	402220 <_svfprintf_r+0x31c>
  4029de:	f8cd b01c 	str.w	fp, [sp, #28]
  4029e2:	2400      	movs	r4, #0
  4029e4:	2500      	movs	r5, #0
  4029e6:	4649      	mov	r1, r9
  4029e8:	e000      	b.n	4029ec <_svfprintf_r+0xae8>
  4029ea:	4631      	mov	r1, r6
  4029ec:	08e2      	lsrs	r2, r4, #3
  4029ee:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4029f2:	08e8      	lsrs	r0, r5, #3
  4029f4:	f004 0307 	and.w	r3, r4, #7
  4029f8:	4605      	mov	r5, r0
  4029fa:	4614      	mov	r4, r2
  4029fc:	3330      	adds	r3, #48	; 0x30
  4029fe:	ea54 0205 	orrs.w	r2, r4, r5
  402a02:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a06:	f101 36ff 	add.w	r6, r1, #4294967295
  402a0a:	d1ee      	bne.n	4029ea <_svfprintf_r+0xae6>
  402a0c:	9a07      	ldr	r2, [sp, #28]
  402a0e:	07d2      	lsls	r2, r2, #31
  402a10:	f57f adf3 	bpl.w	4025fa <_svfprintf_r+0x6f6>
  402a14:	2b30      	cmp	r3, #48	; 0x30
  402a16:	f43f adf0 	beq.w	4025fa <_svfprintf_r+0x6f6>
  402a1a:	3902      	subs	r1, #2
  402a1c:	2330      	movs	r3, #48	; 0x30
  402a1e:	f806 3c01 	strb.w	r3, [r6, #-1]
  402a22:	eba9 0301 	sub.w	r3, r9, r1
  402a26:	930e      	str	r3, [sp, #56]	; 0x38
  402a28:	460e      	mov	r6, r1
  402a2a:	f7ff bb7b 	b.w	402124 <_svfprintf_r+0x220>
  402a2e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a30:	2900      	cmp	r1, #0
  402a32:	f340 822e 	ble.w	402e92 <_svfprintf_r+0xf8e>
  402a36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a3a:	4293      	cmp	r3, r2
  402a3c:	bfa8      	it	ge
  402a3e:	4613      	movge	r3, r2
  402a40:	2b00      	cmp	r3, #0
  402a42:	461f      	mov	r7, r3
  402a44:	dd0d      	ble.n	402a62 <_svfprintf_r+0xb5e>
  402a46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a48:	f8c8 6000 	str.w	r6, [r8]
  402a4c:	3301      	adds	r3, #1
  402a4e:	443c      	add	r4, r7
  402a50:	2b07      	cmp	r3, #7
  402a52:	9427      	str	r4, [sp, #156]	; 0x9c
  402a54:	f8c8 7004 	str.w	r7, [r8, #4]
  402a58:	9326      	str	r3, [sp, #152]	; 0x98
  402a5a:	f300 831f 	bgt.w	40309c <_svfprintf_r+0x1198>
  402a5e:	f108 0808 	add.w	r8, r8, #8
  402a62:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a64:	2f00      	cmp	r7, #0
  402a66:	bfa8      	it	ge
  402a68:	1bdb      	subge	r3, r3, r7
  402a6a:	2b00      	cmp	r3, #0
  402a6c:	461f      	mov	r7, r3
  402a6e:	f340 80d6 	ble.w	402c1e <_svfprintf_r+0xd1a>
  402a72:	2f10      	cmp	r7, #16
  402a74:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a76:	4d31      	ldr	r5, [pc, #196]	; (402b3c <_svfprintf_r+0xc38>)
  402a78:	f340 81ed 	ble.w	402e56 <_svfprintf_r+0xf52>
  402a7c:	4642      	mov	r2, r8
  402a7e:	4621      	mov	r1, r4
  402a80:	46b0      	mov	r8, r6
  402a82:	f04f 0b10 	mov.w	fp, #16
  402a86:	462e      	mov	r6, r5
  402a88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402a8c:	e004      	b.n	402a98 <_svfprintf_r+0xb94>
  402a8e:	3208      	adds	r2, #8
  402a90:	3f10      	subs	r7, #16
  402a92:	2f10      	cmp	r7, #16
  402a94:	f340 81db 	ble.w	402e4e <_svfprintf_r+0xf4a>
  402a98:	3301      	adds	r3, #1
  402a9a:	3110      	adds	r1, #16
  402a9c:	2b07      	cmp	r3, #7
  402a9e:	9127      	str	r1, [sp, #156]	; 0x9c
  402aa0:	9326      	str	r3, [sp, #152]	; 0x98
  402aa2:	e882 0840 	stmia.w	r2, {r6, fp}
  402aa6:	ddf2      	ble.n	402a8e <_svfprintf_r+0xb8a>
  402aa8:	aa25      	add	r2, sp, #148	; 0x94
  402aaa:	4629      	mov	r1, r5
  402aac:	4620      	mov	r0, r4
  402aae:	f002 fb95 	bl	4051dc <__ssprint_r>
  402ab2:	2800      	cmp	r0, #0
  402ab4:	f47f aaf8 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402ab8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402aba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402abc:	464a      	mov	r2, r9
  402abe:	e7e7      	b.n	402a90 <_svfprintf_r+0xb8c>
  402ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ac2:	930e      	str	r3, [sp, #56]	; 0x38
  402ac4:	464e      	mov	r6, r9
  402ac6:	f7ff bb2d 	b.w	402124 <_svfprintf_r+0x220>
  402aca:	2d00      	cmp	r5, #0
  402acc:	bf08      	it	eq
  402ace:	2c0a      	cmpeq	r4, #10
  402ad0:	f0c0 808f 	bcc.w	402bf2 <_svfprintf_r+0xcee>
  402ad4:	464e      	mov	r6, r9
  402ad6:	4620      	mov	r0, r4
  402ad8:	4629      	mov	r1, r5
  402ada:	220a      	movs	r2, #10
  402adc:	2300      	movs	r3, #0
  402ade:	f7fe ffed 	bl	401abc <__aeabi_uldivmod>
  402ae2:	3230      	adds	r2, #48	; 0x30
  402ae4:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402ae8:	4620      	mov	r0, r4
  402aea:	4629      	mov	r1, r5
  402aec:	2300      	movs	r3, #0
  402aee:	220a      	movs	r2, #10
  402af0:	f7fe ffe4 	bl	401abc <__aeabi_uldivmod>
  402af4:	4604      	mov	r4, r0
  402af6:	460d      	mov	r5, r1
  402af8:	ea54 0305 	orrs.w	r3, r4, r5
  402afc:	d1eb      	bne.n	402ad6 <_svfprintf_r+0xbd2>
  402afe:	eba9 0306 	sub.w	r3, r9, r6
  402b02:	930e      	str	r3, [sp, #56]	; 0x38
  402b04:	f7ff bb0e 	b.w	402124 <_svfprintf_r+0x220>
  402b08:	aa25      	add	r2, sp, #148	; 0x94
  402b0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b0e:	f002 fb65 	bl	4051dc <__ssprint_r>
  402b12:	2800      	cmp	r0, #0
  402b14:	f47f aac8 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402b18:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b1e:	46c8      	mov	r8, r9
  402b20:	f7ff bb5e 	b.w	4021e0 <_svfprintf_r+0x2dc>
  402b24:	1e5e      	subs	r6, r3, #1
  402b26:	2e00      	cmp	r6, #0
  402b28:	f77f af0a 	ble.w	402940 <_svfprintf_r+0xa3c>
  402b2c:	2e10      	cmp	r6, #16
  402b2e:	4d03      	ldr	r5, [pc, #12]	; (402b3c <_svfprintf_r+0xc38>)
  402b30:	dd22      	ble.n	402b78 <_svfprintf_r+0xc74>
  402b32:	4622      	mov	r2, r4
  402b34:	f04f 0b10 	mov.w	fp, #16
  402b38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b3a:	e006      	b.n	402b4a <_svfprintf_r+0xc46>
  402b3c:	00406ea0 	.word	0x00406ea0
  402b40:	3e10      	subs	r6, #16
  402b42:	2e10      	cmp	r6, #16
  402b44:	f108 0808 	add.w	r8, r8, #8
  402b48:	dd15      	ble.n	402b76 <_svfprintf_r+0xc72>
  402b4a:	3701      	adds	r7, #1
  402b4c:	3210      	adds	r2, #16
  402b4e:	2f07      	cmp	r7, #7
  402b50:	9227      	str	r2, [sp, #156]	; 0x9c
  402b52:	9726      	str	r7, [sp, #152]	; 0x98
  402b54:	e888 0820 	stmia.w	r8, {r5, fp}
  402b58:	ddf2      	ble.n	402b40 <_svfprintf_r+0xc3c>
  402b5a:	aa25      	add	r2, sp, #148	; 0x94
  402b5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b5e:	4620      	mov	r0, r4
  402b60:	f002 fb3c 	bl	4051dc <__ssprint_r>
  402b64:	2800      	cmp	r0, #0
  402b66:	f47f aa9f 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402b6a:	3e10      	subs	r6, #16
  402b6c:	2e10      	cmp	r6, #16
  402b6e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b70:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b72:	46c8      	mov	r8, r9
  402b74:	dce9      	bgt.n	402b4a <_svfprintf_r+0xc46>
  402b76:	4614      	mov	r4, r2
  402b78:	3701      	adds	r7, #1
  402b7a:	4434      	add	r4, r6
  402b7c:	2f07      	cmp	r7, #7
  402b7e:	9427      	str	r4, [sp, #156]	; 0x9c
  402b80:	9726      	str	r7, [sp, #152]	; 0x98
  402b82:	e888 0060 	stmia.w	r8, {r5, r6}
  402b86:	f77f aed9 	ble.w	40293c <_svfprintf_r+0xa38>
  402b8a:	aa25      	add	r2, sp, #148	; 0x94
  402b8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b90:	f002 fb24 	bl	4051dc <__ssprint_r>
  402b94:	2800      	cmp	r0, #0
  402b96:	f47f aa87 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402b9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b9c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b9e:	46c8      	mov	r8, r9
  402ba0:	e6ce      	b.n	402940 <_svfprintf_r+0xa3c>
  402ba2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ba4:	6814      	ldr	r4, [r2, #0]
  402ba6:	4613      	mov	r3, r2
  402ba8:	3304      	adds	r3, #4
  402baa:	17e5      	asrs	r5, r4, #31
  402bac:	930f      	str	r3, [sp, #60]	; 0x3c
  402bae:	4622      	mov	r2, r4
  402bb0:	462b      	mov	r3, r5
  402bb2:	e4fa      	b.n	4025aa <_svfprintf_r+0x6a6>
  402bb4:	3204      	adds	r2, #4
  402bb6:	681c      	ldr	r4, [r3, #0]
  402bb8:	920f      	str	r2, [sp, #60]	; 0x3c
  402bba:	2301      	movs	r3, #1
  402bbc:	2500      	movs	r5, #0
  402bbe:	f7ff ba94 	b.w	4020ea <_svfprintf_r+0x1e6>
  402bc2:	681c      	ldr	r4, [r3, #0]
  402bc4:	3304      	adds	r3, #4
  402bc6:	930f      	str	r3, [sp, #60]	; 0x3c
  402bc8:	2500      	movs	r5, #0
  402bca:	e421      	b.n	402410 <_svfprintf_r+0x50c>
  402bcc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bce:	460a      	mov	r2, r1
  402bd0:	3204      	adds	r2, #4
  402bd2:	680c      	ldr	r4, [r1, #0]
  402bd4:	920f      	str	r2, [sp, #60]	; 0x3c
  402bd6:	2500      	movs	r5, #0
  402bd8:	f7ff ba87 	b.w	4020ea <_svfprintf_r+0x1e6>
  402bdc:	4614      	mov	r4, r2
  402bde:	3301      	adds	r3, #1
  402be0:	4434      	add	r4, r6
  402be2:	2b07      	cmp	r3, #7
  402be4:	9427      	str	r4, [sp, #156]	; 0x9c
  402be6:	9326      	str	r3, [sp, #152]	; 0x98
  402be8:	e888 0060 	stmia.w	r8, {r5, r6}
  402bec:	f77f ab68 	ble.w	4022c0 <_svfprintf_r+0x3bc>
  402bf0:	e6b3      	b.n	40295a <_svfprintf_r+0xa56>
  402bf2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402bf6:	f8cd b01c 	str.w	fp, [sp, #28]
  402bfa:	ae42      	add	r6, sp, #264	; 0x108
  402bfc:	3430      	adds	r4, #48	; 0x30
  402bfe:	2301      	movs	r3, #1
  402c00:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402c04:	930e      	str	r3, [sp, #56]	; 0x38
  402c06:	f7ff ba8d 	b.w	402124 <_svfprintf_r+0x220>
  402c0a:	aa25      	add	r2, sp, #148	; 0x94
  402c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c10:	f002 fae4 	bl	4051dc <__ssprint_r>
  402c14:	2800      	cmp	r0, #0
  402c16:	f47f aa47 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402c1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c1c:	46c8      	mov	r8, r9
  402c1e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c22:	429a      	cmp	r2, r3
  402c24:	db44      	blt.n	402cb0 <_svfprintf_r+0xdac>
  402c26:	9b07      	ldr	r3, [sp, #28]
  402c28:	07d9      	lsls	r1, r3, #31
  402c2a:	d441      	bmi.n	402cb0 <_svfprintf_r+0xdac>
  402c2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c2e:	9812      	ldr	r0, [sp, #72]	; 0x48
  402c30:	1a9a      	subs	r2, r3, r2
  402c32:	1a1d      	subs	r5, r3, r0
  402c34:	4295      	cmp	r5, r2
  402c36:	bfa8      	it	ge
  402c38:	4615      	movge	r5, r2
  402c3a:	2d00      	cmp	r5, #0
  402c3c:	dd0e      	ble.n	402c5c <_svfprintf_r+0xd58>
  402c3e:	9926      	ldr	r1, [sp, #152]	; 0x98
  402c40:	f8c8 5004 	str.w	r5, [r8, #4]
  402c44:	3101      	adds	r1, #1
  402c46:	4406      	add	r6, r0
  402c48:	442c      	add	r4, r5
  402c4a:	2907      	cmp	r1, #7
  402c4c:	f8c8 6000 	str.w	r6, [r8]
  402c50:	9427      	str	r4, [sp, #156]	; 0x9c
  402c52:	9126      	str	r1, [sp, #152]	; 0x98
  402c54:	f300 823b 	bgt.w	4030ce <_svfprintf_r+0x11ca>
  402c58:	f108 0808 	add.w	r8, r8, #8
  402c5c:	2d00      	cmp	r5, #0
  402c5e:	bfac      	ite	ge
  402c60:	1b56      	subge	r6, r2, r5
  402c62:	4616      	movlt	r6, r2
  402c64:	2e00      	cmp	r6, #0
  402c66:	f77f ab2d 	ble.w	4022c4 <_svfprintf_r+0x3c0>
  402c6a:	2e10      	cmp	r6, #16
  402c6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c6e:	4db0      	ldr	r5, [pc, #704]	; (402f30 <_svfprintf_r+0x102c>)
  402c70:	ddb5      	ble.n	402bde <_svfprintf_r+0xcda>
  402c72:	4622      	mov	r2, r4
  402c74:	2710      	movs	r7, #16
  402c76:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402c7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402c7c:	e004      	b.n	402c88 <_svfprintf_r+0xd84>
  402c7e:	f108 0808 	add.w	r8, r8, #8
  402c82:	3e10      	subs	r6, #16
  402c84:	2e10      	cmp	r6, #16
  402c86:	dda9      	ble.n	402bdc <_svfprintf_r+0xcd8>
  402c88:	3301      	adds	r3, #1
  402c8a:	3210      	adds	r2, #16
  402c8c:	2b07      	cmp	r3, #7
  402c8e:	9227      	str	r2, [sp, #156]	; 0x9c
  402c90:	9326      	str	r3, [sp, #152]	; 0x98
  402c92:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c96:	ddf2      	ble.n	402c7e <_svfprintf_r+0xd7a>
  402c98:	aa25      	add	r2, sp, #148	; 0x94
  402c9a:	4621      	mov	r1, r4
  402c9c:	4658      	mov	r0, fp
  402c9e:	f002 fa9d 	bl	4051dc <__ssprint_r>
  402ca2:	2800      	cmp	r0, #0
  402ca4:	f47f aa00 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402ca8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402caa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cac:	46c8      	mov	r8, r9
  402cae:	e7e8      	b.n	402c82 <_svfprintf_r+0xd7e>
  402cb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cb2:	9819      	ldr	r0, [sp, #100]	; 0x64
  402cb4:	991a      	ldr	r1, [sp, #104]	; 0x68
  402cb6:	f8c8 1000 	str.w	r1, [r8]
  402cba:	3301      	adds	r3, #1
  402cbc:	4404      	add	r4, r0
  402cbe:	2b07      	cmp	r3, #7
  402cc0:	9427      	str	r4, [sp, #156]	; 0x9c
  402cc2:	f8c8 0004 	str.w	r0, [r8, #4]
  402cc6:	9326      	str	r3, [sp, #152]	; 0x98
  402cc8:	f300 81f5 	bgt.w	4030b6 <_svfprintf_r+0x11b2>
  402ccc:	f108 0808 	add.w	r8, r8, #8
  402cd0:	e7ac      	b.n	402c2c <_svfprintf_r+0xd28>
  402cd2:	9b07      	ldr	r3, [sp, #28]
  402cd4:	07da      	lsls	r2, r3, #31
  402cd6:	f53f adfe 	bmi.w	4028d6 <_svfprintf_r+0x9d2>
  402cda:	3701      	adds	r7, #1
  402cdc:	3401      	adds	r4, #1
  402cde:	2301      	movs	r3, #1
  402ce0:	2f07      	cmp	r7, #7
  402ce2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ce4:	9726      	str	r7, [sp, #152]	; 0x98
  402ce6:	f8c8 6000 	str.w	r6, [r8]
  402cea:	f8c8 3004 	str.w	r3, [r8, #4]
  402cee:	f77f ae25 	ble.w	40293c <_svfprintf_r+0xa38>
  402cf2:	e74a      	b.n	402b8a <_svfprintf_r+0xc86>
  402cf4:	aa25      	add	r2, sp, #148	; 0x94
  402cf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cf8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cfa:	f002 fa6f 	bl	4051dc <__ssprint_r>
  402cfe:	2800      	cmp	r0, #0
  402d00:	f47f a9d2 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402d04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d06:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d08:	46c8      	mov	r8, r9
  402d0a:	e5f2      	b.n	4028f2 <_svfprintf_r+0x9ee>
  402d0c:	aa25      	add	r2, sp, #148	; 0x94
  402d0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d10:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d12:	f002 fa63 	bl	4051dc <__ssprint_r>
  402d16:	2800      	cmp	r0, #0
  402d18:	f47f a9c6 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402d1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d20:	46c8      	mov	r8, r9
  402d22:	e5f5      	b.n	402910 <_svfprintf_r+0xa0c>
  402d24:	464e      	mov	r6, r9
  402d26:	f7ff b9fd 	b.w	402124 <_svfprintf_r+0x220>
  402d2a:	aa25      	add	r2, sp, #148	; 0x94
  402d2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d30:	f002 fa54 	bl	4051dc <__ssprint_r>
  402d34:	2800      	cmp	r0, #0
  402d36:	f47f a9b7 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402d3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d3c:	46c8      	mov	r8, r9
  402d3e:	f7ff ba72 	b.w	402226 <_svfprintf_r+0x322>
  402d42:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402d44:	4622      	mov	r2, r4
  402d46:	4620      	mov	r0, r4
  402d48:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402d4a:	4623      	mov	r3, r4
  402d4c:	4621      	mov	r1, r4
  402d4e:	f003 fb0b 	bl	406368 <__aeabi_dcmpun>
  402d52:	2800      	cmp	r0, #0
  402d54:	f040 8286 	bne.w	403264 <_svfprintf_r+0x1360>
  402d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d5a:	3301      	adds	r3, #1
  402d5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d5e:	f023 0320 	bic.w	r3, r3, #32
  402d62:	930e      	str	r3, [sp, #56]	; 0x38
  402d64:	f000 81e2 	beq.w	40312c <_svfprintf_r+0x1228>
  402d68:	2b47      	cmp	r3, #71	; 0x47
  402d6a:	f000 811e 	beq.w	402faa <_svfprintf_r+0x10a6>
  402d6e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402d72:	9307      	str	r3, [sp, #28]
  402d74:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402d76:	1e1f      	subs	r7, r3, #0
  402d78:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402d7a:	9308      	str	r3, [sp, #32]
  402d7c:	bfbb      	ittet	lt
  402d7e:	463b      	movlt	r3, r7
  402d80:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402d84:	2300      	movge	r3, #0
  402d86:	232d      	movlt	r3, #45	; 0x2d
  402d88:	9310      	str	r3, [sp, #64]	; 0x40
  402d8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d8c:	2b66      	cmp	r3, #102	; 0x66
  402d8e:	f000 81bb 	beq.w	403108 <_svfprintf_r+0x1204>
  402d92:	2b46      	cmp	r3, #70	; 0x46
  402d94:	f000 80df 	beq.w	402f56 <_svfprintf_r+0x1052>
  402d98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d9a:	9a08      	ldr	r2, [sp, #32]
  402d9c:	2b45      	cmp	r3, #69	; 0x45
  402d9e:	bf0c      	ite	eq
  402da0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402da2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402da4:	a823      	add	r0, sp, #140	; 0x8c
  402da6:	a920      	add	r1, sp, #128	; 0x80
  402da8:	bf08      	it	eq
  402daa:	1c5d      	addeq	r5, r3, #1
  402dac:	9004      	str	r0, [sp, #16]
  402dae:	9103      	str	r1, [sp, #12]
  402db0:	a81f      	add	r0, sp, #124	; 0x7c
  402db2:	2102      	movs	r1, #2
  402db4:	463b      	mov	r3, r7
  402db6:	9002      	str	r0, [sp, #8]
  402db8:	9501      	str	r5, [sp, #4]
  402dba:	9100      	str	r1, [sp, #0]
  402dbc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dbe:	f000 fb73 	bl	4034a8 <_dtoa_r>
  402dc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dc4:	2b67      	cmp	r3, #103	; 0x67
  402dc6:	4606      	mov	r6, r0
  402dc8:	f040 81e0 	bne.w	40318c <_svfprintf_r+0x1288>
  402dcc:	f01b 0f01 	tst.w	fp, #1
  402dd0:	f000 8246 	beq.w	403260 <_svfprintf_r+0x135c>
  402dd4:	1974      	adds	r4, r6, r5
  402dd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402dd8:	9808      	ldr	r0, [sp, #32]
  402dda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402ddc:	4639      	mov	r1, r7
  402dde:	f003 fa91 	bl	406304 <__aeabi_dcmpeq>
  402de2:	2800      	cmp	r0, #0
  402de4:	f040 8165 	bne.w	4030b2 <_svfprintf_r+0x11ae>
  402de8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402dea:	42a3      	cmp	r3, r4
  402dec:	d206      	bcs.n	402dfc <_svfprintf_r+0xef8>
  402dee:	2130      	movs	r1, #48	; 0x30
  402df0:	1c5a      	adds	r2, r3, #1
  402df2:	9223      	str	r2, [sp, #140]	; 0x8c
  402df4:	7019      	strb	r1, [r3, #0]
  402df6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402df8:	429c      	cmp	r4, r3
  402dfa:	d8f9      	bhi.n	402df0 <_svfprintf_r+0xeec>
  402dfc:	1b9b      	subs	r3, r3, r6
  402dfe:	9313      	str	r3, [sp, #76]	; 0x4c
  402e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e02:	2b47      	cmp	r3, #71	; 0x47
  402e04:	f000 80e9 	beq.w	402fda <_svfprintf_r+0x10d6>
  402e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e0a:	2b65      	cmp	r3, #101	; 0x65
  402e0c:	f340 81cd 	ble.w	4031aa <_svfprintf_r+0x12a6>
  402e10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e12:	2b66      	cmp	r3, #102	; 0x66
  402e14:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e16:	9312      	str	r3, [sp, #72]	; 0x48
  402e18:	f000 819e 	beq.w	403158 <_svfprintf_r+0x1254>
  402e1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e20:	4619      	mov	r1, r3
  402e22:	4291      	cmp	r1, r2
  402e24:	f300 818a 	bgt.w	40313c <_svfprintf_r+0x1238>
  402e28:	f01b 0f01 	tst.w	fp, #1
  402e2c:	f040 8213 	bne.w	403256 <_svfprintf_r+0x1352>
  402e30:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e34:	9308      	str	r3, [sp, #32]
  402e36:	2367      	movs	r3, #103	; 0x67
  402e38:	920e      	str	r2, [sp, #56]	; 0x38
  402e3a:	9311      	str	r3, [sp, #68]	; 0x44
  402e3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e3e:	2b00      	cmp	r3, #0
  402e40:	f040 80c4 	bne.w	402fcc <_svfprintf_r+0x10c8>
  402e44:	930a      	str	r3, [sp, #40]	; 0x28
  402e46:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e4a:	f7ff b973 	b.w	402134 <_svfprintf_r+0x230>
  402e4e:	4635      	mov	r5, r6
  402e50:	460c      	mov	r4, r1
  402e52:	4646      	mov	r6, r8
  402e54:	4690      	mov	r8, r2
  402e56:	3301      	adds	r3, #1
  402e58:	443c      	add	r4, r7
  402e5a:	2b07      	cmp	r3, #7
  402e5c:	9427      	str	r4, [sp, #156]	; 0x9c
  402e5e:	9326      	str	r3, [sp, #152]	; 0x98
  402e60:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e64:	f73f aed1 	bgt.w	402c0a <_svfprintf_r+0xd06>
  402e68:	f108 0808 	add.w	r8, r8, #8
  402e6c:	e6d7      	b.n	402c1e <_svfprintf_r+0xd1a>
  402e6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e70:	6813      	ldr	r3, [r2, #0]
  402e72:	3204      	adds	r2, #4
  402e74:	920f      	str	r2, [sp, #60]	; 0x3c
  402e76:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e78:	601a      	str	r2, [r3, #0]
  402e7a:	f7ff b86a 	b.w	401f52 <_svfprintf_r+0x4e>
  402e7e:	aa25      	add	r2, sp, #148	; 0x94
  402e80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e82:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e84:	f002 f9aa 	bl	4051dc <__ssprint_r>
  402e88:	2800      	cmp	r0, #0
  402e8a:	f47f a90d 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402e8e:	46c8      	mov	r8, r9
  402e90:	e48d      	b.n	4027ae <_svfprintf_r+0x8aa>
  402e92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e94:	4a27      	ldr	r2, [pc, #156]	; (402f34 <_svfprintf_r+0x1030>)
  402e96:	f8c8 2000 	str.w	r2, [r8]
  402e9a:	3301      	adds	r3, #1
  402e9c:	3401      	adds	r4, #1
  402e9e:	2201      	movs	r2, #1
  402ea0:	2b07      	cmp	r3, #7
  402ea2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ea4:	9326      	str	r3, [sp, #152]	; 0x98
  402ea6:	f8c8 2004 	str.w	r2, [r8, #4]
  402eaa:	dc72      	bgt.n	402f92 <_svfprintf_r+0x108e>
  402eac:	f108 0808 	add.w	r8, r8, #8
  402eb0:	b929      	cbnz	r1, 402ebe <_svfprintf_r+0xfba>
  402eb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402eb4:	b91b      	cbnz	r3, 402ebe <_svfprintf_r+0xfba>
  402eb6:	9b07      	ldr	r3, [sp, #28]
  402eb8:	07d8      	lsls	r0, r3, #31
  402eba:	f57f aa03 	bpl.w	4022c4 <_svfprintf_r+0x3c0>
  402ebe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ec0:	9819      	ldr	r0, [sp, #100]	; 0x64
  402ec2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402ec4:	f8c8 2000 	str.w	r2, [r8]
  402ec8:	3301      	adds	r3, #1
  402eca:	4602      	mov	r2, r0
  402ecc:	4422      	add	r2, r4
  402ece:	2b07      	cmp	r3, #7
  402ed0:	9227      	str	r2, [sp, #156]	; 0x9c
  402ed2:	f8c8 0004 	str.w	r0, [r8, #4]
  402ed6:	9326      	str	r3, [sp, #152]	; 0x98
  402ed8:	f300 818d 	bgt.w	4031f6 <_svfprintf_r+0x12f2>
  402edc:	f108 0808 	add.w	r8, r8, #8
  402ee0:	2900      	cmp	r1, #0
  402ee2:	f2c0 8165 	blt.w	4031b0 <_svfprintf_r+0x12ac>
  402ee6:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402ee8:	f8c8 6000 	str.w	r6, [r8]
  402eec:	3301      	adds	r3, #1
  402eee:	188c      	adds	r4, r1, r2
  402ef0:	2b07      	cmp	r3, #7
  402ef2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ef4:	9326      	str	r3, [sp, #152]	; 0x98
  402ef6:	f8c8 1004 	str.w	r1, [r8, #4]
  402efa:	f77f a9e1 	ble.w	4022c0 <_svfprintf_r+0x3bc>
  402efe:	e52c      	b.n	40295a <_svfprintf_r+0xa56>
  402f00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f02:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f04:	6813      	ldr	r3, [r2, #0]
  402f06:	17cd      	asrs	r5, r1, #31
  402f08:	4608      	mov	r0, r1
  402f0a:	3204      	adds	r2, #4
  402f0c:	4629      	mov	r1, r5
  402f0e:	920f      	str	r2, [sp, #60]	; 0x3c
  402f10:	e9c3 0100 	strd	r0, r1, [r3]
  402f14:	f7ff b81d 	b.w	401f52 <_svfprintf_r+0x4e>
  402f18:	aa25      	add	r2, sp, #148	; 0x94
  402f1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f1e:	f002 f95d 	bl	4051dc <__ssprint_r>
  402f22:	2800      	cmp	r0, #0
  402f24:	f47f a8c0 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402f28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f2a:	46c8      	mov	r8, r9
  402f2c:	e458      	b.n	4027e0 <_svfprintf_r+0x8dc>
  402f2e:	bf00      	nop
  402f30:	00406ea0 	.word	0x00406ea0
  402f34:	00406e8c 	.word	0x00406e8c
  402f38:	2140      	movs	r1, #64	; 0x40
  402f3a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f3c:	f001 fa0a 	bl	404354 <_malloc_r>
  402f40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f42:	6010      	str	r0, [r2, #0]
  402f44:	6110      	str	r0, [r2, #16]
  402f46:	2800      	cmp	r0, #0
  402f48:	f000 81f2 	beq.w	403330 <_svfprintf_r+0x142c>
  402f4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f4e:	2340      	movs	r3, #64	; 0x40
  402f50:	6153      	str	r3, [r2, #20]
  402f52:	f7fe bfee 	b.w	401f32 <_svfprintf_r+0x2e>
  402f56:	a823      	add	r0, sp, #140	; 0x8c
  402f58:	a920      	add	r1, sp, #128	; 0x80
  402f5a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402f5c:	9004      	str	r0, [sp, #16]
  402f5e:	9103      	str	r1, [sp, #12]
  402f60:	a81f      	add	r0, sp, #124	; 0x7c
  402f62:	2103      	movs	r1, #3
  402f64:	9002      	str	r0, [sp, #8]
  402f66:	9a08      	ldr	r2, [sp, #32]
  402f68:	9401      	str	r4, [sp, #4]
  402f6a:	463b      	mov	r3, r7
  402f6c:	9100      	str	r1, [sp, #0]
  402f6e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f70:	f000 fa9a 	bl	4034a8 <_dtoa_r>
  402f74:	4625      	mov	r5, r4
  402f76:	4606      	mov	r6, r0
  402f78:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f7a:	2b46      	cmp	r3, #70	; 0x46
  402f7c:	eb06 0405 	add.w	r4, r6, r5
  402f80:	f47f af29 	bne.w	402dd6 <_svfprintf_r+0xed2>
  402f84:	7833      	ldrb	r3, [r6, #0]
  402f86:	2b30      	cmp	r3, #48	; 0x30
  402f88:	f000 8178 	beq.w	40327c <_svfprintf_r+0x1378>
  402f8c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402f8e:	442c      	add	r4, r5
  402f90:	e721      	b.n	402dd6 <_svfprintf_r+0xed2>
  402f92:	aa25      	add	r2, sp, #148	; 0x94
  402f94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f96:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f98:	f002 f920 	bl	4051dc <__ssprint_r>
  402f9c:	2800      	cmp	r0, #0
  402f9e:	f47f a883 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  402fa2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402fa4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fa6:	46c8      	mov	r8, r9
  402fa8:	e782      	b.n	402eb0 <_svfprintf_r+0xfac>
  402faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fac:	2b00      	cmp	r3, #0
  402fae:	bf08      	it	eq
  402fb0:	2301      	moveq	r3, #1
  402fb2:	930a      	str	r3, [sp, #40]	; 0x28
  402fb4:	e6db      	b.n	402d6e <_svfprintf_r+0xe6a>
  402fb6:	4630      	mov	r0, r6
  402fb8:	940a      	str	r4, [sp, #40]	; 0x28
  402fba:	f002 f8a1 	bl	405100 <strlen>
  402fbe:	950f      	str	r5, [sp, #60]	; 0x3c
  402fc0:	900e      	str	r0, [sp, #56]	; 0x38
  402fc2:	f8cd b01c 	str.w	fp, [sp, #28]
  402fc6:	4603      	mov	r3, r0
  402fc8:	f7ff b9f9 	b.w	4023be <_svfprintf_r+0x4ba>
  402fcc:	272d      	movs	r7, #45	; 0x2d
  402fce:	2300      	movs	r3, #0
  402fd0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402fd4:	930a      	str	r3, [sp, #40]	; 0x28
  402fd6:	f7ff b8ae 	b.w	402136 <_svfprintf_r+0x232>
  402fda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402fdc:	9312      	str	r3, [sp, #72]	; 0x48
  402fde:	461a      	mov	r2, r3
  402fe0:	3303      	adds	r3, #3
  402fe2:	db04      	blt.n	402fee <_svfprintf_r+0x10ea>
  402fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fe6:	4619      	mov	r1, r3
  402fe8:	4291      	cmp	r1, r2
  402fea:	f6bf af17 	bge.w	402e1c <_svfprintf_r+0xf18>
  402fee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ff0:	3b02      	subs	r3, #2
  402ff2:	9311      	str	r3, [sp, #68]	; 0x44
  402ff4:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402ff8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402ffc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ffe:	3b01      	subs	r3, #1
  403000:	2b00      	cmp	r3, #0
  403002:	931f      	str	r3, [sp, #124]	; 0x7c
  403004:	bfbd      	ittte	lt
  403006:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403008:	f1c3 0301 	rsblt	r3, r3, #1
  40300c:	222d      	movlt	r2, #45	; 0x2d
  40300e:	222b      	movge	r2, #43	; 0x2b
  403010:	2b09      	cmp	r3, #9
  403012:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403016:	f340 8116 	ble.w	403246 <_svfprintf_r+0x1342>
  40301a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40301e:	4620      	mov	r0, r4
  403020:	4dab      	ldr	r5, [pc, #684]	; (4032d0 <_svfprintf_r+0x13cc>)
  403022:	e000      	b.n	403026 <_svfprintf_r+0x1122>
  403024:	4610      	mov	r0, r2
  403026:	fb85 1203 	smull	r1, r2, r5, r3
  40302a:	17d9      	asrs	r1, r3, #31
  40302c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403030:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403034:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403038:	3230      	adds	r2, #48	; 0x30
  40303a:	2909      	cmp	r1, #9
  40303c:	f800 2c01 	strb.w	r2, [r0, #-1]
  403040:	460b      	mov	r3, r1
  403042:	f100 32ff 	add.w	r2, r0, #4294967295
  403046:	dced      	bgt.n	403024 <_svfprintf_r+0x1120>
  403048:	3330      	adds	r3, #48	; 0x30
  40304a:	3802      	subs	r0, #2
  40304c:	b2d9      	uxtb	r1, r3
  40304e:	4284      	cmp	r4, r0
  403050:	f802 1c01 	strb.w	r1, [r2, #-1]
  403054:	f240 8165 	bls.w	403322 <_svfprintf_r+0x141e>
  403058:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  40305c:	4613      	mov	r3, r2
  40305e:	e001      	b.n	403064 <_svfprintf_r+0x1160>
  403060:	f813 1b01 	ldrb.w	r1, [r3], #1
  403064:	f800 1b01 	strb.w	r1, [r0], #1
  403068:	42a3      	cmp	r3, r4
  40306a:	d1f9      	bne.n	403060 <_svfprintf_r+0x115c>
  40306c:	3301      	adds	r3, #1
  40306e:	1a9b      	subs	r3, r3, r2
  403070:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403074:	4413      	add	r3, r2
  403076:	aa21      	add	r2, sp, #132	; 0x84
  403078:	1a9b      	subs	r3, r3, r2
  40307a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40307c:	931b      	str	r3, [sp, #108]	; 0x6c
  40307e:	2a01      	cmp	r2, #1
  403080:	4413      	add	r3, r2
  403082:	930e      	str	r3, [sp, #56]	; 0x38
  403084:	f340 8119 	ble.w	4032ba <_svfprintf_r+0x13b6>
  403088:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40308a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40308c:	4413      	add	r3, r2
  40308e:	930e      	str	r3, [sp, #56]	; 0x38
  403090:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403094:	9308      	str	r3, [sp, #32]
  403096:	2300      	movs	r3, #0
  403098:	9312      	str	r3, [sp, #72]	; 0x48
  40309a:	e6cf      	b.n	402e3c <_svfprintf_r+0xf38>
  40309c:	aa25      	add	r2, sp, #148	; 0x94
  40309e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030a2:	f002 f89b 	bl	4051dc <__ssprint_r>
  4030a6:	2800      	cmp	r0, #0
  4030a8:	f47e affe 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4030ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030ae:	46c8      	mov	r8, r9
  4030b0:	e4d7      	b.n	402a62 <_svfprintf_r+0xb5e>
  4030b2:	4623      	mov	r3, r4
  4030b4:	e6a2      	b.n	402dfc <_svfprintf_r+0xef8>
  4030b6:	aa25      	add	r2, sp, #148	; 0x94
  4030b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030bc:	f002 f88e 	bl	4051dc <__ssprint_r>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f47e aff1 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4030c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4030c8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030ca:	46c8      	mov	r8, r9
  4030cc:	e5ae      	b.n	402c2c <_svfprintf_r+0xd28>
  4030ce:	aa25      	add	r2, sp, #148	; 0x94
  4030d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030d4:	f002 f882 	bl	4051dc <__ssprint_r>
  4030d8:	2800      	cmp	r0, #0
  4030da:	f47e afe5 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4030de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4030e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030e4:	1a9a      	subs	r2, r3, r2
  4030e6:	46c8      	mov	r8, r9
  4030e8:	e5b8      	b.n	402c5c <_svfprintf_r+0xd58>
  4030ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030ec:	9612      	str	r6, [sp, #72]	; 0x48
  4030ee:	2b06      	cmp	r3, #6
  4030f0:	bf28      	it	cs
  4030f2:	2306      	movcs	r3, #6
  4030f4:	960a      	str	r6, [sp, #40]	; 0x28
  4030f6:	4637      	mov	r7, r6
  4030f8:	9308      	str	r3, [sp, #32]
  4030fa:	950f      	str	r5, [sp, #60]	; 0x3c
  4030fc:	f8cd b01c 	str.w	fp, [sp, #28]
  403100:	930e      	str	r3, [sp, #56]	; 0x38
  403102:	4e74      	ldr	r6, [pc, #464]	; (4032d4 <_svfprintf_r+0x13d0>)
  403104:	f7ff b816 	b.w	402134 <_svfprintf_r+0x230>
  403108:	a823      	add	r0, sp, #140	; 0x8c
  40310a:	a920      	add	r1, sp, #128	; 0x80
  40310c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40310e:	9004      	str	r0, [sp, #16]
  403110:	9103      	str	r1, [sp, #12]
  403112:	a81f      	add	r0, sp, #124	; 0x7c
  403114:	2103      	movs	r1, #3
  403116:	9002      	str	r0, [sp, #8]
  403118:	9a08      	ldr	r2, [sp, #32]
  40311a:	9501      	str	r5, [sp, #4]
  40311c:	463b      	mov	r3, r7
  40311e:	9100      	str	r1, [sp, #0]
  403120:	980c      	ldr	r0, [sp, #48]	; 0x30
  403122:	f000 f9c1 	bl	4034a8 <_dtoa_r>
  403126:	4606      	mov	r6, r0
  403128:	1944      	adds	r4, r0, r5
  40312a:	e72b      	b.n	402f84 <_svfprintf_r+0x1080>
  40312c:	2306      	movs	r3, #6
  40312e:	930a      	str	r3, [sp, #40]	; 0x28
  403130:	e61d      	b.n	402d6e <_svfprintf_r+0xe6a>
  403132:	272d      	movs	r7, #45	; 0x2d
  403134:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403138:	f7ff bacd 	b.w	4026d6 <_svfprintf_r+0x7d2>
  40313c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40313e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403140:	4413      	add	r3, r2
  403142:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403144:	930e      	str	r3, [sp, #56]	; 0x38
  403146:	2a00      	cmp	r2, #0
  403148:	f340 80b0 	ble.w	4032ac <_svfprintf_r+0x13a8>
  40314c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403150:	9308      	str	r3, [sp, #32]
  403152:	2367      	movs	r3, #103	; 0x67
  403154:	9311      	str	r3, [sp, #68]	; 0x44
  403156:	e671      	b.n	402e3c <_svfprintf_r+0xf38>
  403158:	2b00      	cmp	r3, #0
  40315a:	f340 80c3 	ble.w	4032e4 <_svfprintf_r+0x13e0>
  40315e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403160:	2a00      	cmp	r2, #0
  403162:	f040 8099 	bne.w	403298 <_svfprintf_r+0x1394>
  403166:	f01b 0f01 	tst.w	fp, #1
  40316a:	f040 8095 	bne.w	403298 <_svfprintf_r+0x1394>
  40316e:	9308      	str	r3, [sp, #32]
  403170:	930e      	str	r3, [sp, #56]	; 0x38
  403172:	e663      	b.n	402e3c <_svfprintf_r+0xf38>
  403174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403176:	9308      	str	r3, [sp, #32]
  403178:	930e      	str	r3, [sp, #56]	; 0x38
  40317a:	900a      	str	r0, [sp, #40]	; 0x28
  40317c:	950f      	str	r5, [sp, #60]	; 0x3c
  40317e:	f8cd b01c 	str.w	fp, [sp, #28]
  403182:	9012      	str	r0, [sp, #72]	; 0x48
  403184:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403188:	f7fe bfd4 	b.w	402134 <_svfprintf_r+0x230>
  40318c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40318e:	2b47      	cmp	r3, #71	; 0x47
  403190:	f47f ae20 	bne.w	402dd4 <_svfprintf_r+0xed0>
  403194:	f01b 0f01 	tst.w	fp, #1
  403198:	f47f aeee 	bne.w	402f78 <_svfprintf_r+0x1074>
  40319c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40319e:	1b9b      	subs	r3, r3, r6
  4031a0:	9313      	str	r3, [sp, #76]	; 0x4c
  4031a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031a4:	2b47      	cmp	r3, #71	; 0x47
  4031a6:	f43f af18 	beq.w	402fda <_svfprintf_r+0x10d6>
  4031aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031ac:	9312      	str	r3, [sp, #72]	; 0x48
  4031ae:	e721      	b.n	402ff4 <_svfprintf_r+0x10f0>
  4031b0:	424f      	negs	r7, r1
  4031b2:	3110      	adds	r1, #16
  4031b4:	4d48      	ldr	r5, [pc, #288]	; (4032d8 <_svfprintf_r+0x13d4>)
  4031b6:	da2f      	bge.n	403218 <_svfprintf_r+0x1314>
  4031b8:	2410      	movs	r4, #16
  4031ba:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4031be:	e004      	b.n	4031ca <_svfprintf_r+0x12c6>
  4031c0:	f108 0808 	add.w	r8, r8, #8
  4031c4:	3f10      	subs	r7, #16
  4031c6:	2f10      	cmp	r7, #16
  4031c8:	dd26      	ble.n	403218 <_svfprintf_r+0x1314>
  4031ca:	3301      	adds	r3, #1
  4031cc:	3210      	adds	r2, #16
  4031ce:	2b07      	cmp	r3, #7
  4031d0:	9227      	str	r2, [sp, #156]	; 0x9c
  4031d2:	9326      	str	r3, [sp, #152]	; 0x98
  4031d4:	f8c8 5000 	str.w	r5, [r8]
  4031d8:	f8c8 4004 	str.w	r4, [r8, #4]
  4031dc:	ddf0      	ble.n	4031c0 <_svfprintf_r+0x12bc>
  4031de:	aa25      	add	r2, sp, #148	; 0x94
  4031e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031e2:	4658      	mov	r0, fp
  4031e4:	f001 fffa 	bl	4051dc <__ssprint_r>
  4031e8:	2800      	cmp	r0, #0
  4031ea:	f47e af5d 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  4031ee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4031f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031f2:	46c8      	mov	r8, r9
  4031f4:	e7e6      	b.n	4031c4 <_svfprintf_r+0x12c0>
  4031f6:	aa25      	add	r2, sp, #148	; 0x94
  4031f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031fc:	f001 ffee 	bl	4051dc <__ssprint_r>
  403200:	2800      	cmp	r0, #0
  403202:	f47e af51 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  403206:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403208:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40320a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40320c:	46c8      	mov	r8, r9
  40320e:	e667      	b.n	402ee0 <_svfprintf_r+0xfdc>
  403210:	2000      	movs	r0, #0
  403212:	900a      	str	r0, [sp, #40]	; 0x28
  403214:	f7fe bed0 	b.w	401fb8 <_svfprintf_r+0xb4>
  403218:	3301      	adds	r3, #1
  40321a:	443a      	add	r2, r7
  40321c:	2b07      	cmp	r3, #7
  40321e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403222:	9227      	str	r2, [sp, #156]	; 0x9c
  403224:	9326      	str	r3, [sp, #152]	; 0x98
  403226:	f108 0808 	add.w	r8, r8, #8
  40322a:	f77f ae5c 	ble.w	402ee6 <_svfprintf_r+0xfe2>
  40322e:	aa25      	add	r2, sp, #148	; 0x94
  403230:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403232:	980c      	ldr	r0, [sp, #48]	; 0x30
  403234:	f001 ffd2 	bl	4051dc <__ssprint_r>
  403238:	2800      	cmp	r0, #0
  40323a:	f47e af35 	bne.w	4020a8 <_svfprintf_r+0x1a4>
  40323e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403240:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403242:	46c8      	mov	r8, r9
  403244:	e64f      	b.n	402ee6 <_svfprintf_r+0xfe2>
  403246:	3330      	adds	r3, #48	; 0x30
  403248:	2230      	movs	r2, #48	; 0x30
  40324a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40324e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403252:	ab22      	add	r3, sp, #136	; 0x88
  403254:	e70f      	b.n	403076 <_svfprintf_r+0x1172>
  403256:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403258:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40325a:	4413      	add	r3, r2
  40325c:	930e      	str	r3, [sp, #56]	; 0x38
  40325e:	e775      	b.n	40314c <_svfprintf_r+0x1248>
  403260:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403262:	e5cb      	b.n	402dfc <_svfprintf_r+0xef8>
  403264:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403266:	4e1d      	ldr	r6, [pc, #116]	; (4032dc <_svfprintf_r+0x13d8>)
  403268:	2b00      	cmp	r3, #0
  40326a:	bfb6      	itet	lt
  40326c:	272d      	movlt	r7, #45	; 0x2d
  40326e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403272:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403276:	4b1a      	ldr	r3, [pc, #104]	; (4032e0 <_svfprintf_r+0x13dc>)
  403278:	f7ff ba2f 	b.w	4026da <_svfprintf_r+0x7d6>
  40327c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40327e:	9808      	ldr	r0, [sp, #32]
  403280:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403282:	4639      	mov	r1, r7
  403284:	f003 f83e 	bl	406304 <__aeabi_dcmpeq>
  403288:	2800      	cmp	r0, #0
  40328a:	f47f ae7f 	bne.w	402f8c <_svfprintf_r+0x1088>
  40328e:	f1c5 0501 	rsb	r5, r5, #1
  403292:	951f      	str	r5, [sp, #124]	; 0x7c
  403294:	442c      	add	r4, r5
  403296:	e59e      	b.n	402dd6 <_svfprintf_r+0xed2>
  403298:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40329a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40329c:	4413      	add	r3, r2
  40329e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032a0:	441a      	add	r2, r3
  4032a2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4032a6:	920e      	str	r2, [sp, #56]	; 0x38
  4032a8:	9308      	str	r3, [sp, #32]
  4032aa:	e5c7      	b.n	402e3c <_svfprintf_r+0xf38>
  4032ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4032b0:	f1c3 0301 	rsb	r3, r3, #1
  4032b4:	441a      	add	r2, r3
  4032b6:	4613      	mov	r3, r2
  4032b8:	e7d0      	b.n	40325c <_svfprintf_r+0x1358>
  4032ba:	f01b 0301 	ands.w	r3, fp, #1
  4032be:	9312      	str	r3, [sp, #72]	; 0x48
  4032c0:	f47f aee2 	bne.w	403088 <_svfprintf_r+0x1184>
  4032c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032ca:	9308      	str	r3, [sp, #32]
  4032cc:	e5b6      	b.n	402e3c <_svfprintf_r+0xf38>
  4032ce:	bf00      	nop
  4032d0:	66666667 	.word	0x66666667
  4032d4:	00406e84 	.word	0x00406e84
  4032d8:	00406ea0 	.word	0x00406ea0
  4032dc:	00406e58 	.word	0x00406e58
  4032e0:	00406e54 	.word	0x00406e54
  4032e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032e6:	b913      	cbnz	r3, 4032ee <_svfprintf_r+0x13ea>
  4032e8:	f01b 0f01 	tst.w	fp, #1
  4032ec:	d002      	beq.n	4032f4 <_svfprintf_r+0x13f0>
  4032ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4032f0:	3301      	adds	r3, #1
  4032f2:	e7d4      	b.n	40329e <_svfprintf_r+0x139a>
  4032f4:	2301      	movs	r3, #1
  4032f6:	e73a      	b.n	40316e <_svfprintf_r+0x126a>
  4032f8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4032fa:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4032fe:	6828      	ldr	r0, [r5, #0]
  403300:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403304:	900a      	str	r0, [sp, #40]	; 0x28
  403306:	4628      	mov	r0, r5
  403308:	3004      	adds	r0, #4
  40330a:	46a2      	mov	sl, r4
  40330c:	900f      	str	r0, [sp, #60]	; 0x3c
  40330e:	f7fe be51 	b.w	401fb4 <_svfprintf_r+0xb0>
  403312:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403316:	f7ff b867 	b.w	4023e8 <_svfprintf_r+0x4e4>
  40331a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40331e:	f7ff ba15 	b.w	40274c <_svfprintf_r+0x848>
  403322:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403326:	e6a6      	b.n	403076 <_svfprintf_r+0x1172>
  403328:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40332c:	f7ff b8eb 	b.w	402506 <_svfprintf_r+0x602>
  403330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403332:	230c      	movs	r3, #12
  403334:	6013      	str	r3, [r2, #0]
  403336:	f04f 33ff 	mov.w	r3, #4294967295
  40333a:	9309      	str	r3, [sp, #36]	; 0x24
  40333c:	f7fe bebd 	b.w	4020ba <_svfprintf_r+0x1b6>
  403340:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403344:	f7ff b99a 	b.w	40267c <_svfprintf_r+0x778>
  403348:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40334c:	f7ff b976 	b.w	40263c <_svfprintf_r+0x738>
  403350:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403354:	f7ff b959 	b.w	40260a <_svfprintf_r+0x706>
  403358:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40335c:	f7ff b912 	b.w	402584 <_svfprintf_r+0x680>

00403360 <register_fini>:
  403360:	4b02      	ldr	r3, [pc, #8]	; (40336c <register_fini+0xc>)
  403362:	b113      	cbz	r3, 40336a <register_fini+0xa>
  403364:	4802      	ldr	r0, [pc, #8]	; (403370 <register_fini+0x10>)
  403366:	f000 b805 	b.w	403374 <atexit>
  40336a:	4770      	bx	lr
  40336c:	00000000 	.word	0x00000000
  403370:	004042fd 	.word	0x004042fd

00403374 <atexit>:
  403374:	2300      	movs	r3, #0
  403376:	4601      	mov	r1, r0
  403378:	461a      	mov	r2, r3
  40337a:	4618      	mov	r0, r3
  40337c:	f001 bfac 	b.w	4052d8 <__register_exitproc>

00403380 <quorem>:
  403380:	6902      	ldr	r2, [r0, #16]
  403382:	690b      	ldr	r3, [r1, #16]
  403384:	4293      	cmp	r3, r2
  403386:	f300 808d 	bgt.w	4034a4 <quorem+0x124>
  40338a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40338e:	f103 38ff 	add.w	r8, r3, #4294967295
  403392:	f101 0714 	add.w	r7, r1, #20
  403396:	f100 0b14 	add.w	fp, r0, #20
  40339a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40339e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4033a2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4033a6:	b083      	sub	sp, #12
  4033a8:	3201      	adds	r2, #1
  4033aa:	fbb3 f9f2 	udiv	r9, r3, r2
  4033ae:	eb0b 0304 	add.w	r3, fp, r4
  4033b2:	9400      	str	r4, [sp, #0]
  4033b4:	eb07 0a04 	add.w	sl, r7, r4
  4033b8:	9301      	str	r3, [sp, #4]
  4033ba:	f1b9 0f00 	cmp.w	r9, #0
  4033be:	d039      	beq.n	403434 <quorem+0xb4>
  4033c0:	2500      	movs	r5, #0
  4033c2:	462e      	mov	r6, r5
  4033c4:	46bc      	mov	ip, r7
  4033c6:	46de      	mov	lr, fp
  4033c8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4033cc:	f8de 3000 	ldr.w	r3, [lr]
  4033d0:	b2a2      	uxth	r2, r4
  4033d2:	fb09 5502 	mla	r5, r9, r2, r5
  4033d6:	0c22      	lsrs	r2, r4, #16
  4033d8:	0c2c      	lsrs	r4, r5, #16
  4033da:	fb09 4202 	mla	r2, r9, r2, r4
  4033de:	b2ad      	uxth	r5, r5
  4033e0:	1b75      	subs	r5, r6, r5
  4033e2:	b296      	uxth	r6, r2
  4033e4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4033e8:	fa15 f383 	uxtah	r3, r5, r3
  4033ec:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4033f0:	b29b      	uxth	r3, r3
  4033f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4033f6:	45e2      	cmp	sl, ip
  4033f8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4033fc:	f84e 3b04 	str.w	r3, [lr], #4
  403400:	ea4f 4626 	mov.w	r6, r6, asr #16
  403404:	d2e0      	bcs.n	4033c8 <quorem+0x48>
  403406:	9b00      	ldr	r3, [sp, #0]
  403408:	f85b 3003 	ldr.w	r3, [fp, r3]
  40340c:	b993      	cbnz	r3, 403434 <quorem+0xb4>
  40340e:	9c01      	ldr	r4, [sp, #4]
  403410:	1f23      	subs	r3, r4, #4
  403412:	459b      	cmp	fp, r3
  403414:	d20c      	bcs.n	403430 <quorem+0xb0>
  403416:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40341a:	b94b      	cbnz	r3, 403430 <quorem+0xb0>
  40341c:	f1a4 0308 	sub.w	r3, r4, #8
  403420:	e002      	b.n	403428 <quorem+0xa8>
  403422:	681a      	ldr	r2, [r3, #0]
  403424:	3b04      	subs	r3, #4
  403426:	b91a      	cbnz	r2, 403430 <quorem+0xb0>
  403428:	459b      	cmp	fp, r3
  40342a:	f108 38ff 	add.w	r8, r8, #4294967295
  40342e:	d3f8      	bcc.n	403422 <quorem+0xa2>
  403430:	f8c0 8010 	str.w	r8, [r0, #16]
  403434:	4604      	mov	r4, r0
  403436:	f001 fd37 	bl	404ea8 <__mcmp>
  40343a:	2800      	cmp	r0, #0
  40343c:	db2e      	blt.n	40349c <quorem+0x11c>
  40343e:	f109 0901 	add.w	r9, r9, #1
  403442:	465d      	mov	r5, fp
  403444:	2300      	movs	r3, #0
  403446:	f857 1b04 	ldr.w	r1, [r7], #4
  40344a:	6828      	ldr	r0, [r5, #0]
  40344c:	b28a      	uxth	r2, r1
  40344e:	1a9a      	subs	r2, r3, r2
  403450:	0c0b      	lsrs	r3, r1, #16
  403452:	fa12 f280 	uxtah	r2, r2, r0
  403456:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40345a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40345e:	b292      	uxth	r2, r2
  403460:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403464:	45ba      	cmp	sl, r7
  403466:	f845 2b04 	str.w	r2, [r5], #4
  40346a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40346e:	d2ea      	bcs.n	403446 <quorem+0xc6>
  403470:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403474:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403478:	b982      	cbnz	r2, 40349c <quorem+0x11c>
  40347a:	1f1a      	subs	r2, r3, #4
  40347c:	4593      	cmp	fp, r2
  40347e:	d20b      	bcs.n	403498 <quorem+0x118>
  403480:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403484:	b942      	cbnz	r2, 403498 <quorem+0x118>
  403486:	3b08      	subs	r3, #8
  403488:	e002      	b.n	403490 <quorem+0x110>
  40348a:	681a      	ldr	r2, [r3, #0]
  40348c:	3b04      	subs	r3, #4
  40348e:	b91a      	cbnz	r2, 403498 <quorem+0x118>
  403490:	459b      	cmp	fp, r3
  403492:	f108 38ff 	add.w	r8, r8, #4294967295
  403496:	d3f8      	bcc.n	40348a <quorem+0x10a>
  403498:	f8c4 8010 	str.w	r8, [r4, #16]
  40349c:	4648      	mov	r0, r9
  40349e:	b003      	add	sp, #12
  4034a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034a4:	2000      	movs	r0, #0
  4034a6:	4770      	bx	lr

004034a8 <_dtoa_r>:
  4034a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4034ae:	b09b      	sub	sp, #108	; 0x6c
  4034b0:	4604      	mov	r4, r0
  4034b2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4034b4:	4692      	mov	sl, r2
  4034b6:	469b      	mov	fp, r3
  4034b8:	b141      	cbz	r1, 4034cc <_dtoa_r+0x24>
  4034ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4034bc:	604a      	str	r2, [r1, #4]
  4034be:	2301      	movs	r3, #1
  4034c0:	4093      	lsls	r3, r2
  4034c2:	608b      	str	r3, [r1, #8]
  4034c4:	f001 fb18 	bl	404af8 <_Bfree>
  4034c8:	2300      	movs	r3, #0
  4034ca:	6423      	str	r3, [r4, #64]	; 0x40
  4034cc:	f1bb 0f00 	cmp.w	fp, #0
  4034d0:	465d      	mov	r5, fp
  4034d2:	db35      	blt.n	403540 <_dtoa_r+0x98>
  4034d4:	2300      	movs	r3, #0
  4034d6:	6033      	str	r3, [r6, #0]
  4034d8:	4b9d      	ldr	r3, [pc, #628]	; (403750 <_dtoa_r+0x2a8>)
  4034da:	43ab      	bics	r3, r5
  4034dc:	d015      	beq.n	40350a <_dtoa_r+0x62>
  4034de:	4650      	mov	r0, sl
  4034e0:	4659      	mov	r1, fp
  4034e2:	2200      	movs	r2, #0
  4034e4:	2300      	movs	r3, #0
  4034e6:	f002 ff0d 	bl	406304 <__aeabi_dcmpeq>
  4034ea:	4680      	mov	r8, r0
  4034ec:	2800      	cmp	r0, #0
  4034ee:	d02d      	beq.n	40354c <_dtoa_r+0xa4>
  4034f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4034f2:	2301      	movs	r3, #1
  4034f4:	6013      	str	r3, [r2, #0]
  4034f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4034f8:	2b00      	cmp	r3, #0
  4034fa:	f000 80bd 	beq.w	403678 <_dtoa_r+0x1d0>
  4034fe:	4895      	ldr	r0, [pc, #596]	; (403754 <_dtoa_r+0x2ac>)
  403500:	6018      	str	r0, [r3, #0]
  403502:	3801      	subs	r0, #1
  403504:	b01b      	add	sp, #108	; 0x6c
  403506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40350a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40350c:	f242 730f 	movw	r3, #9999	; 0x270f
  403510:	6013      	str	r3, [r2, #0]
  403512:	f1ba 0f00 	cmp.w	sl, #0
  403516:	d10d      	bne.n	403534 <_dtoa_r+0x8c>
  403518:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40351c:	b955      	cbnz	r5, 403534 <_dtoa_r+0x8c>
  40351e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403520:	488d      	ldr	r0, [pc, #564]	; (403758 <_dtoa_r+0x2b0>)
  403522:	2b00      	cmp	r3, #0
  403524:	d0ee      	beq.n	403504 <_dtoa_r+0x5c>
  403526:	f100 0308 	add.w	r3, r0, #8
  40352a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40352c:	6013      	str	r3, [r2, #0]
  40352e:	b01b      	add	sp, #108	; 0x6c
  403530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403534:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403536:	4889      	ldr	r0, [pc, #548]	; (40375c <_dtoa_r+0x2b4>)
  403538:	2b00      	cmp	r3, #0
  40353a:	d0e3      	beq.n	403504 <_dtoa_r+0x5c>
  40353c:	1cc3      	adds	r3, r0, #3
  40353e:	e7f4      	b.n	40352a <_dtoa_r+0x82>
  403540:	2301      	movs	r3, #1
  403542:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403546:	6033      	str	r3, [r6, #0]
  403548:	46ab      	mov	fp, r5
  40354a:	e7c5      	b.n	4034d8 <_dtoa_r+0x30>
  40354c:	aa18      	add	r2, sp, #96	; 0x60
  40354e:	ab19      	add	r3, sp, #100	; 0x64
  403550:	9201      	str	r2, [sp, #4]
  403552:	9300      	str	r3, [sp, #0]
  403554:	4652      	mov	r2, sl
  403556:	465b      	mov	r3, fp
  403558:	4620      	mov	r0, r4
  40355a:	f001 fd45 	bl	404fe8 <__d2b>
  40355e:	0d2b      	lsrs	r3, r5, #20
  403560:	4681      	mov	r9, r0
  403562:	d071      	beq.n	403648 <_dtoa_r+0x1a0>
  403564:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403568:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40356c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40356e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403572:	4650      	mov	r0, sl
  403574:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403578:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40357c:	2200      	movs	r2, #0
  40357e:	4b78      	ldr	r3, [pc, #480]	; (403760 <_dtoa_r+0x2b8>)
  403580:	f002 faa4 	bl	405acc <__aeabi_dsub>
  403584:	a36c      	add	r3, pc, #432	; (adr r3, 403738 <_dtoa_r+0x290>)
  403586:	e9d3 2300 	ldrd	r2, r3, [r3]
  40358a:	f002 fc53 	bl	405e34 <__aeabi_dmul>
  40358e:	a36c      	add	r3, pc, #432	; (adr r3, 403740 <_dtoa_r+0x298>)
  403590:	e9d3 2300 	ldrd	r2, r3, [r3]
  403594:	f002 fa9c 	bl	405ad0 <__adddf3>
  403598:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40359c:	4630      	mov	r0, r6
  40359e:	f002 fbe3 	bl	405d68 <__aeabi_i2d>
  4035a2:	a369      	add	r3, pc, #420	; (adr r3, 403748 <_dtoa_r+0x2a0>)
  4035a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035a8:	f002 fc44 	bl	405e34 <__aeabi_dmul>
  4035ac:	4602      	mov	r2, r0
  4035ae:	460b      	mov	r3, r1
  4035b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4035b4:	f002 fa8c 	bl	405ad0 <__adddf3>
  4035b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4035bc:	f002 feea 	bl	406394 <__aeabi_d2iz>
  4035c0:	2200      	movs	r2, #0
  4035c2:	9002      	str	r0, [sp, #8]
  4035c4:	2300      	movs	r3, #0
  4035c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4035ca:	f002 fea5 	bl	406318 <__aeabi_dcmplt>
  4035ce:	2800      	cmp	r0, #0
  4035d0:	f040 8173 	bne.w	4038ba <_dtoa_r+0x412>
  4035d4:	9d02      	ldr	r5, [sp, #8]
  4035d6:	2d16      	cmp	r5, #22
  4035d8:	f200 815d 	bhi.w	403896 <_dtoa_r+0x3ee>
  4035dc:	4b61      	ldr	r3, [pc, #388]	; (403764 <_dtoa_r+0x2bc>)
  4035de:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4035e2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4035e6:	4652      	mov	r2, sl
  4035e8:	465b      	mov	r3, fp
  4035ea:	f002 feb3 	bl	406354 <__aeabi_dcmpgt>
  4035ee:	2800      	cmp	r0, #0
  4035f0:	f000 81c5 	beq.w	40397e <_dtoa_r+0x4d6>
  4035f4:	1e6b      	subs	r3, r5, #1
  4035f6:	9302      	str	r3, [sp, #8]
  4035f8:	2300      	movs	r3, #0
  4035fa:	930e      	str	r3, [sp, #56]	; 0x38
  4035fc:	1bbf      	subs	r7, r7, r6
  4035fe:	1e7b      	subs	r3, r7, #1
  403600:	9306      	str	r3, [sp, #24]
  403602:	f100 8154 	bmi.w	4038ae <_dtoa_r+0x406>
  403606:	2300      	movs	r3, #0
  403608:	9308      	str	r3, [sp, #32]
  40360a:	9b02      	ldr	r3, [sp, #8]
  40360c:	2b00      	cmp	r3, #0
  40360e:	f2c0 8145 	blt.w	40389c <_dtoa_r+0x3f4>
  403612:	9a06      	ldr	r2, [sp, #24]
  403614:	930d      	str	r3, [sp, #52]	; 0x34
  403616:	4611      	mov	r1, r2
  403618:	4419      	add	r1, r3
  40361a:	2300      	movs	r3, #0
  40361c:	9106      	str	r1, [sp, #24]
  40361e:	930c      	str	r3, [sp, #48]	; 0x30
  403620:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403622:	2b09      	cmp	r3, #9
  403624:	d82a      	bhi.n	40367c <_dtoa_r+0x1d4>
  403626:	2b05      	cmp	r3, #5
  403628:	f340 865b 	ble.w	4042e2 <_dtoa_r+0xe3a>
  40362c:	3b04      	subs	r3, #4
  40362e:	9324      	str	r3, [sp, #144]	; 0x90
  403630:	2500      	movs	r5, #0
  403632:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403634:	3b02      	subs	r3, #2
  403636:	2b03      	cmp	r3, #3
  403638:	f200 8642 	bhi.w	4042c0 <_dtoa_r+0xe18>
  40363c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403640:	02c903d4 	.word	0x02c903d4
  403644:	046103df 	.word	0x046103df
  403648:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40364a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40364c:	443e      	add	r6, r7
  40364e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403652:	2b20      	cmp	r3, #32
  403654:	f340 818e 	ble.w	403974 <_dtoa_r+0x4cc>
  403658:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40365c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403660:	409d      	lsls	r5, r3
  403662:	fa2a f000 	lsr.w	r0, sl, r0
  403666:	4328      	orrs	r0, r5
  403668:	f002 fb6e 	bl	405d48 <__aeabi_ui2d>
  40366c:	2301      	movs	r3, #1
  40366e:	3e01      	subs	r6, #1
  403670:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403674:	9314      	str	r3, [sp, #80]	; 0x50
  403676:	e781      	b.n	40357c <_dtoa_r+0xd4>
  403678:	483b      	ldr	r0, [pc, #236]	; (403768 <_dtoa_r+0x2c0>)
  40367a:	e743      	b.n	403504 <_dtoa_r+0x5c>
  40367c:	2100      	movs	r1, #0
  40367e:	6461      	str	r1, [r4, #68]	; 0x44
  403680:	4620      	mov	r0, r4
  403682:	9125      	str	r1, [sp, #148]	; 0x94
  403684:	f001 fa12 	bl	404aac <_Balloc>
  403688:	f04f 33ff 	mov.w	r3, #4294967295
  40368c:	930a      	str	r3, [sp, #40]	; 0x28
  40368e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403690:	930f      	str	r3, [sp, #60]	; 0x3c
  403692:	2301      	movs	r3, #1
  403694:	9004      	str	r0, [sp, #16]
  403696:	6420      	str	r0, [r4, #64]	; 0x40
  403698:	9224      	str	r2, [sp, #144]	; 0x90
  40369a:	930b      	str	r3, [sp, #44]	; 0x2c
  40369c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40369e:	2b00      	cmp	r3, #0
  4036a0:	f2c0 80d9 	blt.w	403856 <_dtoa_r+0x3ae>
  4036a4:	9a02      	ldr	r2, [sp, #8]
  4036a6:	2a0e      	cmp	r2, #14
  4036a8:	f300 80d5 	bgt.w	403856 <_dtoa_r+0x3ae>
  4036ac:	4b2d      	ldr	r3, [pc, #180]	; (403764 <_dtoa_r+0x2bc>)
  4036ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4036b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4036ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4036bc:	2b00      	cmp	r3, #0
  4036be:	f2c0 83ba 	blt.w	403e36 <_dtoa_r+0x98e>
  4036c2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4036c6:	4650      	mov	r0, sl
  4036c8:	462a      	mov	r2, r5
  4036ca:	4633      	mov	r3, r6
  4036cc:	4659      	mov	r1, fp
  4036ce:	f002 fcdb 	bl	406088 <__aeabi_ddiv>
  4036d2:	f002 fe5f 	bl	406394 <__aeabi_d2iz>
  4036d6:	4680      	mov	r8, r0
  4036d8:	f002 fb46 	bl	405d68 <__aeabi_i2d>
  4036dc:	462a      	mov	r2, r5
  4036de:	4633      	mov	r3, r6
  4036e0:	f002 fba8 	bl	405e34 <__aeabi_dmul>
  4036e4:	460b      	mov	r3, r1
  4036e6:	4602      	mov	r2, r0
  4036e8:	4659      	mov	r1, fp
  4036ea:	4650      	mov	r0, sl
  4036ec:	f002 f9ee 	bl	405acc <__aeabi_dsub>
  4036f0:	9d04      	ldr	r5, [sp, #16]
  4036f2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4036f6:	702b      	strb	r3, [r5, #0]
  4036f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036fa:	2b01      	cmp	r3, #1
  4036fc:	4606      	mov	r6, r0
  4036fe:	460f      	mov	r7, r1
  403700:	f105 0501 	add.w	r5, r5, #1
  403704:	d068      	beq.n	4037d8 <_dtoa_r+0x330>
  403706:	2200      	movs	r2, #0
  403708:	4b18      	ldr	r3, [pc, #96]	; (40376c <_dtoa_r+0x2c4>)
  40370a:	f002 fb93 	bl	405e34 <__aeabi_dmul>
  40370e:	2200      	movs	r2, #0
  403710:	2300      	movs	r3, #0
  403712:	4606      	mov	r6, r0
  403714:	460f      	mov	r7, r1
  403716:	f002 fdf5 	bl	406304 <__aeabi_dcmpeq>
  40371a:	2800      	cmp	r0, #0
  40371c:	f040 8088 	bne.w	403830 <_dtoa_r+0x388>
  403720:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403724:	f04f 0a00 	mov.w	sl, #0
  403728:	f8df b040 	ldr.w	fp, [pc, #64]	; 40376c <_dtoa_r+0x2c4>
  40372c:	940c      	str	r4, [sp, #48]	; 0x30
  40372e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403732:	e028      	b.n	403786 <_dtoa_r+0x2de>
  403734:	f3af 8000 	nop.w
  403738:	636f4361 	.word	0x636f4361
  40373c:	3fd287a7 	.word	0x3fd287a7
  403740:	8b60c8b3 	.word	0x8b60c8b3
  403744:	3fc68a28 	.word	0x3fc68a28
  403748:	509f79fb 	.word	0x509f79fb
  40374c:	3fd34413 	.word	0x3fd34413
  403750:	7ff00000 	.word	0x7ff00000
  403754:	00406e8d 	.word	0x00406e8d
  403758:	00406eb0 	.word	0x00406eb0
  40375c:	00406ebc 	.word	0x00406ebc
  403760:	3ff80000 	.word	0x3ff80000
  403764:	00406ee8 	.word	0x00406ee8
  403768:	00406e8c 	.word	0x00406e8c
  40376c:	40240000 	.word	0x40240000
  403770:	f002 fb60 	bl	405e34 <__aeabi_dmul>
  403774:	2200      	movs	r2, #0
  403776:	2300      	movs	r3, #0
  403778:	4606      	mov	r6, r0
  40377a:	460f      	mov	r7, r1
  40377c:	f002 fdc2 	bl	406304 <__aeabi_dcmpeq>
  403780:	2800      	cmp	r0, #0
  403782:	f040 83c1 	bne.w	403f08 <_dtoa_r+0xa60>
  403786:	4642      	mov	r2, r8
  403788:	464b      	mov	r3, r9
  40378a:	4630      	mov	r0, r6
  40378c:	4639      	mov	r1, r7
  40378e:	f002 fc7b 	bl	406088 <__aeabi_ddiv>
  403792:	f002 fdff 	bl	406394 <__aeabi_d2iz>
  403796:	4604      	mov	r4, r0
  403798:	f002 fae6 	bl	405d68 <__aeabi_i2d>
  40379c:	4642      	mov	r2, r8
  40379e:	464b      	mov	r3, r9
  4037a0:	f002 fb48 	bl	405e34 <__aeabi_dmul>
  4037a4:	4602      	mov	r2, r0
  4037a6:	460b      	mov	r3, r1
  4037a8:	4630      	mov	r0, r6
  4037aa:	4639      	mov	r1, r7
  4037ac:	f002 f98e 	bl	405acc <__aeabi_dsub>
  4037b0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4037b4:	9e04      	ldr	r6, [sp, #16]
  4037b6:	f805 eb01 	strb.w	lr, [r5], #1
  4037ba:	eba5 0e06 	sub.w	lr, r5, r6
  4037be:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4037c0:	45b6      	cmp	lr, r6
  4037c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4037c6:	4652      	mov	r2, sl
  4037c8:	465b      	mov	r3, fp
  4037ca:	d1d1      	bne.n	403770 <_dtoa_r+0x2c8>
  4037cc:	46a0      	mov	r8, r4
  4037ce:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4037d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4037d4:	4606      	mov	r6, r0
  4037d6:	460f      	mov	r7, r1
  4037d8:	4632      	mov	r2, r6
  4037da:	463b      	mov	r3, r7
  4037dc:	4630      	mov	r0, r6
  4037de:	4639      	mov	r1, r7
  4037e0:	f002 f976 	bl	405ad0 <__adddf3>
  4037e4:	4606      	mov	r6, r0
  4037e6:	460f      	mov	r7, r1
  4037e8:	4602      	mov	r2, r0
  4037ea:	460b      	mov	r3, r1
  4037ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4037f0:	f002 fd92 	bl	406318 <__aeabi_dcmplt>
  4037f4:	b948      	cbnz	r0, 40380a <_dtoa_r+0x362>
  4037f6:	4632      	mov	r2, r6
  4037f8:	463b      	mov	r3, r7
  4037fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4037fe:	f002 fd81 	bl	406304 <__aeabi_dcmpeq>
  403802:	b1a8      	cbz	r0, 403830 <_dtoa_r+0x388>
  403804:	f018 0f01 	tst.w	r8, #1
  403808:	d012      	beq.n	403830 <_dtoa_r+0x388>
  40380a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40380e:	9a04      	ldr	r2, [sp, #16]
  403810:	1e6b      	subs	r3, r5, #1
  403812:	e004      	b.n	40381e <_dtoa_r+0x376>
  403814:	429a      	cmp	r2, r3
  403816:	f000 8401 	beq.w	40401c <_dtoa_r+0xb74>
  40381a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40381e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403822:	f103 0501 	add.w	r5, r3, #1
  403826:	d0f5      	beq.n	403814 <_dtoa_r+0x36c>
  403828:	f108 0801 	add.w	r8, r8, #1
  40382c:	f883 8000 	strb.w	r8, [r3]
  403830:	4649      	mov	r1, r9
  403832:	4620      	mov	r0, r4
  403834:	f001 f960 	bl	404af8 <_Bfree>
  403838:	2200      	movs	r2, #0
  40383a:	9b02      	ldr	r3, [sp, #8]
  40383c:	702a      	strb	r2, [r5, #0]
  40383e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403840:	3301      	adds	r3, #1
  403842:	6013      	str	r3, [r2, #0]
  403844:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403846:	2b00      	cmp	r3, #0
  403848:	f000 839e 	beq.w	403f88 <_dtoa_r+0xae0>
  40384c:	9804      	ldr	r0, [sp, #16]
  40384e:	601d      	str	r5, [r3, #0]
  403850:	b01b      	add	sp, #108	; 0x6c
  403852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403856:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403858:	2a00      	cmp	r2, #0
  40385a:	d03e      	beq.n	4038da <_dtoa_r+0x432>
  40385c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40385e:	2a01      	cmp	r2, #1
  403860:	f340 8311 	ble.w	403e86 <_dtoa_r+0x9de>
  403864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403866:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403868:	1e5f      	subs	r7, r3, #1
  40386a:	42ba      	cmp	r2, r7
  40386c:	f2c0 838f 	blt.w	403f8e <_dtoa_r+0xae6>
  403870:	1bd7      	subs	r7, r2, r7
  403872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403874:	2b00      	cmp	r3, #0
  403876:	f2c0 848b 	blt.w	404190 <_dtoa_r+0xce8>
  40387a:	9d08      	ldr	r5, [sp, #32]
  40387c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40387e:	9a08      	ldr	r2, [sp, #32]
  403880:	441a      	add	r2, r3
  403882:	9208      	str	r2, [sp, #32]
  403884:	9a06      	ldr	r2, [sp, #24]
  403886:	2101      	movs	r1, #1
  403888:	441a      	add	r2, r3
  40388a:	4620      	mov	r0, r4
  40388c:	9206      	str	r2, [sp, #24]
  40388e:	f001 f9cd 	bl	404c2c <__i2b>
  403892:	4606      	mov	r6, r0
  403894:	e024      	b.n	4038e0 <_dtoa_r+0x438>
  403896:	2301      	movs	r3, #1
  403898:	930e      	str	r3, [sp, #56]	; 0x38
  40389a:	e6af      	b.n	4035fc <_dtoa_r+0x154>
  40389c:	9a08      	ldr	r2, [sp, #32]
  40389e:	9b02      	ldr	r3, [sp, #8]
  4038a0:	1ad2      	subs	r2, r2, r3
  4038a2:	425b      	negs	r3, r3
  4038a4:	930c      	str	r3, [sp, #48]	; 0x30
  4038a6:	2300      	movs	r3, #0
  4038a8:	9208      	str	r2, [sp, #32]
  4038aa:	930d      	str	r3, [sp, #52]	; 0x34
  4038ac:	e6b8      	b.n	403620 <_dtoa_r+0x178>
  4038ae:	f1c7 0301 	rsb	r3, r7, #1
  4038b2:	9308      	str	r3, [sp, #32]
  4038b4:	2300      	movs	r3, #0
  4038b6:	9306      	str	r3, [sp, #24]
  4038b8:	e6a7      	b.n	40360a <_dtoa_r+0x162>
  4038ba:	9d02      	ldr	r5, [sp, #8]
  4038bc:	4628      	mov	r0, r5
  4038be:	f002 fa53 	bl	405d68 <__aeabi_i2d>
  4038c2:	4602      	mov	r2, r0
  4038c4:	460b      	mov	r3, r1
  4038c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4038ca:	f002 fd1b 	bl	406304 <__aeabi_dcmpeq>
  4038ce:	2800      	cmp	r0, #0
  4038d0:	f47f ae80 	bne.w	4035d4 <_dtoa_r+0x12c>
  4038d4:	1e6b      	subs	r3, r5, #1
  4038d6:	9302      	str	r3, [sp, #8]
  4038d8:	e67c      	b.n	4035d4 <_dtoa_r+0x12c>
  4038da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4038dc:	9d08      	ldr	r5, [sp, #32]
  4038de:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4038e0:	2d00      	cmp	r5, #0
  4038e2:	dd0c      	ble.n	4038fe <_dtoa_r+0x456>
  4038e4:	9906      	ldr	r1, [sp, #24]
  4038e6:	2900      	cmp	r1, #0
  4038e8:	460b      	mov	r3, r1
  4038ea:	dd08      	ble.n	4038fe <_dtoa_r+0x456>
  4038ec:	42a9      	cmp	r1, r5
  4038ee:	9a08      	ldr	r2, [sp, #32]
  4038f0:	bfa8      	it	ge
  4038f2:	462b      	movge	r3, r5
  4038f4:	1ad2      	subs	r2, r2, r3
  4038f6:	1aed      	subs	r5, r5, r3
  4038f8:	1acb      	subs	r3, r1, r3
  4038fa:	9208      	str	r2, [sp, #32]
  4038fc:	9306      	str	r3, [sp, #24]
  4038fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403900:	b1d3      	cbz	r3, 403938 <_dtoa_r+0x490>
  403902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403904:	2b00      	cmp	r3, #0
  403906:	f000 82b7 	beq.w	403e78 <_dtoa_r+0x9d0>
  40390a:	2f00      	cmp	r7, #0
  40390c:	dd10      	ble.n	403930 <_dtoa_r+0x488>
  40390e:	4631      	mov	r1, r6
  403910:	463a      	mov	r2, r7
  403912:	4620      	mov	r0, r4
  403914:	f001 fa26 	bl	404d64 <__pow5mult>
  403918:	464a      	mov	r2, r9
  40391a:	4601      	mov	r1, r0
  40391c:	4606      	mov	r6, r0
  40391e:	4620      	mov	r0, r4
  403920:	f001 f98e 	bl	404c40 <__multiply>
  403924:	4649      	mov	r1, r9
  403926:	4680      	mov	r8, r0
  403928:	4620      	mov	r0, r4
  40392a:	f001 f8e5 	bl	404af8 <_Bfree>
  40392e:	46c1      	mov	r9, r8
  403930:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403932:	1bda      	subs	r2, r3, r7
  403934:	f040 82a1 	bne.w	403e7a <_dtoa_r+0x9d2>
  403938:	2101      	movs	r1, #1
  40393a:	4620      	mov	r0, r4
  40393c:	f001 f976 	bl	404c2c <__i2b>
  403940:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403942:	2b00      	cmp	r3, #0
  403944:	4680      	mov	r8, r0
  403946:	dd1c      	ble.n	403982 <_dtoa_r+0x4da>
  403948:	4601      	mov	r1, r0
  40394a:	461a      	mov	r2, r3
  40394c:	4620      	mov	r0, r4
  40394e:	f001 fa09 	bl	404d64 <__pow5mult>
  403952:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403954:	2b01      	cmp	r3, #1
  403956:	4680      	mov	r8, r0
  403958:	f340 8254 	ble.w	403e04 <_dtoa_r+0x95c>
  40395c:	2300      	movs	r3, #0
  40395e:	930c      	str	r3, [sp, #48]	; 0x30
  403960:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403964:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403968:	6918      	ldr	r0, [r3, #16]
  40396a:	f001 f90f 	bl	404b8c <__hi0bits>
  40396e:	f1c0 0020 	rsb	r0, r0, #32
  403972:	e010      	b.n	403996 <_dtoa_r+0x4ee>
  403974:	f1c3 0520 	rsb	r5, r3, #32
  403978:	fa0a f005 	lsl.w	r0, sl, r5
  40397c:	e674      	b.n	403668 <_dtoa_r+0x1c0>
  40397e:	900e      	str	r0, [sp, #56]	; 0x38
  403980:	e63c      	b.n	4035fc <_dtoa_r+0x154>
  403982:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403984:	2b01      	cmp	r3, #1
  403986:	f340 8287 	ble.w	403e98 <_dtoa_r+0x9f0>
  40398a:	2300      	movs	r3, #0
  40398c:	930c      	str	r3, [sp, #48]	; 0x30
  40398e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403990:	2001      	movs	r0, #1
  403992:	2b00      	cmp	r3, #0
  403994:	d1e4      	bne.n	403960 <_dtoa_r+0x4b8>
  403996:	9a06      	ldr	r2, [sp, #24]
  403998:	4410      	add	r0, r2
  40399a:	f010 001f 	ands.w	r0, r0, #31
  40399e:	f000 80a1 	beq.w	403ae4 <_dtoa_r+0x63c>
  4039a2:	f1c0 0320 	rsb	r3, r0, #32
  4039a6:	2b04      	cmp	r3, #4
  4039a8:	f340 849e 	ble.w	4042e8 <_dtoa_r+0xe40>
  4039ac:	9b08      	ldr	r3, [sp, #32]
  4039ae:	f1c0 001c 	rsb	r0, r0, #28
  4039b2:	4403      	add	r3, r0
  4039b4:	9308      	str	r3, [sp, #32]
  4039b6:	4613      	mov	r3, r2
  4039b8:	4403      	add	r3, r0
  4039ba:	4405      	add	r5, r0
  4039bc:	9306      	str	r3, [sp, #24]
  4039be:	9b08      	ldr	r3, [sp, #32]
  4039c0:	2b00      	cmp	r3, #0
  4039c2:	dd05      	ble.n	4039d0 <_dtoa_r+0x528>
  4039c4:	4649      	mov	r1, r9
  4039c6:	461a      	mov	r2, r3
  4039c8:	4620      	mov	r0, r4
  4039ca:	f001 fa1b 	bl	404e04 <__lshift>
  4039ce:	4681      	mov	r9, r0
  4039d0:	9b06      	ldr	r3, [sp, #24]
  4039d2:	2b00      	cmp	r3, #0
  4039d4:	dd05      	ble.n	4039e2 <_dtoa_r+0x53a>
  4039d6:	4641      	mov	r1, r8
  4039d8:	461a      	mov	r2, r3
  4039da:	4620      	mov	r0, r4
  4039dc:	f001 fa12 	bl	404e04 <__lshift>
  4039e0:	4680      	mov	r8, r0
  4039e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4039e4:	2b00      	cmp	r3, #0
  4039e6:	f040 8086 	bne.w	403af6 <_dtoa_r+0x64e>
  4039ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039ec:	2b00      	cmp	r3, #0
  4039ee:	f340 8266 	ble.w	403ebe <_dtoa_r+0xa16>
  4039f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039f4:	2b00      	cmp	r3, #0
  4039f6:	f000 8098 	beq.w	403b2a <_dtoa_r+0x682>
  4039fa:	2d00      	cmp	r5, #0
  4039fc:	dd05      	ble.n	403a0a <_dtoa_r+0x562>
  4039fe:	4631      	mov	r1, r6
  403a00:	462a      	mov	r2, r5
  403a02:	4620      	mov	r0, r4
  403a04:	f001 f9fe 	bl	404e04 <__lshift>
  403a08:	4606      	mov	r6, r0
  403a0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a0c:	2b00      	cmp	r3, #0
  403a0e:	f040 8337 	bne.w	404080 <_dtoa_r+0xbd8>
  403a12:	9606      	str	r6, [sp, #24]
  403a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a16:	9a04      	ldr	r2, [sp, #16]
  403a18:	f8dd b018 	ldr.w	fp, [sp, #24]
  403a1c:	3b01      	subs	r3, #1
  403a1e:	18d3      	adds	r3, r2, r3
  403a20:	930b      	str	r3, [sp, #44]	; 0x2c
  403a22:	f00a 0301 	and.w	r3, sl, #1
  403a26:	930c      	str	r3, [sp, #48]	; 0x30
  403a28:	4617      	mov	r7, r2
  403a2a:	46c2      	mov	sl, r8
  403a2c:	4651      	mov	r1, sl
  403a2e:	4648      	mov	r0, r9
  403a30:	f7ff fca6 	bl	403380 <quorem>
  403a34:	4631      	mov	r1, r6
  403a36:	4605      	mov	r5, r0
  403a38:	4648      	mov	r0, r9
  403a3a:	f001 fa35 	bl	404ea8 <__mcmp>
  403a3e:	465a      	mov	r2, fp
  403a40:	900a      	str	r0, [sp, #40]	; 0x28
  403a42:	4651      	mov	r1, sl
  403a44:	4620      	mov	r0, r4
  403a46:	f001 fa4b 	bl	404ee0 <__mdiff>
  403a4a:	68c2      	ldr	r2, [r0, #12]
  403a4c:	4680      	mov	r8, r0
  403a4e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403a52:	2a00      	cmp	r2, #0
  403a54:	f040 822b 	bne.w	403eae <_dtoa_r+0xa06>
  403a58:	4601      	mov	r1, r0
  403a5a:	4648      	mov	r0, r9
  403a5c:	9308      	str	r3, [sp, #32]
  403a5e:	f001 fa23 	bl	404ea8 <__mcmp>
  403a62:	4641      	mov	r1, r8
  403a64:	9006      	str	r0, [sp, #24]
  403a66:	4620      	mov	r0, r4
  403a68:	f001 f846 	bl	404af8 <_Bfree>
  403a6c:	9a06      	ldr	r2, [sp, #24]
  403a6e:	9b08      	ldr	r3, [sp, #32]
  403a70:	b932      	cbnz	r2, 403a80 <_dtoa_r+0x5d8>
  403a72:	9924      	ldr	r1, [sp, #144]	; 0x90
  403a74:	b921      	cbnz	r1, 403a80 <_dtoa_r+0x5d8>
  403a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a78:	2a00      	cmp	r2, #0
  403a7a:	f000 83ef 	beq.w	40425c <_dtoa_r+0xdb4>
  403a7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403a80:	990a      	ldr	r1, [sp, #40]	; 0x28
  403a82:	2900      	cmp	r1, #0
  403a84:	f2c0 829f 	blt.w	403fc6 <_dtoa_r+0xb1e>
  403a88:	d105      	bne.n	403a96 <_dtoa_r+0x5ee>
  403a8a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403a8c:	b919      	cbnz	r1, 403a96 <_dtoa_r+0x5ee>
  403a8e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403a90:	2900      	cmp	r1, #0
  403a92:	f000 8298 	beq.w	403fc6 <_dtoa_r+0xb1e>
  403a96:	2a00      	cmp	r2, #0
  403a98:	f300 8306 	bgt.w	4040a8 <_dtoa_r+0xc00>
  403a9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403a9e:	703b      	strb	r3, [r7, #0]
  403aa0:	f107 0801 	add.w	r8, r7, #1
  403aa4:	4297      	cmp	r7, r2
  403aa6:	4645      	mov	r5, r8
  403aa8:	f000 830c 	beq.w	4040c4 <_dtoa_r+0xc1c>
  403aac:	4649      	mov	r1, r9
  403aae:	2300      	movs	r3, #0
  403ab0:	220a      	movs	r2, #10
  403ab2:	4620      	mov	r0, r4
  403ab4:	f001 f82a 	bl	404b0c <__multadd>
  403ab8:	455e      	cmp	r6, fp
  403aba:	4681      	mov	r9, r0
  403abc:	4631      	mov	r1, r6
  403abe:	f04f 0300 	mov.w	r3, #0
  403ac2:	f04f 020a 	mov.w	r2, #10
  403ac6:	4620      	mov	r0, r4
  403ac8:	f000 81eb 	beq.w	403ea2 <_dtoa_r+0x9fa>
  403acc:	f001 f81e 	bl	404b0c <__multadd>
  403ad0:	4659      	mov	r1, fp
  403ad2:	4606      	mov	r6, r0
  403ad4:	2300      	movs	r3, #0
  403ad6:	220a      	movs	r2, #10
  403ad8:	4620      	mov	r0, r4
  403ada:	f001 f817 	bl	404b0c <__multadd>
  403ade:	4647      	mov	r7, r8
  403ae0:	4683      	mov	fp, r0
  403ae2:	e7a3      	b.n	403a2c <_dtoa_r+0x584>
  403ae4:	201c      	movs	r0, #28
  403ae6:	9b08      	ldr	r3, [sp, #32]
  403ae8:	4403      	add	r3, r0
  403aea:	9308      	str	r3, [sp, #32]
  403aec:	9b06      	ldr	r3, [sp, #24]
  403aee:	4403      	add	r3, r0
  403af0:	4405      	add	r5, r0
  403af2:	9306      	str	r3, [sp, #24]
  403af4:	e763      	b.n	4039be <_dtoa_r+0x516>
  403af6:	4641      	mov	r1, r8
  403af8:	4648      	mov	r0, r9
  403afa:	f001 f9d5 	bl	404ea8 <__mcmp>
  403afe:	2800      	cmp	r0, #0
  403b00:	f6bf af73 	bge.w	4039ea <_dtoa_r+0x542>
  403b04:	9f02      	ldr	r7, [sp, #8]
  403b06:	4649      	mov	r1, r9
  403b08:	2300      	movs	r3, #0
  403b0a:	220a      	movs	r2, #10
  403b0c:	4620      	mov	r0, r4
  403b0e:	3f01      	subs	r7, #1
  403b10:	9702      	str	r7, [sp, #8]
  403b12:	f000 fffb 	bl	404b0c <__multadd>
  403b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b18:	4681      	mov	r9, r0
  403b1a:	2b00      	cmp	r3, #0
  403b1c:	f040 83b6 	bne.w	40428c <_dtoa_r+0xde4>
  403b20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b22:	2b00      	cmp	r3, #0
  403b24:	f340 83bf 	ble.w	4042a6 <_dtoa_r+0xdfe>
  403b28:	930a      	str	r3, [sp, #40]	; 0x28
  403b2a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403b2e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403b30:	465d      	mov	r5, fp
  403b32:	e002      	b.n	403b3a <_dtoa_r+0x692>
  403b34:	f000 ffea 	bl	404b0c <__multadd>
  403b38:	4681      	mov	r9, r0
  403b3a:	4641      	mov	r1, r8
  403b3c:	4648      	mov	r0, r9
  403b3e:	f7ff fc1f 	bl	403380 <quorem>
  403b42:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403b46:	f805 ab01 	strb.w	sl, [r5], #1
  403b4a:	eba5 030b 	sub.w	r3, r5, fp
  403b4e:	42bb      	cmp	r3, r7
  403b50:	f04f 020a 	mov.w	r2, #10
  403b54:	f04f 0300 	mov.w	r3, #0
  403b58:	4649      	mov	r1, r9
  403b5a:	4620      	mov	r0, r4
  403b5c:	dbea      	blt.n	403b34 <_dtoa_r+0x68c>
  403b5e:	9b04      	ldr	r3, [sp, #16]
  403b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b62:	2a01      	cmp	r2, #1
  403b64:	bfac      	ite	ge
  403b66:	189b      	addge	r3, r3, r2
  403b68:	3301      	addlt	r3, #1
  403b6a:	461d      	mov	r5, r3
  403b6c:	f04f 0b00 	mov.w	fp, #0
  403b70:	4649      	mov	r1, r9
  403b72:	2201      	movs	r2, #1
  403b74:	4620      	mov	r0, r4
  403b76:	f001 f945 	bl	404e04 <__lshift>
  403b7a:	4641      	mov	r1, r8
  403b7c:	4681      	mov	r9, r0
  403b7e:	f001 f993 	bl	404ea8 <__mcmp>
  403b82:	2800      	cmp	r0, #0
  403b84:	f340 823d 	ble.w	404002 <_dtoa_r+0xb5a>
  403b88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403b8c:	9904      	ldr	r1, [sp, #16]
  403b8e:	1e6b      	subs	r3, r5, #1
  403b90:	e004      	b.n	403b9c <_dtoa_r+0x6f4>
  403b92:	428b      	cmp	r3, r1
  403b94:	f000 81ae 	beq.w	403ef4 <_dtoa_r+0xa4c>
  403b98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403b9c:	2a39      	cmp	r2, #57	; 0x39
  403b9e:	f103 0501 	add.w	r5, r3, #1
  403ba2:	d0f6      	beq.n	403b92 <_dtoa_r+0x6ea>
  403ba4:	3201      	adds	r2, #1
  403ba6:	701a      	strb	r2, [r3, #0]
  403ba8:	4641      	mov	r1, r8
  403baa:	4620      	mov	r0, r4
  403bac:	f000 ffa4 	bl	404af8 <_Bfree>
  403bb0:	2e00      	cmp	r6, #0
  403bb2:	f43f ae3d 	beq.w	403830 <_dtoa_r+0x388>
  403bb6:	f1bb 0f00 	cmp.w	fp, #0
  403bba:	d005      	beq.n	403bc8 <_dtoa_r+0x720>
  403bbc:	45b3      	cmp	fp, r6
  403bbe:	d003      	beq.n	403bc8 <_dtoa_r+0x720>
  403bc0:	4659      	mov	r1, fp
  403bc2:	4620      	mov	r0, r4
  403bc4:	f000 ff98 	bl	404af8 <_Bfree>
  403bc8:	4631      	mov	r1, r6
  403bca:	4620      	mov	r0, r4
  403bcc:	f000 ff94 	bl	404af8 <_Bfree>
  403bd0:	e62e      	b.n	403830 <_dtoa_r+0x388>
  403bd2:	2300      	movs	r3, #0
  403bd4:	930b      	str	r3, [sp, #44]	; 0x2c
  403bd6:	9b02      	ldr	r3, [sp, #8]
  403bd8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403bda:	4413      	add	r3, r2
  403bdc:	930f      	str	r3, [sp, #60]	; 0x3c
  403bde:	3301      	adds	r3, #1
  403be0:	2b01      	cmp	r3, #1
  403be2:	461f      	mov	r7, r3
  403be4:	461e      	mov	r6, r3
  403be6:	930a      	str	r3, [sp, #40]	; 0x28
  403be8:	bfb8      	it	lt
  403bea:	2701      	movlt	r7, #1
  403bec:	2100      	movs	r1, #0
  403bee:	2f17      	cmp	r7, #23
  403bf0:	6461      	str	r1, [r4, #68]	; 0x44
  403bf2:	d90a      	bls.n	403c0a <_dtoa_r+0x762>
  403bf4:	2201      	movs	r2, #1
  403bf6:	2304      	movs	r3, #4
  403bf8:	005b      	lsls	r3, r3, #1
  403bfa:	f103 0014 	add.w	r0, r3, #20
  403bfe:	4287      	cmp	r7, r0
  403c00:	4611      	mov	r1, r2
  403c02:	f102 0201 	add.w	r2, r2, #1
  403c06:	d2f7      	bcs.n	403bf8 <_dtoa_r+0x750>
  403c08:	6461      	str	r1, [r4, #68]	; 0x44
  403c0a:	4620      	mov	r0, r4
  403c0c:	f000 ff4e 	bl	404aac <_Balloc>
  403c10:	2e0e      	cmp	r6, #14
  403c12:	9004      	str	r0, [sp, #16]
  403c14:	6420      	str	r0, [r4, #64]	; 0x40
  403c16:	f63f ad41 	bhi.w	40369c <_dtoa_r+0x1f4>
  403c1a:	2d00      	cmp	r5, #0
  403c1c:	f43f ad3e 	beq.w	40369c <_dtoa_r+0x1f4>
  403c20:	9902      	ldr	r1, [sp, #8]
  403c22:	2900      	cmp	r1, #0
  403c24:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403c28:	f340 8202 	ble.w	404030 <_dtoa_r+0xb88>
  403c2c:	4bb8      	ldr	r3, [pc, #736]	; (403f10 <_dtoa_r+0xa68>)
  403c2e:	f001 020f 	and.w	r2, r1, #15
  403c32:	110d      	asrs	r5, r1, #4
  403c34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c38:	06e9      	lsls	r1, r5, #27
  403c3a:	e9d3 6700 	ldrd	r6, r7, [r3]
  403c3e:	f140 81ae 	bpl.w	403f9e <_dtoa_r+0xaf6>
  403c42:	4bb4      	ldr	r3, [pc, #720]	; (403f14 <_dtoa_r+0xa6c>)
  403c44:	4650      	mov	r0, sl
  403c46:	4659      	mov	r1, fp
  403c48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403c4c:	f002 fa1c 	bl	406088 <__aeabi_ddiv>
  403c50:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403c54:	f005 050f 	and.w	r5, r5, #15
  403c58:	f04f 0a03 	mov.w	sl, #3
  403c5c:	b18d      	cbz	r5, 403c82 <_dtoa_r+0x7da>
  403c5e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403f14 <_dtoa_r+0xa6c>
  403c62:	07ea      	lsls	r2, r5, #31
  403c64:	d509      	bpl.n	403c7a <_dtoa_r+0x7d2>
  403c66:	4630      	mov	r0, r6
  403c68:	4639      	mov	r1, r7
  403c6a:	e9d8 2300 	ldrd	r2, r3, [r8]
  403c6e:	f002 f8e1 	bl	405e34 <__aeabi_dmul>
  403c72:	f10a 0a01 	add.w	sl, sl, #1
  403c76:	4606      	mov	r6, r0
  403c78:	460f      	mov	r7, r1
  403c7a:	106d      	asrs	r5, r5, #1
  403c7c:	f108 0808 	add.w	r8, r8, #8
  403c80:	d1ef      	bne.n	403c62 <_dtoa_r+0x7ba>
  403c82:	463b      	mov	r3, r7
  403c84:	4632      	mov	r2, r6
  403c86:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403c8a:	f002 f9fd 	bl	406088 <__aeabi_ddiv>
  403c8e:	4607      	mov	r7, r0
  403c90:	4688      	mov	r8, r1
  403c92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403c94:	b143      	cbz	r3, 403ca8 <_dtoa_r+0x800>
  403c96:	2200      	movs	r2, #0
  403c98:	4b9f      	ldr	r3, [pc, #636]	; (403f18 <_dtoa_r+0xa70>)
  403c9a:	4638      	mov	r0, r7
  403c9c:	4641      	mov	r1, r8
  403c9e:	f002 fb3b 	bl	406318 <__aeabi_dcmplt>
  403ca2:	2800      	cmp	r0, #0
  403ca4:	f040 8286 	bne.w	4041b4 <_dtoa_r+0xd0c>
  403ca8:	4650      	mov	r0, sl
  403caa:	f002 f85d 	bl	405d68 <__aeabi_i2d>
  403cae:	463a      	mov	r2, r7
  403cb0:	4643      	mov	r3, r8
  403cb2:	f002 f8bf 	bl	405e34 <__aeabi_dmul>
  403cb6:	4b99      	ldr	r3, [pc, #612]	; (403f1c <_dtoa_r+0xa74>)
  403cb8:	2200      	movs	r2, #0
  403cba:	f001 ff09 	bl	405ad0 <__adddf3>
  403cbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cc0:	4605      	mov	r5, r0
  403cc2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403cc6:	2b00      	cmp	r3, #0
  403cc8:	f000 813e 	beq.w	403f48 <_dtoa_r+0xaa0>
  403ccc:	9b02      	ldr	r3, [sp, #8]
  403cce:	9315      	str	r3, [sp, #84]	; 0x54
  403cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cd2:	9312      	str	r3, [sp, #72]	; 0x48
  403cd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cd6:	2b00      	cmp	r3, #0
  403cd8:	f000 81fa 	beq.w	4040d0 <_dtoa_r+0xc28>
  403cdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403cde:	4b8c      	ldr	r3, [pc, #560]	; (403f10 <_dtoa_r+0xa68>)
  403ce0:	498f      	ldr	r1, [pc, #572]	; (403f20 <_dtoa_r+0xa78>)
  403ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403ce6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403cea:	2000      	movs	r0, #0
  403cec:	f002 f9cc 	bl	406088 <__aeabi_ddiv>
  403cf0:	462a      	mov	r2, r5
  403cf2:	4633      	mov	r3, r6
  403cf4:	f001 feea 	bl	405acc <__aeabi_dsub>
  403cf8:	4682      	mov	sl, r0
  403cfa:	468b      	mov	fp, r1
  403cfc:	4638      	mov	r0, r7
  403cfe:	4641      	mov	r1, r8
  403d00:	f002 fb48 	bl	406394 <__aeabi_d2iz>
  403d04:	4605      	mov	r5, r0
  403d06:	f002 f82f 	bl	405d68 <__aeabi_i2d>
  403d0a:	4602      	mov	r2, r0
  403d0c:	460b      	mov	r3, r1
  403d0e:	4638      	mov	r0, r7
  403d10:	4641      	mov	r1, r8
  403d12:	f001 fedb 	bl	405acc <__aeabi_dsub>
  403d16:	3530      	adds	r5, #48	; 0x30
  403d18:	fa5f f885 	uxtb.w	r8, r5
  403d1c:	9d04      	ldr	r5, [sp, #16]
  403d1e:	4606      	mov	r6, r0
  403d20:	460f      	mov	r7, r1
  403d22:	f885 8000 	strb.w	r8, [r5]
  403d26:	4602      	mov	r2, r0
  403d28:	460b      	mov	r3, r1
  403d2a:	4650      	mov	r0, sl
  403d2c:	4659      	mov	r1, fp
  403d2e:	3501      	adds	r5, #1
  403d30:	f002 fb10 	bl	406354 <__aeabi_dcmpgt>
  403d34:	2800      	cmp	r0, #0
  403d36:	d154      	bne.n	403de2 <_dtoa_r+0x93a>
  403d38:	4632      	mov	r2, r6
  403d3a:	463b      	mov	r3, r7
  403d3c:	2000      	movs	r0, #0
  403d3e:	4976      	ldr	r1, [pc, #472]	; (403f18 <_dtoa_r+0xa70>)
  403d40:	f001 fec4 	bl	405acc <__aeabi_dsub>
  403d44:	4602      	mov	r2, r0
  403d46:	460b      	mov	r3, r1
  403d48:	4650      	mov	r0, sl
  403d4a:	4659      	mov	r1, fp
  403d4c:	f002 fb02 	bl	406354 <__aeabi_dcmpgt>
  403d50:	2800      	cmp	r0, #0
  403d52:	f040 8270 	bne.w	404236 <_dtoa_r+0xd8e>
  403d56:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d58:	2a01      	cmp	r2, #1
  403d5a:	f000 8111 	beq.w	403f80 <_dtoa_r+0xad8>
  403d5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d60:	9a04      	ldr	r2, [sp, #16]
  403d62:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403d66:	4413      	add	r3, r2
  403d68:	4699      	mov	r9, r3
  403d6a:	e00d      	b.n	403d88 <_dtoa_r+0x8e0>
  403d6c:	2000      	movs	r0, #0
  403d6e:	496a      	ldr	r1, [pc, #424]	; (403f18 <_dtoa_r+0xa70>)
  403d70:	f001 feac 	bl	405acc <__aeabi_dsub>
  403d74:	4652      	mov	r2, sl
  403d76:	465b      	mov	r3, fp
  403d78:	f002 face 	bl	406318 <__aeabi_dcmplt>
  403d7c:	2800      	cmp	r0, #0
  403d7e:	f040 8258 	bne.w	404232 <_dtoa_r+0xd8a>
  403d82:	454d      	cmp	r5, r9
  403d84:	f000 80fa 	beq.w	403f7c <_dtoa_r+0xad4>
  403d88:	4650      	mov	r0, sl
  403d8a:	4659      	mov	r1, fp
  403d8c:	2200      	movs	r2, #0
  403d8e:	4b65      	ldr	r3, [pc, #404]	; (403f24 <_dtoa_r+0xa7c>)
  403d90:	f002 f850 	bl	405e34 <__aeabi_dmul>
  403d94:	2200      	movs	r2, #0
  403d96:	4b63      	ldr	r3, [pc, #396]	; (403f24 <_dtoa_r+0xa7c>)
  403d98:	4682      	mov	sl, r0
  403d9a:	468b      	mov	fp, r1
  403d9c:	4630      	mov	r0, r6
  403d9e:	4639      	mov	r1, r7
  403da0:	f002 f848 	bl	405e34 <__aeabi_dmul>
  403da4:	460f      	mov	r7, r1
  403da6:	4606      	mov	r6, r0
  403da8:	f002 faf4 	bl	406394 <__aeabi_d2iz>
  403dac:	4680      	mov	r8, r0
  403dae:	f001 ffdb 	bl	405d68 <__aeabi_i2d>
  403db2:	4602      	mov	r2, r0
  403db4:	460b      	mov	r3, r1
  403db6:	4630      	mov	r0, r6
  403db8:	4639      	mov	r1, r7
  403dba:	f001 fe87 	bl	405acc <__aeabi_dsub>
  403dbe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403dc2:	fa5f f888 	uxtb.w	r8, r8
  403dc6:	4652      	mov	r2, sl
  403dc8:	465b      	mov	r3, fp
  403dca:	f805 8b01 	strb.w	r8, [r5], #1
  403dce:	4606      	mov	r6, r0
  403dd0:	460f      	mov	r7, r1
  403dd2:	f002 faa1 	bl	406318 <__aeabi_dcmplt>
  403dd6:	4632      	mov	r2, r6
  403dd8:	463b      	mov	r3, r7
  403dda:	2800      	cmp	r0, #0
  403ddc:	d0c6      	beq.n	403d6c <_dtoa_r+0x8c4>
  403dde:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403de2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403de4:	9302      	str	r3, [sp, #8]
  403de6:	e523      	b.n	403830 <_dtoa_r+0x388>
  403de8:	2300      	movs	r3, #0
  403dea:	930b      	str	r3, [sp, #44]	; 0x2c
  403dec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403dee:	2b00      	cmp	r3, #0
  403df0:	f340 80dc 	ble.w	403fac <_dtoa_r+0xb04>
  403df4:	461f      	mov	r7, r3
  403df6:	461e      	mov	r6, r3
  403df8:	930f      	str	r3, [sp, #60]	; 0x3c
  403dfa:	930a      	str	r3, [sp, #40]	; 0x28
  403dfc:	e6f6      	b.n	403bec <_dtoa_r+0x744>
  403dfe:	2301      	movs	r3, #1
  403e00:	930b      	str	r3, [sp, #44]	; 0x2c
  403e02:	e7f3      	b.n	403dec <_dtoa_r+0x944>
  403e04:	f1ba 0f00 	cmp.w	sl, #0
  403e08:	f47f ada8 	bne.w	40395c <_dtoa_r+0x4b4>
  403e0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403e10:	2b00      	cmp	r3, #0
  403e12:	f47f adba 	bne.w	40398a <_dtoa_r+0x4e2>
  403e16:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403e1a:	0d3f      	lsrs	r7, r7, #20
  403e1c:	053f      	lsls	r7, r7, #20
  403e1e:	2f00      	cmp	r7, #0
  403e20:	f000 820d 	beq.w	40423e <_dtoa_r+0xd96>
  403e24:	9b08      	ldr	r3, [sp, #32]
  403e26:	3301      	adds	r3, #1
  403e28:	9308      	str	r3, [sp, #32]
  403e2a:	9b06      	ldr	r3, [sp, #24]
  403e2c:	3301      	adds	r3, #1
  403e2e:	9306      	str	r3, [sp, #24]
  403e30:	2301      	movs	r3, #1
  403e32:	930c      	str	r3, [sp, #48]	; 0x30
  403e34:	e5ab      	b.n	40398e <_dtoa_r+0x4e6>
  403e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e38:	2b00      	cmp	r3, #0
  403e3a:	f73f ac42 	bgt.w	4036c2 <_dtoa_r+0x21a>
  403e3e:	f040 8221 	bne.w	404284 <_dtoa_r+0xddc>
  403e42:	2200      	movs	r2, #0
  403e44:	4b38      	ldr	r3, [pc, #224]	; (403f28 <_dtoa_r+0xa80>)
  403e46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e4a:	f001 fff3 	bl	405e34 <__aeabi_dmul>
  403e4e:	4652      	mov	r2, sl
  403e50:	465b      	mov	r3, fp
  403e52:	f002 fa75 	bl	406340 <__aeabi_dcmpge>
  403e56:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403e5a:	4646      	mov	r6, r8
  403e5c:	2800      	cmp	r0, #0
  403e5e:	d041      	beq.n	403ee4 <_dtoa_r+0xa3c>
  403e60:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e62:	9d04      	ldr	r5, [sp, #16]
  403e64:	43db      	mvns	r3, r3
  403e66:	9302      	str	r3, [sp, #8]
  403e68:	4641      	mov	r1, r8
  403e6a:	4620      	mov	r0, r4
  403e6c:	f000 fe44 	bl	404af8 <_Bfree>
  403e70:	2e00      	cmp	r6, #0
  403e72:	f43f acdd 	beq.w	403830 <_dtoa_r+0x388>
  403e76:	e6a7      	b.n	403bc8 <_dtoa_r+0x720>
  403e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403e7a:	4649      	mov	r1, r9
  403e7c:	4620      	mov	r0, r4
  403e7e:	f000 ff71 	bl	404d64 <__pow5mult>
  403e82:	4681      	mov	r9, r0
  403e84:	e558      	b.n	403938 <_dtoa_r+0x490>
  403e86:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403e88:	2a00      	cmp	r2, #0
  403e8a:	f000 8187 	beq.w	40419c <_dtoa_r+0xcf4>
  403e8e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403e92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403e94:	9d08      	ldr	r5, [sp, #32]
  403e96:	e4f2      	b.n	40387e <_dtoa_r+0x3d6>
  403e98:	f1ba 0f00 	cmp.w	sl, #0
  403e9c:	f47f ad75 	bne.w	40398a <_dtoa_r+0x4e2>
  403ea0:	e7b4      	b.n	403e0c <_dtoa_r+0x964>
  403ea2:	f000 fe33 	bl	404b0c <__multadd>
  403ea6:	4647      	mov	r7, r8
  403ea8:	4606      	mov	r6, r0
  403eaa:	4683      	mov	fp, r0
  403eac:	e5be      	b.n	403a2c <_dtoa_r+0x584>
  403eae:	4601      	mov	r1, r0
  403eb0:	4620      	mov	r0, r4
  403eb2:	9306      	str	r3, [sp, #24]
  403eb4:	f000 fe20 	bl	404af8 <_Bfree>
  403eb8:	2201      	movs	r2, #1
  403eba:	9b06      	ldr	r3, [sp, #24]
  403ebc:	e5e0      	b.n	403a80 <_dtoa_r+0x5d8>
  403ebe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ec0:	2b02      	cmp	r3, #2
  403ec2:	f77f ad96 	ble.w	4039f2 <_dtoa_r+0x54a>
  403ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ec8:	2b00      	cmp	r3, #0
  403eca:	d1c9      	bne.n	403e60 <_dtoa_r+0x9b8>
  403ecc:	4641      	mov	r1, r8
  403ece:	2205      	movs	r2, #5
  403ed0:	4620      	mov	r0, r4
  403ed2:	f000 fe1b 	bl	404b0c <__multadd>
  403ed6:	4601      	mov	r1, r0
  403ed8:	4680      	mov	r8, r0
  403eda:	4648      	mov	r0, r9
  403edc:	f000 ffe4 	bl	404ea8 <__mcmp>
  403ee0:	2800      	cmp	r0, #0
  403ee2:	ddbd      	ble.n	403e60 <_dtoa_r+0x9b8>
  403ee4:	9a02      	ldr	r2, [sp, #8]
  403ee6:	9904      	ldr	r1, [sp, #16]
  403ee8:	2331      	movs	r3, #49	; 0x31
  403eea:	3201      	adds	r2, #1
  403eec:	9202      	str	r2, [sp, #8]
  403eee:	700b      	strb	r3, [r1, #0]
  403ef0:	1c4d      	adds	r5, r1, #1
  403ef2:	e7b9      	b.n	403e68 <_dtoa_r+0x9c0>
  403ef4:	9a02      	ldr	r2, [sp, #8]
  403ef6:	3201      	adds	r2, #1
  403ef8:	9202      	str	r2, [sp, #8]
  403efa:	9a04      	ldr	r2, [sp, #16]
  403efc:	2331      	movs	r3, #49	; 0x31
  403efe:	7013      	strb	r3, [r2, #0]
  403f00:	e652      	b.n	403ba8 <_dtoa_r+0x700>
  403f02:	2301      	movs	r3, #1
  403f04:	930b      	str	r3, [sp, #44]	; 0x2c
  403f06:	e666      	b.n	403bd6 <_dtoa_r+0x72e>
  403f08:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403f0c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f0e:	e48f      	b.n	403830 <_dtoa_r+0x388>
  403f10:	00406ee8 	.word	0x00406ee8
  403f14:	00406ec0 	.word	0x00406ec0
  403f18:	3ff00000 	.word	0x3ff00000
  403f1c:	401c0000 	.word	0x401c0000
  403f20:	3fe00000 	.word	0x3fe00000
  403f24:	40240000 	.word	0x40240000
  403f28:	40140000 	.word	0x40140000
  403f2c:	4650      	mov	r0, sl
  403f2e:	f001 ff1b 	bl	405d68 <__aeabi_i2d>
  403f32:	463a      	mov	r2, r7
  403f34:	4643      	mov	r3, r8
  403f36:	f001 ff7d 	bl	405e34 <__aeabi_dmul>
  403f3a:	2200      	movs	r2, #0
  403f3c:	4bc1      	ldr	r3, [pc, #772]	; (404244 <_dtoa_r+0xd9c>)
  403f3e:	f001 fdc7 	bl	405ad0 <__adddf3>
  403f42:	4605      	mov	r5, r0
  403f44:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403f48:	4641      	mov	r1, r8
  403f4a:	2200      	movs	r2, #0
  403f4c:	4bbe      	ldr	r3, [pc, #760]	; (404248 <_dtoa_r+0xda0>)
  403f4e:	4638      	mov	r0, r7
  403f50:	f001 fdbc 	bl	405acc <__aeabi_dsub>
  403f54:	462a      	mov	r2, r5
  403f56:	4633      	mov	r3, r6
  403f58:	4682      	mov	sl, r0
  403f5a:	468b      	mov	fp, r1
  403f5c:	f002 f9fa 	bl	406354 <__aeabi_dcmpgt>
  403f60:	4680      	mov	r8, r0
  403f62:	2800      	cmp	r0, #0
  403f64:	f040 8110 	bne.w	404188 <_dtoa_r+0xce0>
  403f68:	462a      	mov	r2, r5
  403f6a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403f6e:	4650      	mov	r0, sl
  403f70:	4659      	mov	r1, fp
  403f72:	f002 f9d1 	bl	406318 <__aeabi_dcmplt>
  403f76:	b118      	cbz	r0, 403f80 <_dtoa_r+0xad8>
  403f78:	4646      	mov	r6, r8
  403f7a:	e771      	b.n	403e60 <_dtoa_r+0x9b8>
  403f7c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403f80:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403f84:	f7ff bb8a 	b.w	40369c <_dtoa_r+0x1f4>
  403f88:	9804      	ldr	r0, [sp, #16]
  403f8a:	f7ff babb 	b.w	403504 <_dtoa_r+0x5c>
  403f8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403f92:	970c      	str	r7, [sp, #48]	; 0x30
  403f94:	1afb      	subs	r3, r7, r3
  403f96:	441a      	add	r2, r3
  403f98:	920d      	str	r2, [sp, #52]	; 0x34
  403f9a:	2700      	movs	r7, #0
  403f9c:	e469      	b.n	403872 <_dtoa_r+0x3ca>
  403f9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403fa2:	f04f 0a02 	mov.w	sl, #2
  403fa6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403faa:	e657      	b.n	403c5c <_dtoa_r+0x7b4>
  403fac:	2100      	movs	r1, #0
  403fae:	2301      	movs	r3, #1
  403fb0:	6461      	str	r1, [r4, #68]	; 0x44
  403fb2:	4620      	mov	r0, r4
  403fb4:	9325      	str	r3, [sp, #148]	; 0x94
  403fb6:	f000 fd79 	bl	404aac <_Balloc>
  403fba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403fbc:	9004      	str	r0, [sp, #16]
  403fbe:	6420      	str	r0, [r4, #64]	; 0x40
  403fc0:	930a      	str	r3, [sp, #40]	; 0x28
  403fc2:	930f      	str	r3, [sp, #60]	; 0x3c
  403fc4:	e629      	b.n	403c1a <_dtoa_r+0x772>
  403fc6:	2a00      	cmp	r2, #0
  403fc8:	46d0      	mov	r8, sl
  403fca:	f8cd b018 	str.w	fp, [sp, #24]
  403fce:	469a      	mov	sl, r3
  403fd0:	dd11      	ble.n	403ff6 <_dtoa_r+0xb4e>
  403fd2:	4649      	mov	r1, r9
  403fd4:	2201      	movs	r2, #1
  403fd6:	4620      	mov	r0, r4
  403fd8:	f000 ff14 	bl	404e04 <__lshift>
  403fdc:	4641      	mov	r1, r8
  403fde:	4681      	mov	r9, r0
  403fe0:	f000 ff62 	bl	404ea8 <__mcmp>
  403fe4:	2800      	cmp	r0, #0
  403fe6:	f340 8146 	ble.w	404276 <_dtoa_r+0xdce>
  403fea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403fee:	f000 8106 	beq.w	4041fe <_dtoa_r+0xd56>
  403ff2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403ff6:	46b3      	mov	fp, r6
  403ff8:	f887 a000 	strb.w	sl, [r7]
  403ffc:	1c7d      	adds	r5, r7, #1
  403ffe:	9e06      	ldr	r6, [sp, #24]
  404000:	e5d2      	b.n	403ba8 <_dtoa_r+0x700>
  404002:	d104      	bne.n	40400e <_dtoa_r+0xb66>
  404004:	f01a 0f01 	tst.w	sl, #1
  404008:	d001      	beq.n	40400e <_dtoa_r+0xb66>
  40400a:	e5bd      	b.n	403b88 <_dtoa_r+0x6e0>
  40400c:	4615      	mov	r5, r2
  40400e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404012:	2b30      	cmp	r3, #48	; 0x30
  404014:	f105 32ff 	add.w	r2, r5, #4294967295
  404018:	d0f8      	beq.n	40400c <_dtoa_r+0xb64>
  40401a:	e5c5      	b.n	403ba8 <_dtoa_r+0x700>
  40401c:	9904      	ldr	r1, [sp, #16]
  40401e:	2230      	movs	r2, #48	; 0x30
  404020:	700a      	strb	r2, [r1, #0]
  404022:	9a02      	ldr	r2, [sp, #8]
  404024:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404028:	3201      	adds	r2, #1
  40402a:	9202      	str	r2, [sp, #8]
  40402c:	f7ff bbfc 	b.w	403828 <_dtoa_r+0x380>
  404030:	f000 80bb 	beq.w	4041aa <_dtoa_r+0xd02>
  404034:	9b02      	ldr	r3, [sp, #8]
  404036:	425d      	negs	r5, r3
  404038:	4b84      	ldr	r3, [pc, #528]	; (40424c <_dtoa_r+0xda4>)
  40403a:	f005 020f 	and.w	r2, r5, #15
  40403e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404042:	e9d3 2300 	ldrd	r2, r3, [r3]
  404046:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40404a:	f001 fef3 	bl	405e34 <__aeabi_dmul>
  40404e:	112d      	asrs	r5, r5, #4
  404050:	4607      	mov	r7, r0
  404052:	4688      	mov	r8, r1
  404054:	f000 812c 	beq.w	4042b0 <_dtoa_r+0xe08>
  404058:	4e7d      	ldr	r6, [pc, #500]	; (404250 <_dtoa_r+0xda8>)
  40405a:	f04f 0a02 	mov.w	sl, #2
  40405e:	07eb      	lsls	r3, r5, #31
  404060:	d509      	bpl.n	404076 <_dtoa_r+0xbce>
  404062:	4638      	mov	r0, r7
  404064:	4641      	mov	r1, r8
  404066:	e9d6 2300 	ldrd	r2, r3, [r6]
  40406a:	f001 fee3 	bl	405e34 <__aeabi_dmul>
  40406e:	f10a 0a01 	add.w	sl, sl, #1
  404072:	4607      	mov	r7, r0
  404074:	4688      	mov	r8, r1
  404076:	106d      	asrs	r5, r5, #1
  404078:	f106 0608 	add.w	r6, r6, #8
  40407c:	d1ef      	bne.n	40405e <_dtoa_r+0xbb6>
  40407e:	e608      	b.n	403c92 <_dtoa_r+0x7ea>
  404080:	6871      	ldr	r1, [r6, #4]
  404082:	4620      	mov	r0, r4
  404084:	f000 fd12 	bl	404aac <_Balloc>
  404088:	6933      	ldr	r3, [r6, #16]
  40408a:	3302      	adds	r3, #2
  40408c:	009a      	lsls	r2, r3, #2
  40408e:	4605      	mov	r5, r0
  404090:	f106 010c 	add.w	r1, r6, #12
  404094:	300c      	adds	r0, #12
  404096:	f000 fc63 	bl	404960 <memcpy>
  40409a:	4629      	mov	r1, r5
  40409c:	2201      	movs	r2, #1
  40409e:	4620      	mov	r0, r4
  4040a0:	f000 feb0 	bl	404e04 <__lshift>
  4040a4:	9006      	str	r0, [sp, #24]
  4040a6:	e4b5      	b.n	403a14 <_dtoa_r+0x56c>
  4040a8:	2b39      	cmp	r3, #57	; 0x39
  4040aa:	f8cd b018 	str.w	fp, [sp, #24]
  4040ae:	46d0      	mov	r8, sl
  4040b0:	f000 80a5 	beq.w	4041fe <_dtoa_r+0xd56>
  4040b4:	f103 0a01 	add.w	sl, r3, #1
  4040b8:	46b3      	mov	fp, r6
  4040ba:	f887 a000 	strb.w	sl, [r7]
  4040be:	1c7d      	adds	r5, r7, #1
  4040c0:	9e06      	ldr	r6, [sp, #24]
  4040c2:	e571      	b.n	403ba8 <_dtoa_r+0x700>
  4040c4:	465a      	mov	r2, fp
  4040c6:	46d0      	mov	r8, sl
  4040c8:	46b3      	mov	fp, r6
  4040ca:	469a      	mov	sl, r3
  4040cc:	4616      	mov	r6, r2
  4040ce:	e54f      	b.n	403b70 <_dtoa_r+0x6c8>
  4040d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040d2:	495e      	ldr	r1, [pc, #376]	; (40424c <_dtoa_r+0xda4>)
  4040d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4040d8:	462a      	mov	r2, r5
  4040da:	4633      	mov	r3, r6
  4040dc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4040e0:	f001 fea8 	bl	405e34 <__aeabi_dmul>
  4040e4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4040e8:	4638      	mov	r0, r7
  4040ea:	4641      	mov	r1, r8
  4040ec:	f002 f952 	bl	406394 <__aeabi_d2iz>
  4040f0:	4605      	mov	r5, r0
  4040f2:	f001 fe39 	bl	405d68 <__aeabi_i2d>
  4040f6:	460b      	mov	r3, r1
  4040f8:	4602      	mov	r2, r0
  4040fa:	4641      	mov	r1, r8
  4040fc:	4638      	mov	r0, r7
  4040fe:	f001 fce5 	bl	405acc <__aeabi_dsub>
  404102:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404104:	460f      	mov	r7, r1
  404106:	9904      	ldr	r1, [sp, #16]
  404108:	3530      	adds	r5, #48	; 0x30
  40410a:	2b01      	cmp	r3, #1
  40410c:	700d      	strb	r5, [r1, #0]
  40410e:	4606      	mov	r6, r0
  404110:	f101 0501 	add.w	r5, r1, #1
  404114:	d026      	beq.n	404164 <_dtoa_r+0xcbc>
  404116:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404118:	9a04      	ldr	r2, [sp, #16]
  40411a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404258 <_dtoa_r+0xdb0>
  40411e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404122:	4413      	add	r3, r2
  404124:	f04f 0a00 	mov.w	sl, #0
  404128:	4699      	mov	r9, r3
  40412a:	4652      	mov	r2, sl
  40412c:	465b      	mov	r3, fp
  40412e:	4630      	mov	r0, r6
  404130:	4639      	mov	r1, r7
  404132:	f001 fe7f 	bl	405e34 <__aeabi_dmul>
  404136:	460f      	mov	r7, r1
  404138:	4606      	mov	r6, r0
  40413a:	f002 f92b 	bl	406394 <__aeabi_d2iz>
  40413e:	4680      	mov	r8, r0
  404140:	f001 fe12 	bl	405d68 <__aeabi_i2d>
  404144:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404148:	4602      	mov	r2, r0
  40414a:	460b      	mov	r3, r1
  40414c:	4630      	mov	r0, r6
  40414e:	4639      	mov	r1, r7
  404150:	f001 fcbc 	bl	405acc <__aeabi_dsub>
  404154:	f805 8b01 	strb.w	r8, [r5], #1
  404158:	454d      	cmp	r5, r9
  40415a:	4606      	mov	r6, r0
  40415c:	460f      	mov	r7, r1
  40415e:	d1e4      	bne.n	40412a <_dtoa_r+0xc82>
  404160:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404164:	4b3b      	ldr	r3, [pc, #236]	; (404254 <_dtoa_r+0xdac>)
  404166:	2200      	movs	r2, #0
  404168:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40416c:	f001 fcb0 	bl	405ad0 <__adddf3>
  404170:	4632      	mov	r2, r6
  404172:	463b      	mov	r3, r7
  404174:	f002 f8d0 	bl	406318 <__aeabi_dcmplt>
  404178:	2800      	cmp	r0, #0
  40417a:	d046      	beq.n	40420a <_dtoa_r+0xd62>
  40417c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40417e:	9302      	str	r3, [sp, #8]
  404180:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404184:	f7ff bb43 	b.w	40380e <_dtoa_r+0x366>
  404188:	f04f 0800 	mov.w	r8, #0
  40418c:	4646      	mov	r6, r8
  40418e:	e6a9      	b.n	403ee4 <_dtoa_r+0xa3c>
  404190:	9b08      	ldr	r3, [sp, #32]
  404192:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404194:	1a9d      	subs	r5, r3, r2
  404196:	2300      	movs	r3, #0
  404198:	f7ff bb71 	b.w	40387e <_dtoa_r+0x3d6>
  40419c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40419e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4041a0:	9d08      	ldr	r5, [sp, #32]
  4041a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041a6:	f7ff bb6a 	b.w	40387e <_dtoa_r+0x3d6>
  4041aa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4041ae:	f04f 0a02 	mov.w	sl, #2
  4041b2:	e56e      	b.n	403c92 <_dtoa_r+0x7ea>
  4041b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041b6:	2b00      	cmp	r3, #0
  4041b8:	f43f aeb8 	beq.w	403f2c <_dtoa_r+0xa84>
  4041bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041be:	2b00      	cmp	r3, #0
  4041c0:	f77f aede 	ble.w	403f80 <_dtoa_r+0xad8>
  4041c4:	2200      	movs	r2, #0
  4041c6:	4b24      	ldr	r3, [pc, #144]	; (404258 <_dtoa_r+0xdb0>)
  4041c8:	4638      	mov	r0, r7
  4041ca:	4641      	mov	r1, r8
  4041cc:	f001 fe32 	bl	405e34 <__aeabi_dmul>
  4041d0:	4607      	mov	r7, r0
  4041d2:	4688      	mov	r8, r1
  4041d4:	f10a 0001 	add.w	r0, sl, #1
  4041d8:	f001 fdc6 	bl	405d68 <__aeabi_i2d>
  4041dc:	463a      	mov	r2, r7
  4041de:	4643      	mov	r3, r8
  4041e0:	f001 fe28 	bl	405e34 <__aeabi_dmul>
  4041e4:	2200      	movs	r2, #0
  4041e6:	4b17      	ldr	r3, [pc, #92]	; (404244 <_dtoa_r+0xd9c>)
  4041e8:	f001 fc72 	bl	405ad0 <__adddf3>
  4041ec:	9a02      	ldr	r2, [sp, #8]
  4041ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041f0:	9312      	str	r3, [sp, #72]	; 0x48
  4041f2:	3a01      	subs	r2, #1
  4041f4:	4605      	mov	r5, r0
  4041f6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4041fa:	9215      	str	r2, [sp, #84]	; 0x54
  4041fc:	e56a      	b.n	403cd4 <_dtoa_r+0x82c>
  4041fe:	2239      	movs	r2, #57	; 0x39
  404200:	46b3      	mov	fp, r6
  404202:	703a      	strb	r2, [r7, #0]
  404204:	9e06      	ldr	r6, [sp, #24]
  404206:	1c7d      	adds	r5, r7, #1
  404208:	e4c0      	b.n	403b8c <_dtoa_r+0x6e4>
  40420a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40420e:	2000      	movs	r0, #0
  404210:	4910      	ldr	r1, [pc, #64]	; (404254 <_dtoa_r+0xdac>)
  404212:	f001 fc5b 	bl	405acc <__aeabi_dsub>
  404216:	4632      	mov	r2, r6
  404218:	463b      	mov	r3, r7
  40421a:	f002 f89b 	bl	406354 <__aeabi_dcmpgt>
  40421e:	b908      	cbnz	r0, 404224 <_dtoa_r+0xd7c>
  404220:	e6ae      	b.n	403f80 <_dtoa_r+0xad8>
  404222:	4615      	mov	r5, r2
  404224:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404228:	2b30      	cmp	r3, #48	; 0x30
  40422a:	f105 32ff 	add.w	r2, r5, #4294967295
  40422e:	d0f8      	beq.n	404222 <_dtoa_r+0xd7a>
  404230:	e5d7      	b.n	403de2 <_dtoa_r+0x93a>
  404232:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404236:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404238:	9302      	str	r3, [sp, #8]
  40423a:	f7ff bae8 	b.w	40380e <_dtoa_r+0x366>
  40423e:	970c      	str	r7, [sp, #48]	; 0x30
  404240:	f7ff bba5 	b.w	40398e <_dtoa_r+0x4e6>
  404244:	401c0000 	.word	0x401c0000
  404248:	40140000 	.word	0x40140000
  40424c:	00406ee8 	.word	0x00406ee8
  404250:	00406ec0 	.word	0x00406ec0
  404254:	3fe00000 	.word	0x3fe00000
  404258:	40240000 	.word	0x40240000
  40425c:	2b39      	cmp	r3, #57	; 0x39
  40425e:	f8cd b018 	str.w	fp, [sp, #24]
  404262:	46d0      	mov	r8, sl
  404264:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404268:	469a      	mov	sl, r3
  40426a:	d0c8      	beq.n	4041fe <_dtoa_r+0xd56>
  40426c:	f1bb 0f00 	cmp.w	fp, #0
  404270:	f73f aebf 	bgt.w	403ff2 <_dtoa_r+0xb4a>
  404274:	e6bf      	b.n	403ff6 <_dtoa_r+0xb4e>
  404276:	f47f aebe 	bne.w	403ff6 <_dtoa_r+0xb4e>
  40427a:	f01a 0f01 	tst.w	sl, #1
  40427e:	f43f aeba 	beq.w	403ff6 <_dtoa_r+0xb4e>
  404282:	e6b2      	b.n	403fea <_dtoa_r+0xb42>
  404284:	f04f 0800 	mov.w	r8, #0
  404288:	4646      	mov	r6, r8
  40428a:	e5e9      	b.n	403e60 <_dtoa_r+0x9b8>
  40428c:	4631      	mov	r1, r6
  40428e:	2300      	movs	r3, #0
  404290:	220a      	movs	r2, #10
  404292:	4620      	mov	r0, r4
  404294:	f000 fc3a 	bl	404b0c <__multadd>
  404298:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40429a:	2b00      	cmp	r3, #0
  40429c:	4606      	mov	r6, r0
  40429e:	dd0a      	ble.n	4042b6 <_dtoa_r+0xe0e>
  4042a0:	930a      	str	r3, [sp, #40]	; 0x28
  4042a2:	f7ff bbaa 	b.w	4039fa <_dtoa_r+0x552>
  4042a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042a8:	2b02      	cmp	r3, #2
  4042aa:	dc23      	bgt.n	4042f4 <_dtoa_r+0xe4c>
  4042ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042ae:	e43b      	b.n	403b28 <_dtoa_r+0x680>
  4042b0:	f04f 0a02 	mov.w	sl, #2
  4042b4:	e4ed      	b.n	403c92 <_dtoa_r+0x7ea>
  4042b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042b8:	2b02      	cmp	r3, #2
  4042ba:	dc1b      	bgt.n	4042f4 <_dtoa_r+0xe4c>
  4042bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042be:	e7ef      	b.n	4042a0 <_dtoa_r+0xdf8>
  4042c0:	2500      	movs	r5, #0
  4042c2:	6465      	str	r5, [r4, #68]	; 0x44
  4042c4:	4629      	mov	r1, r5
  4042c6:	4620      	mov	r0, r4
  4042c8:	f000 fbf0 	bl	404aac <_Balloc>
  4042cc:	f04f 33ff 	mov.w	r3, #4294967295
  4042d0:	930a      	str	r3, [sp, #40]	; 0x28
  4042d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4042d4:	2301      	movs	r3, #1
  4042d6:	9004      	str	r0, [sp, #16]
  4042d8:	9525      	str	r5, [sp, #148]	; 0x94
  4042da:	6420      	str	r0, [r4, #64]	; 0x40
  4042dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4042de:	f7ff b9dd 	b.w	40369c <_dtoa_r+0x1f4>
  4042e2:	2501      	movs	r5, #1
  4042e4:	f7ff b9a5 	b.w	403632 <_dtoa_r+0x18a>
  4042e8:	f43f ab69 	beq.w	4039be <_dtoa_r+0x516>
  4042ec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4042f0:	f7ff bbf9 	b.w	403ae6 <_dtoa_r+0x63e>
  4042f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042f6:	930a      	str	r3, [sp, #40]	; 0x28
  4042f8:	e5e5      	b.n	403ec6 <_dtoa_r+0xa1e>
  4042fa:	bf00      	nop

004042fc <__libc_fini_array>:
  4042fc:	b538      	push	{r3, r4, r5, lr}
  4042fe:	4c0a      	ldr	r4, [pc, #40]	; (404328 <__libc_fini_array+0x2c>)
  404300:	4d0a      	ldr	r5, [pc, #40]	; (40432c <__libc_fini_array+0x30>)
  404302:	1b64      	subs	r4, r4, r5
  404304:	10a4      	asrs	r4, r4, #2
  404306:	d00a      	beq.n	40431e <__libc_fini_array+0x22>
  404308:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40430c:	3b01      	subs	r3, #1
  40430e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404312:	3c01      	subs	r4, #1
  404314:	f855 3904 	ldr.w	r3, [r5], #-4
  404318:	4798      	blx	r3
  40431a:	2c00      	cmp	r4, #0
  40431c:	d1f9      	bne.n	404312 <__libc_fini_array+0x16>
  40431e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404322:	f002 bedf 	b.w	4070e4 <_fini>
  404326:	bf00      	nop
  404328:	004070f4 	.word	0x004070f4
  40432c:	004070f0 	.word	0x004070f0

00404330 <_localeconv_r>:
  404330:	4a04      	ldr	r2, [pc, #16]	; (404344 <_localeconv_r+0x14>)
  404332:	4b05      	ldr	r3, [pc, #20]	; (404348 <_localeconv_r+0x18>)
  404334:	6812      	ldr	r2, [r2, #0]
  404336:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404338:	2800      	cmp	r0, #0
  40433a:	bf08      	it	eq
  40433c:	4618      	moveq	r0, r3
  40433e:	30f0      	adds	r0, #240	; 0xf0
  404340:	4770      	bx	lr
  404342:	bf00      	nop
  404344:	20400070 	.word	0x20400070
  404348:	204008b4 	.word	0x204008b4

0040434c <__retarget_lock_acquire_recursive>:
  40434c:	4770      	bx	lr
  40434e:	bf00      	nop

00404350 <__retarget_lock_release_recursive>:
  404350:	4770      	bx	lr
  404352:	bf00      	nop

00404354 <_malloc_r>:
  404354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404358:	f101 060b 	add.w	r6, r1, #11
  40435c:	2e16      	cmp	r6, #22
  40435e:	b083      	sub	sp, #12
  404360:	4605      	mov	r5, r0
  404362:	f240 809e 	bls.w	4044a2 <_malloc_r+0x14e>
  404366:	f036 0607 	bics.w	r6, r6, #7
  40436a:	f100 80bd 	bmi.w	4044e8 <_malloc_r+0x194>
  40436e:	42b1      	cmp	r1, r6
  404370:	f200 80ba 	bhi.w	4044e8 <_malloc_r+0x194>
  404374:	f000 fb8e 	bl	404a94 <__malloc_lock>
  404378:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40437c:	f0c0 8293 	bcc.w	4048a6 <_malloc_r+0x552>
  404380:	0a73      	lsrs	r3, r6, #9
  404382:	f000 80b8 	beq.w	4044f6 <_malloc_r+0x1a2>
  404386:	2b04      	cmp	r3, #4
  404388:	f200 8179 	bhi.w	40467e <_malloc_r+0x32a>
  40438c:	09b3      	lsrs	r3, r6, #6
  40438e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404392:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404396:	00c3      	lsls	r3, r0, #3
  404398:	4fbf      	ldr	r7, [pc, #764]	; (404698 <_malloc_r+0x344>)
  40439a:	443b      	add	r3, r7
  40439c:	f1a3 0108 	sub.w	r1, r3, #8
  4043a0:	685c      	ldr	r4, [r3, #4]
  4043a2:	42a1      	cmp	r1, r4
  4043a4:	d106      	bne.n	4043b4 <_malloc_r+0x60>
  4043a6:	e00c      	b.n	4043c2 <_malloc_r+0x6e>
  4043a8:	2a00      	cmp	r2, #0
  4043aa:	f280 80aa 	bge.w	404502 <_malloc_r+0x1ae>
  4043ae:	68e4      	ldr	r4, [r4, #12]
  4043b0:	42a1      	cmp	r1, r4
  4043b2:	d006      	beq.n	4043c2 <_malloc_r+0x6e>
  4043b4:	6863      	ldr	r3, [r4, #4]
  4043b6:	f023 0303 	bic.w	r3, r3, #3
  4043ba:	1b9a      	subs	r2, r3, r6
  4043bc:	2a0f      	cmp	r2, #15
  4043be:	ddf3      	ble.n	4043a8 <_malloc_r+0x54>
  4043c0:	4670      	mov	r0, lr
  4043c2:	693c      	ldr	r4, [r7, #16]
  4043c4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4046ac <_malloc_r+0x358>
  4043c8:	4574      	cmp	r4, lr
  4043ca:	f000 81ab 	beq.w	404724 <_malloc_r+0x3d0>
  4043ce:	6863      	ldr	r3, [r4, #4]
  4043d0:	f023 0303 	bic.w	r3, r3, #3
  4043d4:	1b9a      	subs	r2, r3, r6
  4043d6:	2a0f      	cmp	r2, #15
  4043d8:	f300 8190 	bgt.w	4046fc <_malloc_r+0x3a8>
  4043dc:	2a00      	cmp	r2, #0
  4043de:	f8c7 e014 	str.w	lr, [r7, #20]
  4043e2:	f8c7 e010 	str.w	lr, [r7, #16]
  4043e6:	f280 809d 	bge.w	404524 <_malloc_r+0x1d0>
  4043ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4043ee:	f080 8161 	bcs.w	4046b4 <_malloc_r+0x360>
  4043f2:	08db      	lsrs	r3, r3, #3
  4043f4:	f103 0c01 	add.w	ip, r3, #1
  4043f8:	1099      	asrs	r1, r3, #2
  4043fa:	687a      	ldr	r2, [r7, #4]
  4043fc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404400:	f8c4 8008 	str.w	r8, [r4, #8]
  404404:	2301      	movs	r3, #1
  404406:	408b      	lsls	r3, r1
  404408:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40440c:	4313      	orrs	r3, r2
  40440e:	3908      	subs	r1, #8
  404410:	60e1      	str	r1, [r4, #12]
  404412:	607b      	str	r3, [r7, #4]
  404414:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404418:	f8c8 400c 	str.w	r4, [r8, #12]
  40441c:	1082      	asrs	r2, r0, #2
  40441e:	2401      	movs	r4, #1
  404420:	4094      	lsls	r4, r2
  404422:	429c      	cmp	r4, r3
  404424:	f200 808b 	bhi.w	40453e <_malloc_r+0x1ea>
  404428:	421c      	tst	r4, r3
  40442a:	d106      	bne.n	40443a <_malloc_r+0xe6>
  40442c:	f020 0003 	bic.w	r0, r0, #3
  404430:	0064      	lsls	r4, r4, #1
  404432:	421c      	tst	r4, r3
  404434:	f100 0004 	add.w	r0, r0, #4
  404438:	d0fa      	beq.n	404430 <_malloc_r+0xdc>
  40443a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40443e:	46cc      	mov	ip, r9
  404440:	4680      	mov	r8, r0
  404442:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404446:	459c      	cmp	ip, r3
  404448:	d107      	bne.n	40445a <_malloc_r+0x106>
  40444a:	e16d      	b.n	404728 <_malloc_r+0x3d4>
  40444c:	2a00      	cmp	r2, #0
  40444e:	f280 817b 	bge.w	404748 <_malloc_r+0x3f4>
  404452:	68db      	ldr	r3, [r3, #12]
  404454:	459c      	cmp	ip, r3
  404456:	f000 8167 	beq.w	404728 <_malloc_r+0x3d4>
  40445a:	6859      	ldr	r1, [r3, #4]
  40445c:	f021 0103 	bic.w	r1, r1, #3
  404460:	1b8a      	subs	r2, r1, r6
  404462:	2a0f      	cmp	r2, #15
  404464:	ddf2      	ble.n	40444c <_malloc_r+0xf8>
  404466:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40446a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40446e:	9300      	str	r3, [sp, #0]
  404470:	199c      	adds	r4, r3, r6
  404472:	4628      	mov	r0, r5
  404474:	f046 0601 	orr.w	r6, r6, #1
  404478:	f042 0501 	orr.w	r5, r2, #1
  40447c:	605e      	str	r6, [r3, #4]
  40447e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404482:	f8cc 8008 	str.w	r8, [ip, #8]
  404486:	617c      	str	r4, [r7, #20]
  404488:	613c      	str	r4, [r7, #16]
  40448a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40448e:	f8c4 e008 	str.w	lr, [r4, #8]
  404492:	6065      	str	r5, [r4, #4]
  404494:	505a      	str	r2, [r3, r1]
  404496:	f000 fb03 	bl	404aa0 <__malloc_unlock>
  40449a:	9b00      	ldr	r3, [sp, #0]
  40449c:	f103 0408 	add.w	r4, r3, #8
  4044a0:	e01e      	b.n	4044e0 <_malloc_r+0x18c>
  4044a2:	2910      	cmp	r1, #16
  4044a4:	d820      	bhi.n	4044e8 <_malloc_r+0x194>
  4044a6:	f000 faf5 	bl	404a94 <__malloc_lock>
  4044aa:	2610      	movs	r6, #16
  4044ac:	2318      	movs	r3, #24
  4044ae:	2002      	movs	r0, #2
  4044b0:	4f79      	ldr	r7, [pc, #484]	; (404698 <_malloc_r+0x344>)
  4044b2:	443b      	add	r3, r7
  4044b4:	f1a3 0208 	sub.w	r2, r3, #8
  4044b8:	685c      	ldr	r4, [r3, #4]
  4044ba:	4294      	cmp	r4, r2
  4044bc:	f000 813d 	beq.w	40473a <_malloc_r+0x3e6>
  4044c0:	6863      	ldr	r3, [r4, #4]
  4044c2:	68e1      	ldr	r1, [r4, #12]
  4044c4:	68a6      	ldr	r6, [r4, #8]
  4044c6:	f023 0303 	bic.w	r3, r3, #3
  4044ca:	4423      	add	r3, r4
  4044cc:	4628      	mov	r0, r5
  4044ce:	685a      	ldr	r2, [r3, #4]
  4044d0:	60f1      	str	r1, [r6, #12]
  4044d2:	f042 0201 	orr.w	r2, r2, #1
  4044d6:	608e      	str	r6, [r1, #8]
  4044d8:	605a      	str	r2, [r3, #4]
  4044da:	f000 fae1 	bl	404aa0 <__malloc_unlock>
  4044de:	3408      	adds	r4, #8
  4044e0:	4620      	mov	r0, r4
  4044e2:	b003      	add	sp, #12
  4044e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044e8:	2400      	movs	r4, #0
  4044ea:	230c      	movs	r3, #12
  4044ec:	4620      	mov	r0, r4
  4044ee:	602b      	str	r3, [r5, #0]
  4044f0:	b003      	add	sp, #12
  4044f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044f6:	2040      	movs	r0, #64	; 0x40
  4044f8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4044fc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404500:	e74a      	b.n	404398 <_malloc_r+0x44>
  404502:	4423      	add	r3, r4
  404504:	68e1      	ldr	r1, [r4, #12]
  404506:	685a      	ldr	r2, [r3, #4]
  404508:	68a6      	ldr	r6, [r4, #8]
  40450a:	f042 0201 	orr.w	r2, r2, #1
  40450e:	60f1      	str	r1, [r6, #12]
  404510:	4628      	mov	r0, r5
  404512:	608e      	str	r6, [r1, #8]
  404514:	605a      	str	r2, [r3, #4]
  404516:	f000 fac3 	bl	404aa0 <__malloc_unlock>
  40451a:	3408      	adds	r4, #8
  40451c:	4620      	mov	r0, r4
  40451e:	b003      	add	sp, #12
  404520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404524:	4423      	add	r3, r4
  404526:	4628      	mov	r0, r5
  404528:	685a      	ldr	r2, [r3, #4]
  40452a:	f042 0201 	orr.w	r2, r2, #1
  40452e:	605a      	str	r2, [r3, #4]
  404530:	f000 fab6 	bl	404aa0 <__malloc_unlock>
  404534:	3408      	adds	r4, #8
  404536:	4620      	mov	r0, r4
  404538:	b003      	add	sp, #12
  40453a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40453e:	68bc      	ldr	r4, [r7, #8]
  404540:	6863      	ldr	r3, [r4, #4]
  404542:	f023 0803 	bic.w	r8, r3, #3
  404546:	45b0      	cmp	r8, r6
  404548:	d304      	bcc.n	404554 <_malloc_r+0x200>
  40454a:	eba8 0306 	sub.w	r3, r8, r6
  40454e:	2b0f      	cmp	r3, #15
  404550:	f300 8085 	bgt.w	40465e <_malloc_r+0x30a>
  404554:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4046b0 <_malloc_r+0x35c>
  404558:	4b50      	ldr	r3, [pc, #320]	; (40469c <_malloc_r+0x348>)
  40455a:	f8d9 2000 	ldr.w	r2, [r9]
  40455e:	681b      	ldr	r3, [r3, #0]
  404560:	3201      	adds	r2, #1
  404562:	4433      	add	r3, r6
  404564:	eb04 0a08 	add.w	sl, r4, r8
  404568:	f000 8155 	beq.w	404816 <_malloc_r+0x4c2>
  40456c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404570:	330f      	adds	r3, #15
  404572:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404576:	f02b 0b0f 	bic.w	fp, fp, #15
  40457a:	4659      	mov	r1, fp
  40457c:	4628      	mov	r0, r5
  40457e:	f000 fd8f 	bl	4050a0 <_sbrk_r>
  404582:	1c41      	adds	r1, r0, #1
  404584:	4602      	mov	r2, r0
  404586:	f000 80fc 	beq.w	404782 <_malloc_r+0x42e>
  40458a:	4582      	cmp	sl, r0
  40458c:	f200 80f7 	bhi.w	40477e <_malloc_r+0x42a>
  404590:	4b43      	ldr	r3, [pc, #268]	; (4046a0 <_malloc_r+0x34c>)
  404592:	6819      	ldr	r1, [r3, #0]
  404594:	4459      	add	r1, fp
  404596:	6019      	str	r1, [r3, #0]
  404598:	f000 814d 	beq.w	404836 <_malloc_r+0x4e2>
  40459c:	f8d9 0000 	ldr.w	r0, [r9]
  4045a0:	3001      	adds	r0, #1
  4045a2:	bf1b      	ittet	ne
  4045a4:	eba2 0a0a 	subne.w	sl, r2, sl
  4045a8:	4451      	addne	r1, sl
  4045aa:	f8c9 2000 	streq.w	r2, [r9]
  4045ae:	6019      	strne	r1, [r3, #0]
  4045b0:	f012 0107 	ands.w	r1, r2, #7
  4045b4:	f000 8115 	beq.w	4047e2 <_malloc_r+0x48e>
  4045b8:	f1c1 0008 	rsb	r0, r1, #8
  4045bc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4045c0:	4402      	add	r2, r0
  4045c2:	3108      	adds	r1, #8
  4045c4:	eb02 090b 	add.w	r9, r2, fp
  4045c8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4045cc:	eba1 0909 	sub.w	r9, r1, r9
  4045d0:	4649      	mov	r1, r9
  4045d2:	4628      	mov	r0, r5
  4045d4:	9301      	str	r3, [sp, #4]
  4045d6:	9200      	str	r2, [sp, #0]
  4045d8:	f000 fd62 	bl	4050a0 <_sbrk_r>
  4045dc:	1c43      	adds	r3, r0, #1
  4045de:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4045e2:	f000 8143 	beq.w	40486c <_malloc_r+0x518>
  4045e6:	1a80      	subs	r0, r0, r2
  4045e8:	4448      	add	r0, r9
  4045ea:	f040 0001 	orr.w	r0, r0, #1
  4045ee:	6819      	ldr	r1, [r3, #0]
  4045f0:	60ba      	str	r2, [r7, #8]
  4045f2:	4449      	add	r1, r9
  4045f4:	42bc      	cmp	r4, r7
  4045f6:	6050      	str	r0, [r2, #4]
  4045f8:	6019      	str	r1, [r3, #0]
  4045fa:	d017      	beq.n	40462c <_malloc_r+0x2d8>
  4045fc:	f1b8 0f0f 	cmp.w	r8, #15
  404600:	f240 80fb 	bls.w	4047fa <_malloc_r+0x4a6>
  404604:	6860      	ldr	r0, [r4, #4]
  404606:	f1a8 020c 	sub.w	r2, r8, #12
  40460a:	f022 0207 	bic.w	r2, r2, #7
  40460e:	eb04 0e02 	add.w	lr, r4, r2
  404612:	f000 0001 	and.w	r0, r0, #1
  404616:	f04f 0c05 	mov.w	ip, #5
  40461a:	4310      	orrs	r0, r2
  40461c:	2a0f      	cmp	r2, #15
  40461e:	6060      	str	r0, [r4, #4]
  404620:	f8ce c004 	str.w	ip, [lr, #4]
  404624:	f8ce c008 	str.w	ip, [lr, #8]
  404628:	f200 8117 	bhi.w	40485a <_malloc_r+0x506>
  40462c:	4b1d      	ldr	r3, [pc, #116]	; (4046a4 <_malloc_r+0x350>)
  40462e:	68bc      	ldr	r4, [r7, #8]
  404630:	681a      	ldr	r2, [r3, #0]
  404632:	4291      	cmp	r1, r2
  404634:	bf88      	it	hi
  404636:	6019      	strhi	r1, [r3, #0]
  404638:	4b1b      	ldr	r3, [pc, #108]	; (4046a8 <_malloc_r+0x354>)
  40463a:	681a      	ldr	r2, [r3, #0]
  40463c:	4291      	cmp	r1, r2
  40463e:	6862      	ldr	r2, [r4, #4]
  404640:	bf88      	it	hi
  404642:	6019      	strhi	r1, [r3, #0]
  404644:	f022 0203 	bic.w	r2, r2, #3
  404648:	4296      	cmp	r6, r2
  40464a:	eba2 0306 	sub.w	r3, r2, r6
  40464e:	d801      	bhi.n	404654 <_malloc_r+0x300>
  404650:	2b0f      	cmp	r3, #15
  404652:	dc04      	bgt.n	40465e <_malloc_r+0x30a>
  404654:	4628      	mov	r0, r5
  404656:	f000 fa23 	bl	404aa0 <__malloc_unlock>
  40465a:	2400      	movs	r4, #0
  40465c:	e740      	b.n	4044e0 <_malloc_r+0x18c>
  40465e:	19a2      	adds	r2, r4, r6
  404660:	f043 0301 	orr.w	r3, r3, #1
  404664:	f046 0601 	orr.w	r6, r6, #1
  404668:	6066      	str	r6, [r4, #4]
  40466a:	4628      	mov	r0, r5
  40466c:	60ba      	str	r2, [r7, #8]
  40466e:	6053      	str	r3, [r2, #4]
  404670:	f000 fa16 	bl	404aa0 <__malloc_unlock>
  404674:	3408      	adds	r4, #8
  404676:	4620      	mov	r0, r4
  404678:	b003      	add	sp, #12
  40467a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40467e:	2b14      	cmp	r3, #20
  404680:	d971      	bls.n	404766 <_malloc_r+0x412>
  404682:	2b54      	cmp	r3, #84	; 0x54
  404684:	f200 80a3 	bhi.w	4047ce <_malloc_r+0x47a>
  404688:	0b33      	lsrs	r3, r6, #12
  40468a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40468e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404692:	00c3      	lsls	r3, r0, #3
  404694:	e680      	b.n	404398 <_malloc_r+0x44>
  404696:	bf00      	nop
  404698:	204004a4 	.word	0x204004a4
  40469c:	20400d04 	.word	0x20400d04
  4046a0:	20400cd4 	.word	0x20400cd4
  4046a4:	20400cfc 	.word	0x20400cfc
  4046a8:	20400d00 	.word	0x20400d00
  4046ac:	204004ac 	.word	0x204004ac
  4046b0:	204008ac 	.word	0x204008ac
  4046b4:	0a5a      	lsrs	r2, r3, #9
  4046b6:	2a04      	cmp	r2, #4
  4046b8:	d95b      	bls.n	404772 <_malloc_r+0x41e>
  4046ba:	2a14      	cmp	r2, #20
  4046bc:	f200 80ae 	bhi.w	40481c <_malloc_r+0x4c8>
  4046c0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4046c4:	00c9      	lsls	r1, r1, #3
  4046c6:	325b      	adds	r2, #91	; 0x5b
  4046c8:	eb07 0c01 	add.w	ip, r7, r1
  4046cc:	5879      	ldr	r1, [r7, r1]
  4046ce:	f1ac 0c08 	sub.w	ip, ip, #8
  4046d2:	458c      	cmp	ip, r1
  4046d4:	f000 8088 	beq.w	4047e8 <_malloc_r+0x494>
  4046d8:	684a      	ldr	r2, [r1, #4]
  4046da:	f022 0203 	bic.w	r2, r2, #3
  4046de:	4293      	cmp	r3, r2
  4046e0:	d273      	bcs.n	4047ca <_malloc_r+0x476>
  4046e2:	6889      	ldr	r1, [r1, #8]
  4046e4:	458c      	cmp	ip, r1
  4046e6:	d1f7      	bne.n	4046d8 <_malloc_r+0x384>
  4046e8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4046ec:	687b      	ldr	r3, [r7, #4]
  4046ee:	60e2      	str	r2, [r4, #12]
  4046f0:	f8c4 c008 	str.w	ip, [r4, #8]
  4046f4:	6094      	str	r4, [r2, #8]
  4046f6:	f8cc 400c 	str.w	r4, [ip, #12]
  4046fa:	e68f      	b.n	40441c <_malloc_r+0xc8>
  4046fc:	19a1      	adds	r1, r4, r6
  4046fe:	f046 0c01 	orr.w	ip, r6, #1
  404702:	f042 0601 	orr.w	r6, r2, #1
  404706:	f8c4 c004 	str.w	ip, [r4, #4]
  40470a:	4628      	mov	r0, r5
  40470c:	6179      	str	r1, [r7, #20]
  40470e:	6139      	str	r1, [r7, #16]
  404710:	f8c1 e00c 	str.w	lr, [r1, #12]
  404714:	f8c1 e008 	str.w	lr, [r1, #8]
  404718:	604e      	str	r6, [r1, #4]
  40471a:	50e2      	str	r2, [r4, r3]
  40471c:	f000 f9c0 	bl	404aa0 <__malloc_unlock>
  404720:	3408      	adds	r4, #8
  404722:	e6dd      	b.n	4044e0 <_malloc_r+0x18c>
  404724:	687b      	ldr	r3, [r7, #4]
  404726:	e679      	b.n	40441c <_malloc_r+0xc8>
  404728:	f108 0801 	add.w	r8, r8, #1
  40472c:	f018 0f03 	tst.w	r8, #3
  404730:	f10c 0c08 	add.w	ip, ip, #8
  404734:	f47f ae85 	bne.w	404442 <_malloc_r+0xee>
  404738:	e02d      	b.n	404796 <_malloc_r+0x442>
  40473a:	68dc      	ldr	r4, [r3, #12]
  40473c:	42a3      	cmp	r3, r4
  40473e:	bf08      	it	eq
  404740:	3002      	addeq	r0, #2
  404742:	f43f ae3e 	beq.w	4043c2 <_malloc_r+0x6e>
  404746:	e6bb      	b.n	4044c0 <_malloc_r+0x16c>
  404748:	4419      	add	r1, r3
  40474a:	461c      	mov	r4, r3
  40474c:	684a      	ldr	r2, [r1, #4]
  40474e:	68db      	ldr	r3, [r3, #12]
  404750:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404754:	f042 0201 	orr.w	r2, r2, #1
  404758:	604a      	str	r2, [r1, #4]
  40475a:	4628      	mov	r0, r5
  40475c:	60f3      	str	r3, [r6, #12]
  40475e:	609e      	str	r6, [r3, #8]
  404760:	f000 f99e 	bl	404aa0 <__malloc_unlock>
  404764:	e6bc      	b.n	4044e0 <_malloc_r+0x18c>
  404766:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40476a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40476e:	00c3      	lsls	r3, r0, #3
  404770:	e612      	b.n	404398 <_malloc_r+0x44>
  404772:	099a      	lsrs	r2, r3, #6
  404774:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404778:	00c9      	lsls	r1, r1, #3
  40477a:	3238      	adds	r2, #56	; 0x38
  40477c:	e7a4      	b.n	4046c8 <_malloc_r+0x374>
  40477e:	42bc      	cmp	r4, r7
  404780:	d054      	beq.n	40482c <_malloc_r+0x4d8>
  404782:	68bc      	ldr	r4, [r7, #8]
  404784:	6862      	ldr	r2, [r4, #4]
  404786:	f022 0203 	bic.w	r2, r2, #3
  40478a:	e75d      	b.n	404648 <_malloc_r+0x2f4>
  40478c:	f859 3908 	ldr.w	r3, [r9], #-8
  404790:	4599      	cmp	r9, r3
  404792:	f040 8086 	bne.w	4048a2 <_malloc_r+0x54e>
  404796:	f010 0f03 	tst.w	r0, #3
  40479a:	f100 30ff 	add.w	r0, r0, #4294967295
  40479e:	d1f5      	bne.n	40478c <_malloc_r+0x438>
  4047a0:	687b      	ldr	r3, [r7, #4]
  4047a2:	ea23 0304 	bic.w	r3, r3, r4
  4047a6:	607b      	str	r3, [r7, #4]
  4047a8:	0064      	lsls	r4, r4, #1
  4047aa:	429c      	cmp	r4, r3
  4047ac:	f63f aec7 	bhi.w	40453e <_malloc_r+0x1ea>
  4047b0:	2c00      	cmp	r4, #0
  4047b2:	f43f aec4 	beq.w	40453e <_malloc_r+0x1ea>
  4047b6:	421c      	tst	r4, r3
  4047b8:	4640      	mov	r0, r8
  4047ba:	f47f ae3e 	bne.w	40443a <_malloc_r+0xe6>
  4047be:	0064      	lsls	r4, r4, #1
  4047c0:	421c      	tst	r4, r3
  4047c2:	f100 0004 	add.w	r0, r0, #4
  4047c6:	d0fa      	beq.n	4047be <_malloc_r+0x46a>
  4047c8:	e637      	b.n	40443a <_malloc_r+0xe6>
  4047ca:	468c      	mov	ip, r1
  4047cc:	e78c      	b.n	4046e8 <_malloc_r+0x394>
  4047ce:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4047d2:	d815      	bhi.n	404800 <_malloc_r+0x4ac>
  4047d4:	0bf3      	lsrs	r3, r6, #15
  4047d6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4047da:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4047de:	00c3      	lsls	r3, r0, #3
  4047e0:	e5da      	b.n	404398 <_malloc_r+0x44>
  4047e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4047e6:	e6ed      	b.n	4045c4 <_malloc_r+0x270>
  4047e8:	687b      	ldr	r3, [r7, #4]
  4047ea:	1092      	asrs	r2, r2, #2
  4047ec:	2101      	movs	r1, #1
  4047ee:	fa01 f202 	lsl.w	r2, r1, r2
  4047f2:	4313      	orrs	r3, r2
  4047f4:	607b      	str	r3, [r7, #4]
  4047f6:	4662      	mov	r2, ip
  4047f8:	e779      	b.n	4046ee <_malloc_r+0x39a>
  4047fa:	2301      	movs	r3, #1
  4047fc:	6053      	str	r3, [r2, #4]
  4047fe:	e729      	b.n	404654 <_malloc_r+0x300>
  404800:	f240 5254 	movw	r2, #1364	; 0x554
  404804:	4293      	cmp	r3, r2
  404806:	d822      	bhi.n	40484e <_malloc_r+0x4fa>
  404808:	0cb3      	lsrs	r3, r6, #18
  40480a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40480e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404812:	00c3      	lsls	r3, r0, #3
  404814:	e5c0      	b.n	404398 <_malloc_r+0x44>
  404816:	f103 0b10 	add.w	fp, r3, #16
  40481a:	e6ae      	b.n	40457a <_malloc_r+0x226>
  40481c:	2a54      	cmp	r2, #84	; 0x54
  40481e:	d829      	bhi.n	404874 <_malloc_r+0x520>
  404820:	0b1a      	lsrs	r2, r3, #12
  404822:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404826:	00c9      	lsls	r1, r1, #3
  404828:	326e      	adds	r2, #110	; 0x6e
  40482a:	e74d      	b.n	4046c8 <_malloc_r+0x374>
  40482c:	4b20      	ldr	r3, [pc, #128]	; (4048b0 <_malloc_r+0x55c>)
  40482e:	6819      	ldr	r1, [r3, #0]
  404830:	4459      	add	r1, fp
  404832:	6019      	str	r1, [r3, #0]
  404834:	e6b2      	b.n	40459c <_malloc_r+0x248>
  404836:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40483a:	2800      	cmp	r0, #0
  40483c:	f47f aeae 	bne.w	40459c <_malloc_r+0x248>
  404840:	eb08 030b 	add.w	r3, r8, fp
  404844:	68ba      	ldr	r2, [r7, #8]
  404846:	f043 0301 	orr.w	r3, r3, #1
  40484a:	6053      	str	r3, [r2, #4]
  40484c:	e6ee      	b.n	40462c <_malloc_r+0x2d8>
  40484e:	207f      	movs	r0, #127	; 0x7f
  404850:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404854:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404858:	e59e      	b.n	404398 <_malloc_r+0x44>
  40485a:	f104 0108 	add.w	r1, r4, #8
  40485e:	4628      	mov	r0, r5
  404860:	9300      	str	r3, [sp, #0]
  404862:	f000 fe1b 	bl	40549c <_free_r>
  404866:	9b00      	ldr	r3, [sp, #0]
  404868:	6819      	ldr	r1, [r3, #0]
  40486a:	e6df      	b.n	40462c <_malloc_r+0x2d8>
  40486c:	2001      	movs	r0, #1
  40486e:	f04f 0900 	mov.w	r9, #0
  404872:	e6bc      	b.n	4045ee <_malloc_r+0x29a>
  404874:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404878:	d805      	bhi.n	404886 <_malloc_r+0x532>
  40487a:	0bda      	lsrs	r2, r3, #15
  40487c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404880:	00c9      	lsls	r1, r1, #3
  404882:	3277      	adds	r2, #119	; 0x77
  404884:	e720      	b.n	4046c8 <_malloc_r+0x374>
  404886:	f240 5154 	movw	r1, #1364	; 0x554
  40488a:	428a      	cmp	r2, r1
  40488c:	d805      	bhi.n	40489a <_malloc_r+0x546>
  40488e:	0c9a      	lsrs	r2, r3, #18
  404890:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404894:	00c9      	lsls	r1, r1, #3
  404896:	327c      	adds	r2, #124	; 0x7c
  404898:	e716      	b.n	4046c8 <_malloc_r+0x374>
  40489a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40489e:	227e      	movs	r2, #126	; 0x7e
  4048a0:	e712      	b.n	4046c8 <_malloc_r+0x374>
  4048a2:	687b      	ldr	r3, [r7, #4]
  4048a4:	e780      	b.n	4047a8 <_malloc_r+0x454>
  4048a6:	08f0      	lsrs	r0, r6, #3
  4048a8:	f106 0308 	add.w	r3, r6, #8
  4048ac:	e600      	b.n	4044b0 <_malloc_r+0x15c>
  4048ae:	bf00      	nop
  4048b0:	20400cd4 	.word	0x20400cd4
	...

004048c0 <memchr>:
  4048c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4048c4:	2a10      	cmp	r2, #16
  4048c6:	db2b      	blt.n	404920 <memchr+0x60>
  4048c8:	f010 0f07 	tst.w	r0, #7
  4048cc:	d008      	beq.n	4048e0 <memchr+0x20>
  4048ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4048d2:	3a01      	subs	r2, #1
  4048d4:	428b      	cmp	r3, r1
  4048d6:	d02d      	beq.n	404934 <memchr+0x74>
  4048d8:	f010 0f07 	tst.w	r0, #7
  4048dc:	b342      	cbz	r2, 404930 <memchr+0x70>
  4048de:	d1f6      	bne.n	4048ce <memchr+0xe>
  4048e0:	b4f0      	push	{r4, r5, r6, r7}
  4048e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4048e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4048ea:	f022 0407 	bic.w	r4, r2, #7
  4048ee:	f07f 0700 	mvns.w	r7, #0
  4048f2:	2300      	movs	r3, #0
  4048f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4048f8:	3c08      	subs	r4, #8
  4048fa:	ea85 0501 	eor.w	r5, r5, r1
  4048fe:	ea86 0601 	eor.w	r6, r6, r1
  404902:	fa85 f547 	uadd8	r5, r5, r7
  404906:	faa3 f587 	sel	r5, r3, r7
  40490a:	fa86 f647 	uadd8	r6, r6, r7
  40490e:	faa5 f687 	sel	r6, r5, r7
  404912:	b98e      	cbnz	r6, 404938 <memchr+0x78>
  404914:	d1ee      	bne.n	4048f4 <memchr+0x34>
  404916:	bcf0      	pop	{r4, r5, r6, r7}
  404918:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40491c:	f002 0207 	and.w	r2, r2, #7
  404920:	b132      	cbz	r2, 404930 <memchr+0x70>
  404922:	f810 3b01 	ldrb.w	r3, [r0], #1
  404926:	3a01      	subs	r2, #1
  404928:	ea83 0301 	eor.w	r3, r3, r1
  40492c:	b113      	cbz	r3, 404934 <memchr+0x74>
  40492e:	d1f8      	bne.n	404922 <memchr+0x62>
  404930:	2000      	movs	r0, #0
  404932:	4770      	bx	lr
  404934:	3801      	subs	r0, #1
  404936:	4770      	bx	lr
  404938:	2d00      	cmp	r5, #0
  40493a:	bf06      	itte	eq
  40493c:	4635      	moveq	r5, r6
  40493e:	3803      	subeq	r0, #3
  404940:	3807      	subne	r0, #7
  404942:	f015 0f01 	tst.w	r5, #1
  404946:	d107      	bne.n	404958 <memchr+0x98>
  404948:	3001      	adds	r0, #1
  40494a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40494e:	bf02      	ittt	eq
  404950:	3001      	addeq	r0, #1
  404952:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404956:	3001      	addeq	r0, #1
  404958:	bcf0      	pop	{r4, r5, r6, r7}
  40495a:	3801      	subs	r0, #1
  40495c:	4770      	bx	lr
  40495e:	bf00      	nop

00404960 <memcpy>:
  404960:	4684      	mov	ip, r0
  404962:	ea41 0300 	orr.w	r3, r1, r0
  404966:	f013 0303 	ands.w	r3, r3, #3
  40496a:	d16d      	bne.n	404a48 <memcpy+0xe8>
  40496c:	3a40      	subs	r2, #64	; 0x40
  40496e:	d341      	bcc.n	4049f4 <memcpy+0x94>
  404970:	f851 3b04 	ldr.w	r3, [r1], #4
  404974:	f840 3b04 	str.w	r3, [r0], #4
  404978:	f851 3b04 	ldr.w	r3, [r1], #4
  40497c:	f840 3b04 	str.w	r3, [r0], #4
  404980:	f851 3b04 	ldr.w	r3, [r1], #4
  404984:	f840 3b04 	str.w	r3, [r0], #4
  404988:	f851 3b04 	ldr.w	r3, [r1], #4
  40498c:	f840 3b04 	str.w	r3, [r0], #4
  404990:	f851 3b04 	ldr.w	r3, [r1], #4
  404994:	f840 3b04 	str.w	r3, [r0], #4
  404998:	f851 3b04 	ldr.w	r3, [r1], #4
  40499c:	f840 3b04 	str.w	r3, [r0], #4
  4049a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049a4:	f840 3b04 	str.w	r3, [r0], #4
  4049a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ac:	f840 3b04 	str.w	r3, [r0], #4
  4049b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049b4:	f840 3b04 	str.w	r3, [r0], #4
  4049b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049bc:	f840 3b04 	str.w	r3, [r0], #4
  4049c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c4:	f840 3b04 	str.w	r3, [r0], #4
  4049c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049cc:	f840 3b04 	str.w	r3, [r0], #4
  4049d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d4:	f840 3b04 	str.w	r3, [r0], #4
  4049d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049dc:	f840 3b04 	str.w	r3, [r0], #4
  4049e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e4:	f840 3b04 	str.w	r3, [r0], #4
  4049e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ec:	f840 3b04 	str.w	r3, [r0], #4
  4049f0:	3a40      	subs	r2, #64	; 0x40
  4049f2:	d2bd      	bcs.n	404970 <memcpy+0x10>
  4049f4:	3230      	adds	r2, #48	; 0x30
  4049f6:	d311      	bcc.n	404a1c <memcpy+0xbc>
  4049f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049fc:	f840 3b04 	str.w	r3, [r0], #4
  404a00:	f851 3b04 	ldr.w	r3, [r1], #4
  404a04:	f840 3b04 	str.w	r3, [r0], #4
  404a08:	f851 3b04 	ldr.w	r3, [r1], #4
  404a0c:	f840 3b04 	str.w	r3, [r0], #4
  404a10:	f851 3b04 	ldr.w	r3, [r1], #4
  404a14:	f840 3b04 	str.w	r3, [r0], #4
  404a18:	3a10      	subs	r2, #16
  404a1a:	d2ed      	bcs.n	4049f8 <memcpy+0x98>
  404a1c:	320c      	adds	r2, #12
  404a1e:	d305      	bcc.n	404a2c <memcpy+0xcc>
  404a20:	f851 3b04 	ldr.w	r3, [r1], #4
  404a24:	f840 3b04 	str.w	r3, [r0], #4
  404a28:	3a04      	subs	r2, #4
  404a2a:	d2f9      	bcs.n	404a20 <memcpy+0xc0>
  404a2c:	3204      	adds	r2, #4
  404a2e:	d008      	beq.n	404a42 <memcpy+0xe2>
  404a30:	07d2      	lsls	r2, r2, #31
  404a32:	bf1c      	itt	ne
  404a34:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a38:	f800 3b01 	strbne.w	r3, [r0], #1
  404a3c:	d301      	bcc.n	404a42 <memcpy+0xe2>
  404a3e:	880b      	ldrh	r3, [r1, #0]
  404a40:	8003      	strh	r3, [r0, #0]
  404a42:	4660      	mov	r0, ip
  404a44:	4770      	bx	lr
  404a46:	bf00      	nop
  404a48:	2a08      	cmp	r2, #8
  404a4a:	d313      	bcc.n	404a74 <memcpy+0x114>
  404a4c:	078b      	lsls	r3, r1, #30
  404a4e:	d08d      	beq.n	40496c <memcpy+0xc>
  404a50:	f010 0303 	ands.w	r3, r0, #3
  404a54:	d08a      	beq.n	40496c <memcpy+0xc>
  404a56:	f1c3 0304 	rsb	r3, r3, #4
  404a5a:	1ad2      	subs	r2, r2, r3
  404a5c:	07db      	lsls	r3, r3, #31
  404a5e:	bf1c      	itt	ne
  404a60:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a64:	f800 3b01 	strbne.w	r3, [r0], #1
  404a68:	d380      	bcc.n	40496c <memcpy+0xc>
  404a6a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404a6e:	f820 3b02 	strh.w	r3, [r0], #2
  404a72:	e77b      	b.n	40496c <memcpy+0xc>
  404a74:	3a04      	subs	r2, #4
  404a76:	d3d9      	bcc.n	404a2c <memcpy+0xcc>
  404a78:	3a01      	subs	r2, #1
  404a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404a7e:	f800 3b01 	strb.w	r3, [r0], #1
  404a82:	d2f9      	bcs.n	404a78 <memcpy+0x118>
  404a84:	780b      	ldrb	r3, [r1, #0]
  404a86:	7003      	strb	r3, [r0, #0]
  404a88:	784b      	ldrb	r3, [r1, #1]
  404a8a:	7043      	strb	r3, [r0, #1]
  404a8c:	788b      	ldrb	r3, [r1, #2]
  404a8e:	7083      	strb	r3, [r0, #2]
  404a90:	4660      	mov	r0, ip
  404a92:	4770      	bx	lr

00404a94 <__malloc_lock>:
  404a94:	4801      	ldr	r0, [pc, #4]	; (404a9c <__malloc_lock+0x8>)
  404a96:	f7ff bc59 	b.w	40434c <__retarget_lock_acquire_recursive>
  404a9a:	bf00      	nop
  404a9c:	20400d24 	.word	0x20400d24

00404aa0 <__malloc_unlock>:
  404aa0:	4801      	ldr	r0, [pc, #4]	; (404aa8 <__malloc_unlock+0x8>)
  404aa2:	f7ff bc55 	b.w	404350 <__retarget_lock_release_recursive>
  404aa6:	bf00      	nop
  404aa8:	20400d24 	.word	0x20400d24

00404aac <_Balloc>:
  404aac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404aae:	b570      	push	{r4, r5, r6, lr}
  404ab0:	4605      	mov	r5, r0
  404ab2:	460c      	mov	r4, r1
  404ab4:	b14b      	cbz	r3, 404aca <_Balloc+0x1e>
  404ab6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404aba:	b180      	cbz	r0, 404ade <_Balloc+0x32>
  404abc:	6802      	ldr	r2, [r0, #0]
  404abe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404ac2:	2300      	movs	r3, #0
  404ac4:	6103      	str	r3, [r0, #16]
  404ac6:	60c3      	str	r3, [r0, #12]
  404ac8:	bd70      	pop	{r4, r5, r6, pc}
  404aca:	2221      	movs	r2, #33	; 0x21
  404acc:	2104      	movs	r1, #4
  404ace:	f000 fc65 	bl	40539c <_calloc_r>
  404ad2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404ad4:	4603      	mov	r3, r0
  404ad6:	2800      	cmp	r0, #0
  404ad8:	d1ed      	bne.n	404ab6 <_Balloc+0xa>
  404ada:	2000      	movs	r0, #0
  404adc:	bd70      	pop	{r4, r5, r6, pc}
  404ade:	2101      	movs	r1, #1
  404ae0:	fa01 f604 	lsl.w	r6, r1, r4
  404ae4:	1d72      	adds	r2, r6, #5
  404ae6:	4628      	mov	r0, r5
  404ae8:	0092      	lsls	r2, r2, #2
  404aea:	f000 fc57 	bl	40539c <_calloc_r>
  404aee:	2800      	cmp	r0, #0
  404af0:	d0f3      	beq.n	404ada <_Balloc+0x2e>
  404af2:	6044      	str	r4, [r0, #4]
  404af4:	6086      	str	r6, [r0, #8]
  404af6:	e7e4      	b.n	404ac2 <_Balloc+0x16>

00404af8 <_Bfree>:
  404af8:	b131      	cbz	r1, 404b08 <_Bfree+0x10>
  404afa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404afc:	684a      	ldr	r2, [r1, #4]
  404afe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404b02:	6008      	str	r0, [r1, #0]
  404b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404b08:	4770      	bx	lr
  404b0a:	bf00      	nop

00404b0c <__multadd>:
  404b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b0e:	690c      	ldr	r4, [r1, #16]
  404b10:	b083      	sub	sp, #12
  404b12:	460d      	mov	r5, r1
  404b14:	4606      	mov	r6, r0
  404b16:	f101 0e14 	add.w	lr, r1, #20
  404b1a:	2700      	movs	r7, #0
  404b1c:	f8de 0000 	ldr.w	r0, [lr]
  404b20:	b281      	uxth	r1, r0
  404b22:	fb02 3301 	mla	r3, r2, r1, r3
  404b26:	0c01      	lsrs	r1, r0, #16
  404b28:	0c18      	lsrs	r0, r3, #16
  404b2a:	fb02 0101 	mla	r1, r2, r1, r0
  404b2e:	b29b      	uxth	r3, r3
  404b30:	3701      	adds	r7, #1
  404b32:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404b36:	42bc      	cmp	r4, r7
  404b38:	f84e 3b04 	str.w	r3, [lr], #4
  404b3c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404b40:	dcec      	bgt.n	404b1c <__multadd+0x10>
  404b42:	b13b      	cbz	r3, 404b54 <__multadd+0x48>
  404b44:	68aa      	ldr	r2, [r5, #8]
  404b46:	4294      	cmp	r4, r2
  404b48:	da07      	bge.n	404b5a <__multadd+0x4e>
  404b4a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404b4e:	3401      	adds	r4, #1
  404b50:	6153      	str	r3, [r2, #20]
  404b52:	612c      	str	r4, [r5, #16]
  404b54:	4628      	mov	r0, r5
  404b56:	b003      	add	sp, #12
  404b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b5a:	6869      	ldr	r1, [r5, #4]
  404b5c:	9301      	str	r3, [sp, #4]
  404b5e:	3101      	adds	r1, #1
  404b60:	4630      	mov	r0, r6
  404b62:	f7ff ffa3 	bl	404aac <_Balloc>
  404b66:	692a      	ldr	r2, [r5, #16]
  404b68:	3202      	adds	r2, #2
  404b6a:	f105 010c 	add.w	r1, r5, #12
  404b6e:	4607      	mov	r7, r0
  404b70:	0092      	lsls	r2, r2, #2
  404b72:	300c      	adds	r0, #12
  404b74:	f7ff fef4 	bl	404960 <memcpy>
  404b78:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404b7a:	6869      	ldr	r1, [r5, #4]
  404b7c:	9b01      	ldr	r3, [sp, #4]
  404b7e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404b82:	6028      	str	r0, [r5, #0]
  404b84:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404b88:	463d      	mov	r5, r7
  404b8a:	e7de      	b.n	404b4a <__multadd+0x3e>

00404b8c <__hi0bits>:
  404b8c:	0c02      	lsrs	r2, r0, #16
  404b8e:	0412      	lsls	r2, r2, #16
  404b90:	4603      	mov	r3, r0
  404b92:	b9b2      	cbnz	r2, 404bc2 <__hi0bits+0x36>
  404b94:	0403      	lsls	r3, r0, #16
  404b96:	2010      	movs	r0, #16
  404b98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404b9c:	bf04      	itt	eq
  404b9e:	021b      	lsleq	r3, r3, #8
  404ba0:	3008      	addeq	r0, #8
  404ba2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404ba6:	bf04      	itt	eq
  404ba8:	011b      	lsleq	r3, r3, #4
  404baa:	3004      	addeq	r0, #4
  404bac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404bb0:	bf04      	itt	eq
  404bb2:	009b      	lsleq	r3, r3, #2
  404bb4:	3002      	addeq	r0, #2
  404bb6:	2b00      	cmp	r3, #0
  404bb8:	db02      	blt.n	404bc0 <__hi0bits+0x34>
  404bba:	005b      	lsls	r3, r3, #1
  404bbc:	d403      	bmi.n	404bc6 <__hi0bits+0x3a>
  404bbe:	2020      	movs	r0, #32
  404bc0:	4770      	bx	lr
  404bc2:	2000      	movs	r0, #0
  404bc4:	e7e8      	b.n	404b98 <__hi0bits+0xc>
  404bc6:	3001      	adds	r0, #1
  404bc8:	4770      	bx	lr
  404bca:	bf00      	nop

00404bcc <__lo0bits>:
  404bcc:	6803      	ldr	r3, [r0, #0]
  404bce:	f013 0207 	ands.w	r2, r3, #7
  404bd2:	4601      	mov	r1, r0
  404bd4:	d007      	beq.n	404be6 <__lo0bits+0x1a>
  404bd6:	07da      	lsls	r2, r3, #31
  404bd8:	d421      	bmi.n	404c1e <__lo0bits+0x52>
  404bda:	0798      	lsls	r0, r3, #30
  404bdc:	d421      	bmi.n	404c22 <__lo0bits+0x56>
  404bde:	089b      	lsrs	r3, r3, #2
  404be0:	600b      	str	r3, [r1, #0]
  404be2:	2002      	movs	r0, #2
  404be4:	4770      	bx	lr
  404be6:	b298      	uxth	r0, r3
  404be8:	b198      	cbz	r0, 404c12 <__lo0bits+0x46>
  404bea:	4610      	mov	r0, r2
  404bec:	f013 0fff 	tst.w	r3, #255	; 0xff
  404bf0:	bf04      	itt	eq
  404bf2:	0a1b      	lsreq	r3, r3, #8
  404bf4:	3008      	addeq	r0, #8
  404bf6:	071a      	lsls	r2, r3, #28
  404bf8:	bf04      	itt	eq
  404bfa:	091b      	lsreq	r3, r3, #4
  404bfc:	3004      	addeq	r0, #4
  404bfe:	079a      	lsls	r2, r3, #30
  404c00:	bf04      	itt	eq
  404c02:	089b      	lsreq	r3, r3, #2
  404c04:	3002      	addeq	r0, #2
  404c06:	07da      	lsls	r2, r3, #31
  404c08:	d407      	bmi.n	404c1a <__lo0bits+0x4e>
  404c0a:	085b      	lsrs	r3, r3, #1
  404c0c:	d104      	bne.n	404c18 <__lo0bits+0x4c>
  404c0e:	2020      	movs	r0, #32
  404c10:	4770      	bx	lr
  404c12:	0c1b      	lsrs	r3, r3, #16
  404c14:	2010      	movs	r0, #16
  404c16:	e7e9      	b.n	404bec <__lo0bits+0x20>
  404c18:	3001      	adds	r0, #1
  404c1a:	600b      	str	r3, [r1, #0]
  404c1c:	4770      	bx	lr
  404c1e:	2000      	movs	r0, #0
  404c20:	4770      	bx	lr
  404c22:	085b      	lsrs	r3, r3, #1
  404c24:	600b      	str	r3, [r1, #0]
  404c26:	2001      	movs	r0, #1
  404c28:	4770      	bx	lr
  404c2a:	bf00      	nop

00404c2c <__i2b>:
  404c2c:	b510      	push	{r4, lr}
  404c2e:	460c      	mov	r4, r1
  404c30:	2101      	movs	r1, #1
  404c32:	f7ff ff3b 	bl	404aac <_Balloc>
  404c36:	2201      	movs	r2, #1
  404c38:	6144      	str	r4, [r0, #20]
  404c3a:	6102      	str	r2, [r0, #16]
  404c3c:	bd10      	pop	{r4, pc}
  404c3e:	bf00      	nop

00404c40 <__multiply>:
  404c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c44:	690c      	ldr	r4, [r1, #16]
  404c46:	6915      	ldr	r5, [r2, #16]
  404c48:	42ac      	cmp	r4, r5
  404c4a:	b083      	sub	sp, #12
  404c4c:	468b      	mov	fp, r1
  404c4e:	4616      	mov	r6, r2
  404c50:	da04      	bge.n	404c5c <__multiply+0x1c>
  404c52:	4622      	mov	r2, r4
  404c54:	46b3      	mov	fp, r6
  404c56:	462c      	mov	r4, r5
  404c58:	460e      	mov	r6, r1
  404c5a:	4615      	mov	r5, r2
  404c5c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404c60:	f8db 1004 	ldr.w	r1, [fp, #4]
  404c64:	eb04 0805 	add.w	r8, r4, r5
  404c68:	4598      	cmp	r8, r3
  404c6a:	bfc8      	it	gt
  404c6c:	3101      	addgt	r1, #1
  404c6e:	f7ff ff1d 	bl	404aac <_Balloc>
  404c72:	f100 0914 	add.w	r9, r0, #20
  404c76:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404c7a:	45d1      	cmp	r9, sl
  404c7c:	9000      	str	r0, [sp, #0]
  404c7e:	d205      	bcs.n	404c8c <__multiply+0x4c>
  404c80:	464b      	mov	r3, r9
  404c82:	2100      	movs	r1, #0
  404c84:	f843 1b04 	str.w	r1, [r3], #4
  404c88:	459a      	cmp	sl, r3
  404c8a:	d8fb      	bhi.n	404c84 <__multiply+0x44>
  404c8c:	f106 0c14 	add.w	ip, r6, #20
  404c90:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404c94:	f10b 0b14 	add.w	fp, fp, #20
  404c98:	459c      	cmp	ip, r3
  404c9a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404c9e:	d24c      	bcs.n	404d3a <__multiply+0xfa>
  404ca0:	f8cd a004 	str.w	sl, [sp, #4]
  404ca4:	469a      	mov	sl, r3
  404ca6:	f8dc 5000 	ldr.w	r5, [ip]
  404caa:	b2af      	uxth	r7, r5
  404cac:	b1ef      	cbz	r7, 404cea <__multiply+0xaa>
  404cae:	2100      	movs	r1, #0
  404cb0:	464d      	mov	r5, r9
  404cb2:	465e      	mov	r6, fp
  404cb4:	460c      	mov	r4, r1
  404cb6:	f856 2b04 	ldr.w	r2, [r6], #4
  404cba:	6828      	ldr	r0, [r5, #0]
  404cbc:	b293      	uxth	r3, r2
  404cbe:	b281      	uxth	r1, r0
  404cc0:	fb07 1303 	mla	r3, r7, r3, r1
  404cc4:	0c12      	lsrs	r2, r2, #16
  404cc6:	0c01      	lsrs	r1, r0, #16
  404cc8:	4423      	add	r3, r4
  404cca:	fb07 1102 	mla	r1, r7, r2, r1
  404cce:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404cd2:	b29b      	uxth	r3, r3
  404cd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404cd8:	45b6      	cmp	lr, r6
  404cda:	f845 3b04 	str.w	r3, [r5], #4
  404cde:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404ce2:	d8e8      	bhi.n	404cb6 <__multiply+0x76>
  404ce4:	602c      	str	r4, [r5, #0]
  404ce6:	f8dc 5000 	ldr.w	r5, [ip]
  404cea:	0c2d      	lsrs	r5, r5, #16
  404cec:	d01d      	beq.n	404d2a <__multiply+0xea>
  404cee:	f8d9 3000 	ldr.w	r3, [r9]
  404cf2:	4648      	mov	r0, r9
  404cf4:	461c      	mov	r4, r3
  404cf6:	4659      	mov	r1, fp
  404cf8:	2200      	movs	r2, #0
  404cfa:	880e      	ldrh	r6, [r1, #0]
  404cfc:	0c24      	lsrs	r4, r4, #16
  404cfe:	fb05 4406 	mla	r4, r5, r6, r4
  404d02:	4422      	add	r2, r4
  404d04:	b29b      	uxth	r3, r3
  404d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404d0a:	f840 3b04 	str.w	r3, [r0], #4
  404d0e:	f851 3b04 	ldr.w	r3, [r1], #4
  404d12:	6804      	ldr	r4, [r0, #0]
  404d14:	0c1b      	lsrs	r3, r3, #16
  404d16:	b2a6      	uxth	r6, r4
  404d18:	fb05 6303 	mla	r3, r5, r3, r6
  404d1c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404d20:	458e      	cmp	lr, r1
  404d22:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404d26:	d8e8      	bhi.n	404cfa <__multiply+0xba>
  404d28:	6003      	str	r3, [r0, #0]
  404d2a:	f10c 0c04 	add.w	ip, ip, #4
  404d2e:	45e2      	cmp	sl, ip
  404d30:	f109 0904 	add.w	r9, r9, #4
  404d34:	d8b7      	bhi.n	404ca6 <__multiply+0x66>
  404d36:	f8dd a004 	ldr.w	sl, [sp, #4]
  404d3a:	f1b8 0f00 	cmp.w	r8, #0
  404d3e:	dd0b      	ble.n	404d58 <__multiply+0x118>
  404d40:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404d44:	f1aa 0a04 	sub.w	sl, sl, #4
  404d48:	b11b      	cbz	r3, 404d52 <__multiply+0x112>
  404d4a:	e005      	b.n	404d58 <__multiply+0x118>
  404d4c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404d50:	b913      	cbnz	r3, 404d58 <__multiply+0x118>
  404d52:	f1b8 0801 	subs.w	r8, r8, #1
  404d56:	d1f9      	bne.n	404d4c <__multiply+0x10c>
  404d58:	9800      	ldr	r0, [sp, #0]
  404d5a:	f8c0 8010 	str.w	r8, [r0, #16]
  404d5e:	b003      	add	sp, #12
  404d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404d64 <__pow5mult>:
  404d64:	f012 0303 	ands.w	r3, r2, #3
  404d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d6c:	4614      	mov	r4, r2
  404d6e:	4607      	mov	r7, r0
  404d70:	d12e      	bne.n	404dd0 <__pow5mult+0x6c>
  404d72:	460d      	mov	r5, r1
  404d74:	10a4      	asrs	r4, r4, #2
  404d76:	d01c      	beq.n	404db2 <__pow5mult+0x4e>
  404d78:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404d7a:	b396      	cbz	r6, 404de2 <__pow5mult+0x7e>
  404d7c:	07e3      	lsls	r3, r4, #31
  404d7e:	f04f 0800 	mov.w	r8, #0
  404d82:	d406      	bmi.n	404d92 <__pow5mult+0x2e>
  404d84:	1064      	asrs	r4, r4, #1
  404d86:	d014      	beq.n	404db2 <__pow5mult+0x4e>
  404d88:	6830      	ldr	r0, [r6, #0]
  404d8a:	b1a8      	cbz	r0, 404db8 <__pow5mult+0x54>
  404d8c:	4606      	mov	r6, r0
  404d8e:	07e3      	lsls	r3, r4, #31
  404d90:	d5f8      	bpl.n	404d84 <__pow5mult+0x20>
  404d92:	4632      	mov	r2, r6
  404d94:	4629      	mov	r1, r5
  404d96:	4638      	mov	r0, r7
  404d98:	f7ff ff52 	bl	404c40 <__multiply>
  404d9c:	b1b5      	cbz	r5, 404dcc <__pow5mult+0x68>
  404d9e:	686a      	ldr	r2, [r5, #4]
  404da0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404da2:	1064      	asrs	r4, r4, #1
  404da4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404da8:	6029      	str	r1, [r5, #0]
  404daa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404dae:	4605      	mov	r5, r0
  404db0:	d1ea      	bne.n	404d88 <__pow5mult+0x24>
  404db2:	4628      	mov	r0, r5
  404db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404db8:	4632      	mov	r2, r6
  404dba:	4631      	mov	r1, r6
  404dbc:	4638      	mov	r0, r7
  404dbe:	f7ff ff3f 	bl	404c40 <__multiply>
  404dc2:	6030      	str	r0, [r6, #0]
  404dc4:	f8c0 8000 	str.w	r8, [r0]
  404dc8:	4606      	mov	r6, r0
  404dca:	e7e0      	b.n	404d8e <__pow5mult+0x2a>
  404dcc:	4605      	mov	r5, r0
  404dce:	e7d9      	b.n	404d84 <__pow5mult+0x20>
  404dd0:	1e5a      	subs	r2, r3, #1
  404dd2:	4d0b      	ldr	r5, [pc, #44]	; (404e00 <__pow5mult+0x9c>)
  404dd4:	2300      	movs	r3, #0
  404dd6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404dda:	f7ff fe97 	bl	404b0c <__multadd>
  404dde:	4605      	mov	r5, r0
  404de0:	e7c8      	b.n	404d74 <__pow5mult+0x10>
  404de2:	2101      	movs	r1, #1
  404de4:	4638      	mov	r0, r7
  404de6:	f7ff fe61 	bl	404aac <_Balloc>
  404dea:	f240 2171 	movw	r1, #625	; 0x271
  404dee:	2201      	movs	r2, #1
  404df0:	2300      	movs	r3, #0
  404df2:	6141      	str	r1, [r0, #20]
  404df4:	6102      	str	r2, [r0, #16]
  404df6:	4606      	mov	r6, r0
  404df8:	64b8      	str	r0, [r7, #72]	; 0x48
  404dfa:	6003      	str	r3, [r0, #0]
  404dfc:	e7be      	b.n	404d7c <__pow5mult+0x18>
  404dfe:	bf00      	nop
  404e00:	00406fb0 	.word	0x00406fb0

00404e04 <__lshift>:
  404e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e08:	4691      	mov	r9, r2
  404e0a:	690a      	ldr	r2, [r1, #16]
  404e0c:	688b      	ldr	r3, [r1, #8]
  404e0e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404e12:	eb04 0802 	add.w	r8, r4, r2
  404e16:	f108 0501 	add.w	r5, r8, #1
  404e1a:	429d      	cmp	r5, r3
  404e1c:	460e      	mov	r6, r1
  404e1e:	4607      	mov	r7, r0
  404e20:	6849      	ldr	r1, [r1, #4]
  404e22:	dd04      	ble.n	404e2e <__lshift+0x2a>
  404e24:	005b      	lsls	r3, r3, #1
  404e26:	429d      	cmp	r5, r3
  404e28:	f101 0101 	add.w	r1, r1, #1
  404e2c:	dcfa      	bgt.n	404e24 <__lshift+0x20>
  404e2e:	4638      	mov	r0, r7
  404e30:	f7ff fe3c 	bl	404aac <_Balloc>
  404e34:	2c00      	cmp	r4, #0
  404e36:	f100 0314 	add.w	r3, r0, #20
  404e3a:	dd06      	ble.n	404e4a <__lshift+0x46>
  404e3c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404e40:	2100      	movs	r1, #0
  404e42:	f843 1b04 	str.w	r1, [r3], #4
  404e46:	429a      	cmp	r2, r3
  404e48:	d1fb      	bne.n	404e42 <__lshift+0x3e>
  404e4a:	6934      	ldr	r4, [r6, #16]
  404e4c:	f106 0114 	add.w	r1, r6, #20
  404e50:	f019 091f 	ands.w	r9, r9, #31
  404e54:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404e58:	d01d      	beq.n	404e96 <__lshift+0x92>
  404e5a:	f1c9 0c20 	rsb	ip, r9, #32
  404e5e:	2200      	movs	r2, #0
  404e60:	680c      	ldr	r4, [r1, #0]
  404e62:	fa04 f409 	lsl.w	r4, r4, r9
  404e66:	4314      	orrs	r4, r2
  404e68:	f843 4b04 	str.w	r4, [r3], #4
  404e6c:	f851 2b04 	ldr.w	r2, [r1], #4
  404e70:	458e      	cmp	lr, r1
  404e72:	fa22 f20c 	lsr.w	r2, r2, ip
  404e76:	d8f3      	bhi.n	404e60 <__lshift+0x5c>
  404e78:	601a      	str	r2, [r3, #0]
  404e7a:	b10a      	cbz	r2, 404e80 <__lshift+0x7c>
  404e7c:	f108 0502 	add.w	r5, r8, #2
  404e80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404e82:	6872      	ldr	r2, [r6, #4]
  404e84:	3d01      	subs	r5, #1
  404e86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404e8a:	6105      	str	r5, [r0, #16]
  404e8c:	6031      	str	r1, [r6, #0]
  404e8e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e96:	3b04      	subs	r3, #4
  404e98:	f851 2b04 	ldr.w	r2, [r1], #4
  404e9c:	f843 2f04 	str.w	r2, [r3, #4]!
  404ea0:	458e      	cmp	lr, r1
  404ea2:	d8f9      	bhi.n	404e98 <__lshift+0x94>
  404ea4:	e7ec      	b.n	404e80 <__lshift+0x7c>
  404ea6:	bf00      	nop

00404ea8 <__mcmp>:
  404ea8:	b430      	push	{r4, r5}
  404eaa:	690b      	ldr	r3, [r1, #16]
  404eac:	4605      	mov	r5, r0
  404eae:	6900      	ldr	r0, [r0, #16]
  404eb0:	1ac0      	subs	r0, r0, r3
  404eb2:	d10f      	bne.n	404ed4 <__mcmp+0x2c>
  404eb4:	009b      	lsls	r3, r3, #2
  404eb6:	3514      	adds	r5, #20
  404eb8:	3114      	adds	r1, #20
  404eba:	4419      	add	r1, r3
  404ebc:	442b      	add	r3, r5
  404ebe:	e001      	b.n	404ec4 <__mcmp+0x1c>
  404ec0:	429d      	cmp	r5, r3
  404ec2:	d207      	bcs.n	404ed4 <__mcmp+0x2c>
  404ec4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404ec8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404ecc:	4294      	cmp	r4, r2
  404ece:	d0f7      	beq.n	404ec0 <__mcmp+0x18>
  404ed0:	d302      	bcc.n	404ed8 <__mcmp+0x30>
  404ed2:	2001      	movs	r0, #1
  404ed4:	bc30      	pop	{r4, r5}
  404ed6:	4770      	bx	lr
  404ed8:	f04f 30ff 	mov.w	r0, #4294967295
  404edc:	e7fa      	b.n	404ed4 <__mcmp+0x2c>
  404ede:	bf00      	nop

00404ee0 <__mdiff>:
  404ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ee4:	690f      	ldr	r7, [r1, #16]
  404ee6:	460e      	mov	r6, r1
  404ee8:	6911      	ldr	r1, [r2, #16]
  404eea:	1a7f      	subs	r7, r7, r1
  404eec:	2f00      	cmp	r7, #0
  404eee:	4690      	mov	r8, r2
  404ef0:	d117      	bne.n	404f22 <__mdiff+0x42>
  404ef2:	0089      	lsls	r1, r1, #2
  404ef4:	f106 0514 	add.w	r5, r6, #20
  404ef8:	f102 0e14 	add.w	lr, r2, #20
  404efc:	186b      	adds	r3, r5, r1
  404efe:	4471      	add	r1, lr
  404f00:	e001      	b.n	404f06 <__mdiff+0x26>
  404f02:	429d      	cmp	r5, r3
  404f04:	d25c      	bcs.n	404fc0 <__mdiff+0xe0>
  404f06:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404f0a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404f0e:	42a2      	cmp	r2, r4
  404f10:	d0f7      	beq.n	404f02 <__mdiff+0x22>
  404f12:	d25e      	bcs.n	404fd2 <__mdiff+0xf2>
  404f14:	4633      	mov	r3, r6
  404f16:	462c      	mov	r4, r5
  404f18:	4646      	mov	r6, r8
  404f1a:	4675      	mov	r5, lr
  404f1c:	4698      	mov	r8, r3
  404f1e:	2701      	movs	r7, #1
  404f20:	e005      	b.n	404f2e <__mdiff+0x4e>
  404f22:	db58      	blt.n	404fd6 <__mdiff+0xf6>
  404f24:	f106 0514 	add.w	r5, r6, #20
  404f28:	f108 0414 	add.w	r4, r8, #20
  404f2c:	2700      	movs	r7, #0
  404f2e:	6871      	ldr	r1, [r6, #4]
  404f30:	f7ff fdbc 	bl	404aac <_Balloc>
  404f34:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404f38:	6936      	ldr	r6, [r6, #16]
  404f3a:	60c7      	str	r7, [r0, #12]
  404f3c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404f40:	46a6      	mov	lr, r4
  404f42:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404f46:	f100 0414 	add.w	r4, r0, #20
  404f4a:	2300      	movs	r3, #0
  404f4c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404f50:	f855 8b04 	ldr.w	r8, [r5], #4
  404f54:	b28a      	uxth	r2, r1
  404f56:	fa13 f388 	uxtah	r3, r3, r8
  404f5a:	0c09      	lsrs	r1, r1, #16
  404f5c:	1a9a      	subs	r2, r3, r2
  404f5e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404f62:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404f66:	b292      	uxth	r2, r2
  404f68:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404f6c:	45f4      	cmp	ip, lr
  404f6e:	f844 2b04 	str.w	r2, [r4], #4
  404f72:	ea4f 4323 	mov.w	r3, r3, asr #16
  404f76:	d8e9      	bhi.n	404f4c <__mdiff+0x6c>
  404f78:	42af      	cmp	r7, r5
  404f7a:	d917      	bls.n	404fac <__mdiff+0xcc>
  404f7c:	46a4      	mov	ip, r4
  404f7e:	46ae      	mov	lr, r5
  404f80:	f85e 2b04 	ldr.w	r2, [lr], #4
  404f84:	fa13 f382 	uxtah	r3, r3, r2
  404f88:	1419      	asrs	r1, r3, #16
  404f8a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404f8e:	b29b      	uxth	r3, r3
  404f90:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404f94:	4577      	cmp	r7, lr
  404f96:	f84c 2b04 	str.w	r2, [ip], #4
  404f9a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404f9e:	d8ef      	bhi.n	404f80 <__mdiff+0xa0>
  404fa0:	43ed      	mvns	r5, r5
  404fa2:	442f      	add	r7, r5
  404fa4:	f027 0703 	bic.w	r7, r7, #3
  404fa8:	3704      	adds	r7, #4
  404faa:	443c      	add	r4, r7
  404fac:	3c04      	subs	r4, #4
  404fae:	b922      	cbnz	r2, 404fba <__mdiff+0xda>
  404fb0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404fb4:	3e01      	subs	r6, #1
  404fb6:	2b00      	cmp	r3, #0
  404fb8:	d0fa      	beq.n	404fb0 <__mdiff+0xd0>
  404fba:	6106      	str	r6, [r0, #16]
  404fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fc0:	2100      	movs	r1, #0
  404fc2:	f7ff fd73 	bl	404aac <_Balloc>
  404fc6:	2201      	movs	r2, #1
  404fc8:	2300      	movs	r3, #0
  404fca:	6102      	str	r2, [r0, #16]
  404fcc:	6143      	str	r3, [r0, #20]
  404fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fd2:	4674      	mov	r4, lr
  404fd4:	e7ab      	b.n	404f2e <__mdiff+0x4e>
  404fd6:	4633      	mov	r3, r6
  404fd8:	f106 0414 	add.w	r4, r6, #20
  404fdc:	f102 0514 	add.w	r5, r2, #20
  404fe0:	4616      	mov	r6, r2
  404fe2:	2701      	movs	r7, #1
  404fe4:	4698      	mov	r8, r3
  404fe6:	e7a2      	b.n	404f2e <__mdiff+0x4e>

00404fe8 <__d2b>:
  404fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404fec:	b082      	sub	sp, #8
  404fee:	2101      	movs	r1, #1
  404ff0:	461c      	mov	r4, r3
  404ff2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404ff6:	4615      	mov	r5, r2
  404ff8:	9e08      	ldr	r6, [sp, #32]
  404ffa:	f7ff fd57 	bl	404aac <_Balloc>
  404ffe:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405002:	4680      	mov	r8, r0
  405004:	b10f      	cbz	r7, 40500a <__d2b+0x22>
  405006:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40500a:	9401      	str	r4, [sp, #4]
  40500c:	b31d      	cbz	r5, 405056 <__d2b+0x6e>
  40500e:	a802      	add	r0, sp, #8
  405010:	f840 5d08 	str.w	r5, [r0, #-8]!
  405014:	f7ff fdda 	bl	404bcc <__lo0bits>
  405018:	2800      	cmp	r0, #0
  40501a:	d134      	bne.n	405086 <__d2b+0x9e>
  40501c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405020:	f8c8 2014 	str.w	r2, [r8, #20]
  405024:	2b00      	cmp	r3, #0
  405026:	bf0c      	ite	eq
  405028:	2101      	moveq	r1, #1
  40502a:	2102      	movne	r1, #2
  40502c:	f8c8 3018 	str.w	r3, [r8, #24]
  405030:	f8c8 1010 	str.w	r1, [r8, #16]
  405034:	b9df      	cbnz	r7, 40506e <__d2b+0x86>
  405036:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40503a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40503e:	6030      	str	r0, [r6, #0]
  405040:	6918      	ldr	r0, [r3, #16]
  405042:	f7ff fda3 	bl	404b8c <__hi0bits>
  405046:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405048:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40504c:	6018      	str	r0, [r3, #0]
  40504e:	4640      	mov	r0, r8
  405050:	b002      	add	sp, #8
  405052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405056:	a801      	add	r0, sp, #4
  405058:	f7ff fdb8 	bl	404bcc <__lo0bits>
  40505c:	9b01      	ldr	r3, [sp, #4]
  40505e:	f8c8 3014 	str.w	r3, [r8, #20]
  405062:	2101      	movs	r1, #1
  405064:	3020      	adds	r0, #32
  405066:	f8c8 1010 	str.w	r1, [r8, #16]
  40506a:	2f00      	cmp	r7, #0
  40506c:	d0e3      	beq.n	405036 <__d2b+0x4e>
  40506e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405070:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405074:	4407      	add	r7, r0
  405076:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40507a:	6037      	str	r7, [r6, #0]
  40507c:	6018      	str	r0, [r3, #0]
  40507e:	4640      	mov	r0, r8
  405080:	b002      	add	sp, #8
  405082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405086:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40508a:	f1c0 0220 	rsb	r2, r0, #32
  40508e:	fa03 f202 	lsl.w	r2, r3, r2
  405092:	430a      	orrs	r2, r1
  405094:	40c3      	lsrs	r3, r0
  405096:	9301      	str	r3, [sp, #4]
  405098:	f8c8 2014 	str.w	r2, [r8, #20]
  40509c:	e7c2      	b.n	405024 <__d2b+0x3c>
  40509e:	bf00      	nop

004050a0 <_sbrk_r>:
  4050a0:	b538      	push	{r3, r4, r5, lr}
  4050a2:	4c07      	ldr	r4, [pc, #28]	; (4050c0 <_sbrk_r+0x20>)
  4050a4:	2300      	movs	r3, #0
  4050a6:	4605      	mov	r5, r0
  4050a8:	4608      	mov	r0, r1
  4050aa:	6023      	str	r3, [r4, #0]
  4050ac:	f7fc f992 	bl	4013d4 <_sbrk>
  4050b0:	1c43      	adds	r3, r0, #1
  4050b2:	d000      	beq.n	4050b6 <_sbrk_r+0x16>
  4050b4:	bd38      	pop	{r3, r4, r5, pc}
  4050b6:	6823      	ldr	r3, [r4, #0]
  4050b8:	2b00      	cmp	r3, #0
  4050ba:	d0fb      	beq.n	4050b4 <_sbrk_r+0x14>
  4050bc:	602b      	str	r3, [r5, #0]
  4050be:	bd38      	pop	{r3, r4, r5, pc}
  4050c0:	20400d38 	.word	0x20400d38
	...

00405100 <strlen>:
  405100:	f890 f000 	pld	[r0]
  405104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405108:	f020 0107 	bic.w	r1, r0, #7
  40510c:	f06f 0c00 	mvn.w	ip, #0
  405110:	f010 0407 	ands.w	r4, r0, #7
  405114:	f891 f020 	pld	[r1, #32]
  405118:	f040 8049 	bne.w	4051ae <strlen+0xae>
  40511c:	f04f 0400 	mov.w	r4, #0
  405120:	f06f 0007 	mvn.w	r0, #7
  405124:	e9d1 2300 	ldrd	r2, r3, [r1]
  405128:	f891 f040 	pld	[r1, #64]	; 0x40
  40512c:	f100 0008 	add.w	r0, r0, #8
  405130:	fa82 f24c 	uadd8	r2, r2, ip
  405134:	faa4 f28c 	sel	r2, r4, ip
  405138:	fa83 f34c 	uadd8	r3, r3, ip
  40513c:	faa2 f38c 	sel	r3, r2, ip
  405140:	bb4b      	cbnz	r3, 405196 <strlen+0x96>
  405142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405146:	fa82 f24c 	uadd8	r2, r2, ip
  40514a:	f100 0008 	add.w	r0, r0, #8
  40514e:	faa4 f28c 	sel	r2, r4, ip
  405152:	fa83 f34c 	uadd8	r3, r3, ip
  405156:	faa2 f38c 	sel	r3, r2, ip
  40515a:	b9e3      	cbnz	r3, 405196 <strlen+0x96>
  40515c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405160:	fa82 f24c 	uadd8	r2, r2, ip
  405164:	f100 0008 	add.w	r0, r0, #8
  405168:	faa4 f28c 	sel	r2, r4, ip
  40516c:	fa83 f34c 	uadd8	r3, r3, ip
  405170:	faa2 f38c 	sel	r3, r2, ip
  405174:	b97b      	cbnz	r3, 405196 <strlen+0x96>
  405176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40517a:	f101 0120 	add.w	r1, r1, #32
  40517e:	fa82 f24c 	uadd8	r2, r2, ip
  405182:	f100 0008 	add.w	r0, r0, #8
  405186:	faa4 f28c 	sel	r2, r4, ip
  40518a:	fa83 f34c 	uadd8	r3, r3, ip
  40518e:	faa2 f38c 	sel	r3, r2, ip
  405192:	2b00      	cmp	r3, #0
  405194:	d0c6      	beq.n	405124 <strlen+0x24>
  405196:	2a00      	cmp	r2, #0
  405198:	bf04      	itt	eq
  40519a:	3004      	addeq	r0, #4
  40519c:	461a      	moveq	r2, r3
  40519e:	ba12      	rev	r2, r2
  4051a0:	fab2 f282 	clz	r2, r2
  4051a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ac:	4770      	bx	lr
  4051ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051b2:	f004 0503 	and.w	r5, r4, #3
  4051b6:	f1c4 0000 	rsb	r0, r4, #0
  4051ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051be:	f014 0f04 	tst.w	r4, #4
  4051c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4051c6:	fa0c f505 	lsl.w	r5, ip, r5
  4051ca:	ea62 0205 	orn	r2, r2, r5
  4051ce:	bf1c      	itt	ne
  4051d0:	ea63 0305 	ornne	r3, r3, r5
  4051d4:	4662      	movne	r2, ip
  4051d6:	f04f 0400 	mov.w	r4, #0
  4051da:	e7a9      	b.n	405130 <strlen+0x30>

004051dc <__ssprint_r>:
  4051dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051e0:	6893      	ldr	r3, [r2, #8]
  4051e2:	b083      	sub	sp, #12
  4051e4:	4690      	mov	r8, r2
  4051e6:	2b00      	cmp	r3, #0
  4051e8:	d070      	beq.n	4052cc <__ssprint_r+0xf0>
  4051ea:	4682      	mov	sl, r0
  4051ec:	460c      	mov	r4, r1
  4051ee:	6817      	ldr	r7, [r2, #0]
  4051f0:	688d      	ldr	r5, [r1, #8]
  4051f2:	6808      	ldr	r0, [r1, #0]
  4051f4:	e042      	b.n	40527c <__ssprint_r+0xa0>
  4051f6:	89a3      	ldrh	r3, [r4, #12]
  4051f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4051fc:	d02e      	beq.n	40525c <__ssprint_r+0x80>
  4051fe:	6965      	ldr	r5, [r4, #20]
  405200:	6921      	ldr	r1, [r4, #16]
  405202:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405206:	eba0 0b01 	sub.w	fp, r0, r1
  40520a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40520e:	f10b 0001 	add.w	r0, fp, #1
  405212:	106d      	asrs	r5, r5, #1
  405214:	4430      	add	r0, r6
  405216:	42a8      	cmp	r0, r5
  405218:	462a      	mov	r2, r5
  40521a:	bf84      	itt	hi
  40521c:	4605      	movhi	r5, r0
  40521e:	462a      	movhi	r2, r5
  405220:	055b      	lsls	r3, r3, #21
  405222:	d538      	bpl.n	405296 <__ssprint_r+0xba>
  405224:	4611      	mov	r1, r2
  405226:	4650      	mov	r0, sl
  405228:	f7ff f894 	bl	404354 <_malloc_r>
  40522c:	2800      	cmp	r0, #0
  40522e:	d03c      	beq.n	4052aa <__ssprint_r+0xce>
  405230:	465a      	mov	r2, fp
  405232:	6921      	ldr	r1, [r4, #16]
  405234:	9001      	str	r0, [sp, #4]
  405236:	f7ff fb93 	bl	404960 <memcpy>
  40523a:	89a2      	ldrh	r2, [r4, #12]
  40523c:	9b01      	ldr	r3, [sp, #4]
  40523e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405246:	81a2      	strh	r2, [r4, #12]
  405248:	eba5 020b 	sub.w	r2, r5, fp
  40524c:	eb03 000b 	add.w	r0, r3, fp
  405250:	6165      	str	r5, [r4, #20]
  405252:	6123      	str	r3, [r4, #16]
  405254:	6020      	str	r0, [r4, #0]
  405256:	60a2      	str	r2, [r4, #8]
  405258:	4635      	mov	r5, r6
  40525a:	46b3      	mov	fp, r6
  40525c:	465a      	mov	r2, fp
  40525e:	4649      	mov	r1, r9
  405260:	f000 fa18 	bl	405694 <memmove>
  405264:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405268:	68a2      	ldr	r2, [r4, #8]
  40526a:	6820      	ldr	r0, [r4, #0]
  40526c:	1b55      	subs	r5, r2, r5
  40526e:	4458      	add	r0, fp
  405270:	1b9e      	subs	r6, r3, r6
  405272:	60a5      	str	r5, [r4, #8]
  405274:	6020      	str	r0, [r4, #0]
  405276:	f8c8 6008 	str.w	r6, [r8, #8]
  40527a:	b33e      	cbz	r6, 4052cc <__ssprint_r+0xf0>
  40527c:	687e      	ldr	r6, [r7, #4]
  40527e:	463b      	mov	r3, r7
  405280:	3708      	adds	r7, #8
  405282:	2e00      	cmp	r6, #0
  405284:	d0fa      	beq.n	40527c <__ssprint_r+0xa0>
  405286:	42ae      	cmp	r6, r5
  405288:	f8d3 9000 	ldr.w	r9, [r3]
  40528c:	46ab      	mov	fp, r5
  40528e:	d2b2      	bcs.n	4051f6 <__ssprint_r+0x1a>
  405290:	4635      	mov	r5, r6
  405292:	46b3      	mov	fp, r6
  405294:	e7e2      	b.n	40525c <__ssprint_r+0x80>
  405296:	4650      	mov	r0, sl
  405298:	f000 fa60 	bl	40575c <_realloc_r>
  40529c:	4603      	mov	r3, r0
  40529e:	2800      	cmp	r0, #0
  4052a0:	d1d2      	bne.n	405248 <__ssprint_r+0x6c>
  4052a2:	6921      	ldr	r1, [r4, #16]
  4052a4:	4650      	mov	r0, sl
  4052a6:	f000 f8f9 	bl	40549c <_free_r>
  4052aa:	230c      	movs	r3, #12
  4052ac:	f8ca 3000 	str.w	r3, [sl]
  4052b0:	89a3      	ldrh	r3, [r4, #12]
  4052b2:	2200      	movs	r2, #0
  4052b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052b8:	f04f 30ff 	mov.w	r0, #4294967295
  4052bc:	81a3      	strh	r3, [r4, #12]
  4052be:	f8c8 2008 	str.w	r2, [r8, #8]
  4052c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4052c6:	b003      	add	sp, #12
  4052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052cc:	2000      	movs	r0, #0
  4052ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4052d2:	b003      	add	sp, #12
  4052d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004052d8 <__register_exitproc>:
  4052d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4052dc:	4d2c      	ldr	r5, [pc, #176]	; (405390 <__register_exitproc+0xb8>)
  4052de:	4606      	mov	r6, r0
  4052e0:	6828      	ldr	r0, [r5, #0]
  4052e2:	4698      	mov	r8, r3
  4052e4:	460f      	mov	r7, r1
  4052e6:	4691      	mov	r9, r2
  4052e8:	f7ff f830 	bl	40434c <__retarget_lock_acquire_recursive>
  4052ec:	4b29      	ldr	r3, [pc, #164]	; (405394 <__register_exitproc+0xbc>)
  4052ee:	681c      	ldr	r4, [r3, #0]
  4052f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4052f4:	2b00      	cmp	r3, #0
  4052f6:	d03e      	beq.n	405376 <__register_exitproc+0x9e>
  4052f8:	685a      	ldr	r2, [r3, #4]
  4052fa:	2a1f      	cmp	r2, #31
  4052fc:	dc1c      	bgt.n	405338 <__register_exitproc+0x60>
  4052fe:	f102 0e01 	add.w	lr, r2, #1
  405302:	b176      	cbz	r6, 405322 <__register_exitproc+0x4a>
  405304:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405308:	2401      	movs	r4, #1
  40530a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40530e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405312:	4094      	lsls	r4, r2
  405314:	4320      	orrs	r0, r4
  405316:	2e02      	cmp	r6, #2
  405318:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40531c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405320:	d023      	beq.n	40536a <__register_exitproc+0x92>
  405322:	3202      	adds	r2, #2
  405324:	f8c3 e004 	str.w	lr, [r3, #4]
  405328:	6828      	ldr	r0, [r5, #0]
  40532a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40532e:	f7ff f80f 	bl	404350 <__retarget_lock_release_recursive>
  405332:	2000      	movs	r0, #0
  405334:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405338:	4b17      	ldr	r3, [pc, #92]	; (405398 <__register_exitproc+0xc0>)
  40533a:	b30b      	cbz	r3, 405380 <__register_exitproc+0xa8>
  40533c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405340:	f3af 8000 	nop.w
  405344:	4603      	mov	r3, r0
  405346:	b1d8      	cbz	r0, 405380 <__register_exitproc+0xa8>
  405348:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40534c:	6002      	str	r2, [r0, #0]
  40534e:	2100      	movs	r1, #0
  405350:	6041      	str	r1, [r0, #4]
  405352:	460a      	mov	r2, r1
  405354:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405358:	f04f 0e01 	mov.w	lr, #1
  40535c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405360:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405364:	2e00      	cmp	r6, #0
  405366:	d0dc      	beq.n	405322 <__register_exitproc+0x4a>
  405368:	e7cc      	b.n	405304 <__register_exitproc+0x2c>
  40536a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40536e:	430c      	orrs	r4, r1
  405370:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405374:	e7d5      	b.n	405322 <__register_exitproc+0x4a>
  405376:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40537a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40537e:	e7bb      	b.n	4052f8 <__register_exitproc+0x20>
  405380:	6828      	ldr	r0, [r5, #0]
  405382:	f7fe ffe5 	bl	404350 <__retarget_lock_release_recursive>
  405386:	f04f 30ff 	mov.w	r0, #4294967295
  40538a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40538e:	bf00      	nop
  405390:	204004a0 	.word	0x204004a0
  405394:	00406e48 	.word	0x00406e48
  405398:	00000000 	.word	0x00000000

0040539c <_calloc_r>:
  40539c:	b510      	push	{r4, lr}
  40539e:	fb02 f101 	mul.w	r1, r2, r1
  4053a2:	f7fe ffd7 	bl	404354 <_malloc_r>
  4053a6:	4604      	mov	r4, r0
  4053a8:	b1d8      	cbz	r0, 4053e2 <_calloc_r+0x46>
  4053aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4053ae:	f022 0203 	bic.w	r2, r2, #3
  4053b2:	3a04      	subs	r2, #4
  4053b4:	2a24      	cmp	r2, #36	; 0x24
  4053b6:	d818      	bhi.n	4053ea <_calloc_r+0x4e>
  4053b8:	2a13      	cmp	r2, #19
  4053ba:	d914      	bls.n	4053e6 <_calloc_r+0x4a>
  4053bc:	2300      	movs	r3, #0
  4053be:	2a1b      	cmp	r2, #27
  4053c0:	6003      	str	r3, [r0, #0]
  4053c2:	6043      	str	r3, [r0, #4]
  4053c4:	d916      	bls.n	4053f4 <_calloc_r+0x58>
  4053c6:	2a24      	cmp	r2, #36	; 0x24
  4053c8:	6083      	str	r3, [r0, #8]
  4053ca:	60c3      	str	r3, [r0, #12]
  4053cc:	bf11      	iteee	ne
  4053ce:	f100 0210 	addne.w	r2, r0, #16
  4053d2:	6103      	streq	r3, [r0, #16]
  4053d4:	6143      	streq	r3, [r0, #20]
  4053d6:	f100 0218 	addeq.w	r2, r0, #24
  4053da:	2300      	movs	r3, #0
  4053dc:	6013      	str	r3, [r2, #0]
  4053de:	6053      	str	r3, [r2, #4]
  4053e0:	6093      	str	r3, [r2, #8]
  4053e2:	4620      	mov	r0, r4
  4053e4:	bd10      	pop	{r4, pc}
  4053e6:	4602      	mov	r2, r0
  4053e8:	e7f7      	b.n	4053da <_calloc_r+0x3e>
  4053ea:	2100      	movs	r1, #0
  4053ec:	f7fc fd16 	bl	401e1c <memset>
  4053f0:	4620      	mov	r0, r4
  4053f2:	bd10      	pop	{r4, pc}
  4053f4:	f100 0208 	add.w	r2, r0, #8
  4053f8:	e7ef      	b.n	4053da <_calloc_r+0x3e>
  4053fa:	bf00      	nop

004053fc <_malloc_trim_r>:
  4053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4053fe:	4f24      	ldr	r7, [pc, #144]	; (405490 <_malloc_trim_r+0x94>)
  405400:	460c      	mov	r4, r1
  405402:	4606      	mov	r6, r0
  405404:	f7ff fb46 	bl	404a94 <__malloc_lock>
  405408:	68bb      	ldr	r3, [r7, #8]
  40540a:	685d      	ldr	r5, [r3, #4]
  40540c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405410:	310f      	adds	r1, #15
  405412:	f025 0503 	bic.w	r5, r5, #3
  405416:	4429      	add	r1, r5
  405418:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40541c:	f021 010f 	bic.w	r1, r1, #15
  405420:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405424:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405428:	db07      	blt.n	40543a <_malloc_trim_r+0x3e>
  40542a:	2100      	movs	r1, #0
  40542c:	4630      	mov	r0, r6
  40542e:	f7ff fe37 	bl	4050a0 <_sbrk_r>
  405432:	68bb      	ldr	r3, [r7, #8]
  405434:	442b      	add	r3, r5
  405436:	4298      	cmp	r0, r3
  405438:	d004      	beq.n	405444 <_malloc_trim_r+0x48>
  40543a:	4630      	mov	r0, r6
  40543c:	f7ff fb30 	bl	404aa0 <__malloc_unlock>
  405440:	2000      	movs	r0, #0
  405442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405444:	4261      	negs	r1, r4
  405446:	4630      	mov	r0, r6
  405448:	f7ff fe2a 	bl	4050a0 <_sbrk_r>
  40544c:	3001      	adds	r0, #1
  40544e:	d00d      	beq.n	40546c <_malloc_trim_r+0x70>
  405450:	4b10      	ldr	r3, [pc, #64]	; (405494 <_malloc_trim_r+0x98>)
  405452:	68ba      	ldr	r2, [r7, #8]
  405454:	6819      	ldr	r1, [r3, #0]
  405456:	1b2d      	subs	r5, r5, r4
  405458:	f045 0501 	orr.w	r5, r5, #1
  40545c:	4630      	mov	r0, r6
  40545e:	1b09      	subs	r1, r1, r4
  405460:	6055      	str	r5, [r2, #4]
  405462:	6019      	str	r1, [r3, #0]
  405464:	f7ff fb1c 	bl	404aa0 <__malloc_unlock>
  405468:	2001      	movs	r0, #1
  40546a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40546c:	2100      	movs	r1, #0
  40546e:	4630      	mov	r0, r6
  405470:	f7ff fe16 	bl	4050a0 <_sbrk_r>
  405474:	68ba      	ldr	r2, [r7, #8]
  405476:	1a83      	subs	r3, r0, r2
  405478:	2b0f      	cmp	r3, #15
  40547a:	ddde      	ble.n	40543a <_malloc_trim_r+0x3e>
  40547c:	4c06      	ldr	r4, [pc, #24]	; (405498 <_malloc_trim_r+0x9c>)
  40547e:	4905      	ldr	r1, [pc, #20]	; (405494 <_malloc_trim_r+0x98>)
  405480:	6824      	ldr	r4, [r4, #0]
  405482:	f043 0301 	orr.w	r3, r3, #1
  405486:	1b00      	subs	r0, r0, r4
  405488:	6053      	str	r3, [r2, #4]
  40548a:	6008      	str	r0, [r1, #0]
  40548c:	e7d5      	b.n	40543a <_malloc_trim_r+0x3e>
  40548e:	bf00      	nop
  405490:	204004a4 	.word	0x204004a4
  405494:	20400cd4 	.word	0x20400cd4
  405498:	204008ac 	.word	0x204008ac

0040549c <_free_r>:
  40549c:	2900      	cmp	r1, #0
  40549e:	d044      	beq.n	40552a <_free_r+0x8e>
  4054a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054a4:	460d      	mov	r5, r1
  4054a6:	4680      	mov	r8, r0
  4054a8:	f7ff faf4 	bl	404a94 <__malloc_lock>
  4054ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4054b0:	4969      	ldr	r1, [pc, #420]	; (405658 <_free_r+0x1bc>)
  4054b2:	f027 0301 	bic.w	r3, r7, #1
  4054b6:	f1a5 0408 	sub.w	r4, r5, #8
  4054ba:	18e2      	adds	r2, r4, r3
  4054bc:	688e      	ldr	r6, [r1, #8]
  4054be:	6850      	ldr	r0, [r2, #4]
  4054c0:	42b2      	cmp	r2, r6
  4054c2:	f020 0003 	bic.w	r0, r0, #3
  4054c6:	d05e      	beq.n	405586 <_free_r+0xea>
  4054c8:	07fe      	lsls	r6, r7, #31
  4054ca:	6050      	str	r0, [r2, #4]
  4054cc:	d40b      	bmi.n	4054e6 <_free_r+0x4a>
  4054ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4054d2:	1be4      	subs	r4, r4, r7
  4054d4:	f101 0e08 	add.w	lr, r1, #8
  4054d8:	68a5      	ldr	r5, [r4, #8]
  4054da:	4575      	cmp	r5, lr
  4054dc:	443b      	add	r3, r7
  4054de:	d06d      	beq.n	4055bc <_free_r+0x120>
  4054e0:	68e7      	ldr	r7, [r4, #12]
  4054e2:	60ef      	str	r7, [r5, #12]
  4054e4:	60bd      	str	r5, [r7, #8]
  4054e6:	1815      	adds	r5, r2, r0
  4054e8:	686d      	ldr	r5, [r5, #4]
  4054ea:	07ed      	lsls	r5, r5, #31
  4054ec:	d53e      	bpl.n	40556c <_free_r+0xd0>
  4054ee:	f043 0201 	orr.w	r2, r3, #1
  4054f2:	6062      	str	r2, [r4, #4]
  4054f4:	50e3      	str	r3, [r4, r3]
  4054f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4054fa:	d217      	bcs.n	40552c <_free_r+0x90>
  4054fc:	08db      	lsrs	r3, r3, #3
  4054fe:	1c58      	adds	r0, r3, #1
  405500:	109a      	asrs	r2, r3, #2
  405502:	684d      	ldr	r5, [r1, #4]
  405504:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405508:	60a7      	str	r7, [r4, #8]
  40550a:	2301      	movs	r3, #1
  40550c:	4093      	lsls	r3, r2
  40550e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405512:	432b      	orrs	r3, r5
  405514:	3a08      	subs	r2, #8
  405516:	60e2      	str	r2, [r4, #12]
  405518:	604b      	str	r3, [r1, #4]
  40551a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40551e:	60fc      	str	r4, [r7, #12]
  405520:	4640      	mov	r0, r8
  405522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405526:	f7ff babb 	b.w	404aa0 <__malloc_unlock>
  40552a:	4770      	bx	lr
  40552c:	0a5a      	lsrs	r2, r3, #9
  40552e:	2a04      	cmp	r2, #4
  405530:	d852      	bhi.n	4055d8 <_free_r+0x13c>
  405532:	099a      	lsrs	r2, r3, #6
  405534:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405538:	00ff      	lsls	r7, r7, #3
  40553a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40553e:	19c8      	adds	r0, r1, r7
  405540:	59ca      	ldr	r2, [r1, r7]
  405542:	3808      	subs	r0, #8
  405544:	4290      	cmp	r0, r2
  405546:	d04f      	beq.n	4055e8 <_free_r+0x14c>
  405548:	6851      	ldr	r1, [r2, #4]
  40554a:	f021 0103 	bic.w	r1, r1, #3
  40554e:	428b      	cmp	r3, r1
  405550:	d232      	bcs.n	4055b8 <_free_r+0x11c>
  405552:	6892      	ldr	r2, [r2, #8]
  405554:	4290      	cmp	r0, r2
  405556:	d1f7      	bne.n	405548 <_free_r+0xac>
  405558:	68c3      	ldr	r3, [r0, #12]
  40555a:	60a0      	str	r0, [r4, #8]
  40555c:	60e3      	str	r3, [r4, #12]
  40555e:	609c      	str	r4, [r3, #8]
  405560:	60c4      	str	r4, [r0, #12]
  405562:	4640      	mov	r0, r8
  405564:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405568:	f7ff ba9a 	b.w	404aa0 <__malloc_unlock>
  40556c:	6895      	ldr	r5, [r2, #8]
  40556e:	4f3b      	ldr	r7, [pc, #236]	; (40565c <_free_r+0x1c0>)
  405570:	42bd      	cmp	r5, r7
  405572:	4403      	add	r3, r0
  405574:	d040      	beq.n	4055f8 <_free_r+0x15c>
  405576:	68d0      	ldr	r0, [r2, #12]
  405578:	60e8      	str	r0, [r5, #12]
  40557a:	f043 0201 	orr.w	r2, r3, #1
  40557e:	6085      	str	r5, [r0, #8]
  405580:	6062      	str	r2, [r4, #4]
  405582:	50e3      	str	r3, [r4, r3]
  405584:	e7b7      	b.n	4054f6 <_free_r+0x5a>
  405586:	07ff      	lsls	r7, r7, #31
  405588:	4403      	add	r3, r0
  40558a:	d407      	bmi.n	40559c <_free_r+0x100>
  40558c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405590:	1aa4      	subs	r4, r4, r2
  405592:	4413      	add	r3, r2
  405594:	68a0      	ldr	r0, [r4, #8]
  405596:	68e2      	ldr	r2, [r4, #12]
  405598:	60c2      	str	r2, [r0, #12]
  40559a:	6090      	str	r0, [r2, #8]
  40559c:	4a30      	ldr	r2, [pc, #192]	; (405660 <_free_r+0x1c4>)
  40559e:	6812      	ldr	r2, [r2, #0]
  4055a0:	f043 0001 	orr.w	r0, r3, #1
  4055a4:	4293      	cmp	r3, r2
  4055a6:	6060      	str	r0, [r4, #4]
  4055a8:	608c      	str	r4, [r1, #8]
  4055aa:	d3b9      	bcc.n	405520 <_free_r+0x84>
  4055ac:	4b2d      	ldr	r3, [pc, #180]	; (405664 <_free_r+0x1c8>)
  4055ae:	4640      	mov	r0, r8
  4055b0:	6819      	ldr	r1, [r3, #0]
  4055b2:	f7ff ff23 	bl	4053fc <_malloc_trim_r>
  4055b6:	e7b3      	b.n	405520 <_free_r+0x84>
  4055b8:	4610      	mov	r0, r2
  4055ba:	e7cd      	b.n	405558 <_free_r+0xbc>
  4055bc:	1811      	adds	r1, r2, r0
  4055be:	6849      	ldr	r1, [r1, #4]
  4055c0:	07c9      	lsls	r1, r1, #31
  4055c2:	d444      	bmi.n	40564e <_free_r+0x1b2>
  4055c4:	6891      	ldr	r1, [r2, #8]
  4055c6:	68d2      	ldr	r2, [r2, #12]
  4055c8:	60ca      	str	r2, [r1, #12]
  4055ca:	4403      	add	r3, r0
  4055cc:	f043 0001 	orr.w	r0, r3, #1
  4055d0:	6091      	str	r1, [r2, #8]
  4055d2:	6060      	str	r0, [r4, #4]
  4055d4:	50e3      	str	r3, [r4, r3]
  4055d6:	e7a3      	b.n	405520 <_free_r+0x84>
  4055d8:	2a14      	cmp	r2, #20
  4055da:	d816      	bhi.n	40560a <_free_r+0x16e>
  4055dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4055e0:	00ff      	lsls	r7, r7, #3
  4055e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4055e6:	e7aa      	b.n	40553e <_free_r+0xa2>
  4055e8:	10aa      	asrs	r2, r5, #2
  4055ea:	2301      	movs	r3, #1
  4055ec:	684d      	ldr	r5, [r1, #4]
  4055ee:	4093      	lsls	r3, r2
  4055f0:	432b      	orrs	r3, r5
  4055f2:	604b      	str	r3, [r1, #4]
  4055f4:	4603      	mov	r3, r0
  4055f6:	e7b0      	b.n	40555a <_free_r+0xbe>
  4055f8:	f043 0201 	orr.w	r2, r3, #1
  4055fc:	614c      	str	r4, [r1, #20]
  4055fe:	610c      	str	r4, [r1, #16]
  405600:	60e5      	str	r5, [r4, #12]
  405602:	60a5      	str	r5, [r4, #8]
  405604:	6062      	str	r2, [r4, #4]
  405606:	50e3      	str	r3, [r4, r3]
  405608:	e78a      	b.n	405520 <_free_r+0x84>
  40560a:	2a54      	cmp	r2, #84	; 0x54
  40560c:	d806      	bhi.n	40561c <_free_r+0x180>
  40560e:	0b1a      	lsrs	r2, r3, #12
  405610:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405614:	00ff      	lsls	r7, r7, #3
  405616:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40561a:	e790      	b.n	40553e <_free_r+0xa2>
  40561c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405620:	d806      	bhi.n	405630 <_free_r+0x194>
  405622:	0bda      	lsrs	r2, r3, #15
  405624:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405628:	00ff      	lsls	r7, r7, #3
  40562a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40562e:	e786      	b.n	40553e <_free_r+0xa2>
  405630:	f240 5054 	movw	r0, #1364	; 0x554
  405634:	4282      	cmp	r2, r0
  405636:	d806      	bhi.n	405646 <_free_r+0x1aa>
  405638:	0c9a      	lsrs	r2, r3, #18
  40563a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40563e:	00ff      	lsls	r7, r7, #3
  405640:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405644:	e77b      	b.n	40553e <_free_r+0xa2>
  405646:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40564a:	257e      	movs	r5, #126	; 0x7e
  40564c:	e777      	b.n	40553e <_free_r+0xa2>
  40564e:	f043 0101 	orr.w	r1, r3, #1
  405652:	6061      	str	r1, [r4, #4]
  405654:	6013      	str	r3, [r2, #0]
  405656:	e763      	b.n	405520 <_free_r+0x84>
  405658:	204004a4 	.word	0x204004a4
  40565c:	204004ac 	.word	0x204004ac
  405660:	204008b0 	.word	0x204008b0
  405664:	20400d04 	.word	0x20400d04

00405668 <__ascii_mbtowc>:
  405668:	b082      	sub	sp, #8
  40566a:	b149      	cbz	r1, 405680 <__ascii_mbtowc+0x18>
  40566c:	b15a      	cbz	r2, 405686 <__ascii_mbtowc+0x1e>
  40566e:	b16b      	cbz	r3, 40568c <__ascii_mbtowc+0x24>
  405670:	7813      	ldrb	r3, [r2, #0]
  405672:	600b      	str	r3, [r1, #0]
  405674:	7812      	ldrb	r2, [r2, #0]
  405676:	1c10      	adds	r0, r2, #0
  405678:	bf18      	it	ne
  40567a:	2001      	movne	r0, #1
  40567c:	b002      	add	sp, #8
  40567e:	4770      	bx	lr
  405680:	a901      	add	r1, sp, #4
  405682:	2a00      	cmp	r2, #0
  405684:	d1f3      	bne.n	40566e <__ascii_mbtowc+0x6>
  405686:	4610      	mov	r0, r2
  405688:	b002      	add	sp, #8
  40568a:	4770      	bx	lr
  40568c:	f06f 0001 	mvn.w	r0, #1
  405690:	e7f4      	b.n	40567c <__ascii_mbtowc+0x14>
  405692:	bf00      	nop

00405694 <memmove>:
  405694:	4288      	cmp	r0, r1
  405696:	b5f0      	push	{r4, r5, r6, r7, lr}
  405698:	d90d      	bls.n	4056b6 <memmove+0x22>
  40569a:	188b      	adds	r3, r1, r2
  40569c:	4298      	cmp	r0, r3
  40569e:	d20a      	bcs.n	4056b6 <memmove+0x22>
  4056a0:	1884      	adds	r4, r0, r2
  4056a2:	2a00      	cmp	r2, #0
  4056a4:	d051      	beq.n	40574a <memmove+0xb6>
  4056a6:	4622      	mov	r2, r4
  4056a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4056ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4056b0:	4299      	cmp	r1, r3
  4056b2:	d1f9      	bne.n	4056a8 <memmove+0x14>
  4056b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056b6:	2a0f      	cmp	r2, #15
  4056b8:	d948      	bls.n	40574c <memmove+0xb8>
  4056ba:	ea41 0300 	orr.w	r3, r1, r0
  4056be:	079b      	lsls	r3, r3, #30
  4056c0:	d146      	bne.n	405750 <memmove+0xbc>
  4056c2:	f100 0410 	add.w	r4, r0, #16
  4056c6:	f101 0310 	add.w	r3, r1, #16
  4056ca:	4615      	mov	r5, r2
  4056cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4056d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4056d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4056d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4056dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4056e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4056e4:	3d10      	subs	r5, #16
  4056e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4056ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4056ee:	2d0f      	cmp	r5, #15
  4056f0:	f103 0310 	add.w	r3, r3, #16
  4056f4:	f104 0410 	add.w	r4, r4, #16
  4056f8:	d8e8      	bhi.n	4056cc <memmove+0x38>
  4056fa:	f1a2 0310 	sub.w	r3, r2, #16
  4056fe:	f023 030f 	bic.w	r3, r3, #15
  405702:	f002 0e0f 	and.w	lr, r2, #15
  405706:	3310      	adds	r3, #16
  405708:	f1be 0f03 	cmp.w	lr, #3
  40570c:	4419      	add	r1, r3
  40570e:	4403      	add	r3, r0
  405710:	d921      	bls.n	405756 <memmove+0xc2>
  405712:	1f1e      	subs	r6, r3, #4
  405714:	460d      	mov	r5, r1
  405716:	4674      	mov	r4, lr
  405718:	3c04      	subs	r4, #4
  40571a:	f855 7b04 	ldr.w	r7, [r5], #4
  40571e:	f846 7f04 	str.w	r7, [r6, #4]!
  405722:	2c03      	cmp	r4, #3
  405724:	d8f8      	bhi.n	405718 <memmove+0x84>
  405726:	f1ae 0404 	sub.w	r4, lr, #4
  40572a:	f024 0403 	bic.w	r4, r4, #3
  40572e:	3404      	adds	r4, #4
  405730:	4421      	add	r1, r4
  405732:	4423      	add	r3, r4
  405734:	f002 0203 	and.w	r2, r2, #3
  405738:	b162      	cbz	r2, 405754 <memmove+0xc0>
  40573a:	3b01      	subs	r3, #1
  40573c:	440a      	add	r2, r1
  40573e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405742:	f803 4f01 	strb.w	r4, [r3, #1]!
  405746:	428a      	cmp	r2, r1
  405748:	d1f9      	bne.n	40573e <memmove+0xaa>
  40574a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40574c:	4603      	mov	r3, r0
  40574e:	e7f3      	b.n	405738 <memmove+0xa4>
  405750:	4603      	mov	r3, r0
  405752:	e7f2      	b.n	40573a <memmove+0xa6>
  405754:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405756:	4672      	mov	r2, lr
  405758:	e7ee      	b.n	405738 <memmove+0xa4>
  40575a:	bf00      	nop

0040575c <_realloc_r>:
  40575c:	2900      	cmp	r1, #0
  40575e:	f000 8095 	beq.w	40588c <_realloc_r+0x130>
  405762:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405766:	460d      	mov	r5, r1
  405768:	4616      	mov	r6, r2
  40576a:	b083      	sub	sp, #12
  40576c:	4680      	mov	r8, r0
  40576e:	f106 070b 	add.w	r7, r6, #11
  405772:	f7ff f98f 	bl	404a94 <__malloc_lock>
  405776:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40577a:	2f16      	cmp	r7, #22
  40577c:	f02e 0403 	bic.w	r4, lr, #3
  405780:	f1a5 0908 	sub.w	r9, r5, #8
  405784:	d83c      	bhi.n	405800 <_realloc_r+0xa4>
  405786:	2210      	movs	r2, #16
  405788:	4617      	mov	r7, r2
  40578a:	42be      	cmp	r6, r7
  40578c:	d83d      	bhi.n	40580a <_realloc_r+0xae>
  40578e:	4294      	cmp	r4, r2
  405790:	da43      	bge.n	40581a <_realloc_r+0xbe>
  405792:	4bc4      	ldr	r3, [pc, #784]	; (405aa4 <_realloc_r+0x348>)
  405794:	6899      	ldr	r1, [r3, #8]
  405796:	eb09 0004 	add.w	r0, r9, r4
  40579a:	4288      	cmp	r0, r1
  40579c:	f000 80b4 	beq.w	405908 <_realloc_r+0x1ac>
  4057a0:	6843      	ldr	r3, [r0, #4]
  4057a2:	f023 0101 	bic.w	r1, r3, #1
  4057a6:	4401      	add	r1, r0
  4057a8:	6849      	ldr	r1, [r1, #4]
  4057aa:	07c9      	lsls	r1, r1, #31
  4057ac:	d54c      	bpl.n	405848 <_realloc_r+0xec>
  4057ae:	f01e 0f01 	tst.w	lr, #1
  4057b2:	f000 809b 	beq.w	4058ec <_realloc_r+0x190>
  4057b6:	4631      	mov	r1, r6
  4057b8:	4640      	mov	r0, r8
  4057ba:	f7fe fdcb 	bl	404354 <_malloc_r>
  4057be:	4606      	mov	r6, r0
  4057c0:	2800      	cmp	r0, #0
  4057c2:	d03a      	beq.n	40583a <_realloc_r+0xde>
  4057c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4057c8:	f023 0301 	bic.w	r3, r3, #1
  4057cc:	444b      	add	r3, r9
  4057ce:	f1a0 0208 	sub.w	r2, r0, #8
  4057d2:	429a      	cmp	r2, r3
  4057d4:	f000 8121 	beq.w	405a1a <_realloc_r+0x2be>
  4057d8:	1f22      	subs	r2, r4, #4
  4057da:	2a24      	cmp	r2, #36	; 0x24
  4057dc:	f200 8107 	bhi.w	4059ee <_realloc_r+0x292>
  4057e0:	2a13      	cmp	r2, #19
  4057e2:	f200 80db 	bhi.w	40599c <_realloc_r+0x240>
  4057e6:	4603      	mov	r3, r0
  4057e8:	462a      	mov	r2, r5
  4057ea:	6811      	ldr	r1, [r2, #0]
  4057ec:	6019      	str	r1, [r3, #0]
  4057ee:	6851      	ldr	r1, [r2, #4]
  4057f0:	6059      	str	r1, [r3, #4]
  4057f2:	6892      	ldr	r2, [r2, #8]
  4057f4:	609a      	str	r2, [r3, #8]
  4057f6:	4629      	mov	r1, r5
  4057f8:	4640      	mov	r0, r8
  4057fa:	f7ff fe4f 	bl	40549c <_free_r>
  4057fe:	e01c      	b.n	40583a <_realloc_r+0xde>
  405800:	f027 0707 	bic.w	r7, r7, #7
  405804:	2f00      	cmp	r7, #0
  405806:	463a      	mov	r2, r7
  405808:	dabf      	bge.n	40578a <_realloc_r+0x2e>
  40580a:	2600      	movs	r6, #0
  40580c:	230c      	movs	r3, #12
  40580e:	4630      	mov	r0, r6
  405810:	f8c8 3000 	str.w	r3, [r8]
  405814:	b003      	add	sp, #12
  405816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40581a:	462e      	mov	r6, r5
  40581c:	1be3      	subs	r3, r4, r7
  40581e:	2b0f      	cmp	r3, #15
  405820:	d81e      	bhi.n	405860 <_realloc_r+0x104>
  405822:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405826:	f003 0301 	and.w	r3, r3, #1
  40582a:	4323      	orrs	r3, r4
  40582c:	444c      	add	r4, r9
  40582e:	f8c9 3004 	str.w	r3, [r9, #4]
  405832:	6863      	ldr	r3, [r4, #4]
  405834:	f043 0301 	orr.w	r3, r3, #1
  405838:	6063      	str	r3, [r4, #4]
  40583a:	4640      	mov	r0, r8
  40583c:	f7ff f930 	bl	404aa0 <__malloc_unlock>
  405840:	4630      	mov	r0, r6
  405842:	b003      	add	sp, #12
  405844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405848:	f023 0303 	bic.w	r3, r3, #3
  40584c:	18e1      	adds	r1, r4, r3
  40584e:	4291      	cmp	r1, r2
  405850:	db1f      	blt.n	405892 <_realloc_r+0x136>
  405852:	68c3      	ldr	r3, [r0, #12]
  405854:	6882      	ldr	r2, [r0, #8]
  405856:	462e      	mov	r6, r5
  405858:	60d3      	str	r3, [r2, #12]
  40585a:	460c      	mov	r4, r1
  40585c:	609a      	str	r2, [r3, #8]
  40585e:	e7dd      	b.n	40581c <_realloc_r+0xc0>
  405860:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405864:	eb09 0107 	add.w	r1, r9, r7
  405868:	f002 0201 	and.w	r2, r2, #1
  40586c:	444c      	add	r4, r9
  40586e:	f043 0301 	orr.w	r3, r3, #1
  405872:	4317      	orrs	r7, r2
  405874:	f8c9 7004 	str.w	r7, [r9, #4]
  405878:	604b      	str	r3, [r1, #4]
  40587a:	6863      	ldr	r3, [r4, #4]
  40587c:	f043 0301 	orr.w	r3, r3, #1
  405880:	3108      	adds	r1, #8
  405882:	6063      	str	r3, [r4, #4]
  405884:	4640      	mov	r0, r8
  405886:	f7ff fe09 	bl	40549c <_free_r>
  40588a:	e7d6      	b.n	40583a <_realloc_r+0xde>
  40588c:	4611      	mov	r1, r2
  40588e:	f7fe bd61 	b.w	404354 <_malloc_r>
  405892:	f01e 0f01 	tst.w	lr, #1
  405896:	d18e      	bne.n	4057b6 <_realloc_r+0x5a>
  405898:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40589c:	eba9 0a01 	sub.w	sl, r9, r1
  4058a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058a4:	f021 0103 	bic.w	r1, r1, #3
  4058a8:	440b      	add	r3, r1
  4058aa:	4423      	add	r3, r4
  4058ac:	4293      	cmp	r3, r2
  4058ae:	db25      	blt.n	4058fc <_realloc_r+0x1a0>
  4058b0:	68c2      	ldr	r2, [r0, #12]
  4058b2:	6881      	ldr	r1, [r0, #8]
  4058b4:	4656      	mov	r6, sl
  4058b6:	60ca      	str	r2, [r1, #12]
  4058b8:	6091      	str	r1, [r2, #8]
  4058ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4058be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4058c2:	1f22      	subs	r2, r4, #4
  4058c4:	2a24      	cmp	r2, #36	; 0x24
  4058c6:	60c1      	str	r1, [r0, #12]
  4058c8:	6088      	str	r0, [r1, #8]
  4058ca:	f200 8094 	bhi.w	4059f6 <_realloc_r+0x29a>
  4058ce:	2a13      	cmp	r2, #19
  4058d0:	d96f      	bls.n	4059b2 <_realloc_r+0x256>
  4058d2:	6829      	ldr	r1, [r5, #0]
  4058d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4058d8:	6869      	ldr	r1, [r5, #4]
  4058da:	f8ca 100c 	str.w	r1, [sl, #12]
  4058de:	2a1b      	cmp	r2, #27
  4058e0:	f200 80a2 	bhi.w	405a28 <_realloc_r+0x2cc>
  4058e4:	3508      	adds	r5, #8
  4058e6:	f10a 0210 	add.w	r2, sl, #16
  4058ea:	e063      	b.n	4059b4 <_realloc_r+0x258>
  4058ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4058f0:	eba9 0a03 	sub.w	sl, r9, r3
  4058f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058f8:	f021 0103 	bic.w	r1, r1, #3
  4058fc:	1863      	adds	r3, r4, r1
  4058fe:	4293      	cmp	r3, r2
  405900:	f6ff af59 	blt.w	4057b6 <_realloc_r+0x5a>
  405904:	4656      	mov	r6, sl
  405906:	e7d8      	b.n	4058ba <_realloc_r+0x15e>
  405908:	6841      	ldr	r1, [r0, #4]
  40590a:	f021 0b03 	bic.w	fp, r1, #3
  40590e:	44a3      	add	fp, r4
  405910:	f107 0010 	add.w	r0, r7, #16
  405914:	4583      	cmp	fp, r0
  405916:	da56      	bge.n	4059c6 <_realloc_r+0x26a>
  405918:	f01e 0f01 	tst.w	lr, #1
  40591c:	f47f af4b 	bne.w	4057b6 <_realloc_r+0x5a>
  405920:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405924:	eba9 0a01 	sub.w	sl, r9, r1
  405928:	f8da 1004 	ldr.w	r1, [sl, #4]
  40592c:	f021 0103 	bic.w	r1, r1, #3
  405930:	448b      	add	fp, r1
  405932:	4558      	cmp	r0, fp
  405934:	dce2      	bgt.n	4058fc <_realloc_r+0x1a0>
  405936:	4656      	mov	r6, sl
  405938:	f8da 100c 	ldr.w	r1, [sl, #12]
  40593c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405940:	1f22      	subs	r2, r4, #4
  405942:	2a24      	cmp	r2, #36	; 0x24
  405944:	60c1      	str	r1, [r0, #12]
  405946:	6088      	str	r0, [r1, #8]
  405948:	f200 808f 	bhi.w	405a6a <_realloc_r+0x30e>
  40594c:	2a13      	cmp	r2, #19
  40594e:	f240 808a 	bls.w	405a66 <_realloc_r+0x30a>
  405952:	6829      	ldr	r1, [r5, #0]
  405954:	f8ca 1008 	str.w	r1, [sl, #8]
  405958:	6869      	ldr	r1, [r5, #4]
  40595a:	f8ca 100c 	str.w	r1, [sl, #12]
  40595e:	2a1b      	cmp	r2, #27
  405960:	f200 808a 	bhi.w	405a78 <_realloc_r+0x31c>
  405964:	3508      	adds	r5, #8
  405966:	f10a 0210 	add.w	r2, sl, #16
  40596a:	6829      	ldr	r1, [r5, #0]
  40596c:	6011      	str	r1, [r2, #0]
  40596e:	6869      	ldr	r1, [r5, #4]
  405970:	6051      	str	r1, [r2, #4]
  405972:	68a9      	ldr	r1, [r5, #8]
  405974:	6091      	str	r1, [r2, #8]
  405976:	eb0a 0107 	add.w	r1, sl, r7
  40597a:	ebab 0207 	sub.w	r2, fp, r7
  40597e:	f042 0201 	orr.w	r2, r2, #1
  405982:	6099      	str	r1, [r3, #8]
  405984:	604a      	str	r2, [r1, #4]
  405986:	f8da 3004 	ldr.w	r3, [sl, #4]
  40598a:	f003 0301 	and.w	r3, r3, #1
  40598e:	431f      	orrs	r7, r3
  405990:	4640      	mov	r0, r8
  405992:	f8ca 7004 	str.w	r7, [sl, #4]
  405996:	f7ff f883 	bl	404aa0 <__malloc_unlock>
  40599a:	e751      	b.n	405840 <_realloc_r+0xe4>
  40599c:	682b      	ldr	r3, [r5, #0]
  40599e:	6003      	str	r3, [r0, #0]
  4059a0:	686b      	ldr	r3, [r5, #4]
  4059a2:	6043      	str	r3, [r0, #4]
  4059a4:	2a1b      	cmp	r2, #27
  4059a6:	d82d      	bhi.n	405a04 <_realloc_r+0x2a8>
  4059a8:	f100 0308 	add.w	r3, r0, #8
  4059ac:	f105 0208 	add.w	r2, r5, #8
  4059b0:	e71b      	b.n	4057ea <_realloc_r+0x8e>
  4059b2:	4632      	mov	r2, r6
  4059b4:	6829      	ldr	r1, [r5, #0]
  4059b6:	6011      	str	r1, [r2, #0]
  4059b8:	6869      	ldr	r1, [r5, #4]
  4059ba:	6051      	str	r1, [r2, #4]
  4059bc:	68a9      	ldr	r1, [r5, #8]
  4059be:	6091      	str	r1, [r2, #8]
  4059c0:	461c      	mov	r4, r3
  4059c2:	46d1      	mov	r9, sl
  4059c4:	e72a      	b.n	40581c <_realloc_r+0xc0>
  4059c6:	eb09 0107 	add.w	r1, r9, r7
  4059ca:	ebab 0b07 	sub.w	fp, fp, r7
  4059ce:	f04b 0201 	orr.w	r2, fp, #1
  4059d2:	6099      	str	r1, [r3, #8]
  4059d4:	604a      	str	r2, [r1, #4]
  4059d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4059da:	f003 0301 	and.w	r3, r3, #1
  4059de:	431f      	orrs	r7, r3
  4059e0:	4640      	mov	r0, r8
  4059e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4059e6:	f7ff f85b 	bl	404aa0 <__malloc_unlock>
  4059ea:	462e      	mov	r6, r5
  4059ec:	e728      	b.n	405840 <_realloc_r+0xe4>
  4059ee:	4629      	mov	r1, r5
  4059f0:	f7ff fe50 	bl	405694 <memmove>
  4059f4:	e6ff      	b.n	4057f6 <_realloc_r+0x9a>
  4059f6:	4629      	mov	r1, r5
  4059f8:	4630      	mov	r0, r6
  4059fa:	461c      	mov	r4, r3
  4059fc:	46d1      	mov	r9, sl
  4059fe:	f7ff fe49 	bl	405694 <memmove>
  405a02:	e70b      	b.n	40581c <_realloc_r+0xc0>
  405a04:	68ab      	ldr	r3, [r5, #8]
  405a06:	6083      	str	r3, [r0, #8]
  405a08:	68eb      	ldr	r3, [r5, #12]
  405a0a:	60c3      	str	r3, [r0, #12]
  405a0c:	2a24      	cmp	r2, #36	; 0x24
  405a0e:	d017      	beq.n	405a40 <_realloc_r+0x2e4>
  405a10:	f100 0310 	add.w	r3, r0, #16
  405a14:	f105 0210 	add.w	r2, r5, #16
  405a18:	e6e7      	b.n	4057ea <_realloc_r+0x8e>
  405a1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405a1e:	f023 0303 	bic.w	r3, r3, #3
  405a22:	441c      	add	r4, r3
  405a24:	462e      	mov	r6, r5
  405a26:	e6f9      	b.n	40581c <_realloc_r+0xc0>
  405a28:	68a9      	ldr	r1, [r5, #8]
  405a2a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a2e:	68e9      	ldr	r1, [r5, #12]
  405a30:	f8ca 1014 	str.w	r1, [sl, #20]
  405a34:	2a24      	cmp	r2, #36	; 0x24
  405a36:	d00c      	beq.n	405a52 <_realloc_r+0x2f6>
  405a38:	3510      	adds	r5, #16
  405a3a:	f10a 0218 	add.w	r2, sl, #24
  405a3e:	e7b9      	b.n	4059b4 <_realloc_r+0x258>
  405a40:	692b      	ldr	r3, [r5, #16]
  405a42:	6103      	str	r3, [r0, #16]
  405a44:	696b      	ldr	r3, [r5, #20]
  405a46:	6143      	str	r3, [r0, #20]
  405a48:	f105 0218 	add.w	r2, r5, #24
  405a4c:	f100 0318 	add.w	r3, r0, #24
  405a50:	e6cb      	b.n	4057ea <_realloc_r+0x8e>
  405a52:	692a      	ldr	r2, [r5, #16]
  405a54:	f8ca 2018 	str.w	r2, [sl, #24]
  405a58:	696a      	ldr	r2, [r5, #20]
  405a5a:	f8ca 201c 	str.w	r2, [sl, #28]
  405a5e:	3518      	adds	r5, #24
  405a60:	f10a 0220 	add.w	r2, sl, #32
  405a64:	e7a6      	b.n	4059b4 <_realloc_r+0x258>
  405a66:	4632      	mov	r2, r6
  405a68:	e77f      	b.n	40596a <_realloc_r+0x20e>
  405a6a:	4629      	mov	r1, r5
  405a6c:	4630      	mov	r0, r6
  405a6e:	9301      	str	r3, [sp, #4]
  405a70:	f7ff fe10 	bl	405694 <memmove>
  405a74:	9b01      	ldr	r3, [sp, #4]
  405a76:	e77e      	b.n	405976 <_realloc_r+0x21a>
  405a78:	68a9      	ldr	r1, [r5, #8]
  405a7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a7e:	68e9      	ldr	r1, [r5, #12]
  405a80:	f8ca 1014 	str.w	r1, [sl, #20]
  405a84:	2a24      	cmp	r2, #36	; 0x24
  405a86:	d003      	beq.n	405a90 <_realloc_r+0x334>
  405a88:	3510      	adds	r5, #16
  405a8a:	f10a 0218 	add.w	r2, sl, #24
  405a8e:	e76c      	b.n	40596a <_realloc_r+0x20e>
  405a90:	692a      	ldr	r2, [r5, #16]
  405a92:	f8ca 2018 	str.w	r2, [sl, #24]
  405a96:	696a      	ldr	r2, [r5, #20]
  405a98:	f8ca 201c 	str.w	r2, [sl, #28]
  405a9c:	3518      	adds	r5, #24
  405a9e:	f10a 0220 	add.w	r2, sl, #32
  405aa2:	e762      	b.n	40596a <_realloc_r+0x20e>
  405aa4:	204004a4 	.word	0x204004a4

00405aa8 <__ascii_wctomb>:
  405aa8:	b121      	cbz	r1, 405ab4 <__ascii_wctomb+0xc>
  405aaa:	2aff      	cmp	r2, #255	; 0xff
  405aac:	d804      	bhi.n	405ab8 <__ascii_wctomb+0x10>
  405aae:	700a      	strb	r2, [r1, #0]
  405ab0:	2001      	movs	r0, #1
  405ab2:	4770      	bx	lr
  405ab4:	4608      	mov	r0, r1
  405ab6:	4770      	bx	lr
  405ab8:	238a      	movs	r3, #138	; 0x8a
  405aba:	6003      	str	r3, [r0, #0]
  405abc:	f04f 30ff 	mov.w	r0, #4294967295
  405ac0:	4770      	bx	lr
  405ac2:	bf00      	nop

00405ac4 <__aeabi_drsub>:
  405ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405ac8:	e002      	b.n	405ad0 <__adddf3>
  405aca:	bf00      	nop

00405acc <__aeabi_dsub>:
  405acc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405ad0 <__adddf3>:
  405ad0:	b530      	push	{r4, r5, lr}
  405ad2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405ad6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405ada:	ea94 0f05 	teq	r4, r5
  405ade:	bf08      	it	eq
  405ae0:	ea90 0f02 	teqeq	r0, r2
  405ae4:	bf1f      	itttt	ne
  405ae6:	ea54 0c00 	orrsne.w	ip, r4, r0
  405aea:	ea55 0c02 	orrsne.w	ip, r5, r2
  405aee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405af2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405af6:	f000 80e2 	beq.w	405cbe <__adddf3+0x1ee>
  405afa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405afe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405b02:	bfb8      	it	lt
  405b04:	426d      	neglt	r5, r5
  405b06:	dd0c      	ble.n	405b22 <__adddf3+0x52>
  405b08:	442c      	add	r4, r5
  405b0a:	ea80 0202 	eor.w	r2, r0, r2
  405b0e:	ea81 0303 	eor.w	r3, r1, r3
  405b12:	ea82 0000 	eor.w	r0, r2, r0
  405b16:	ea83 0101 	eor.w	r1, r3, r1
  405b1a:	ea80 0202 	eor.w	r2, r0, r2
  405b1e:	ea81 0303 	eor.w	r3, r1, r3
  405b22:	2d36      	cmp	r5, #54	; 0x36
  405b24:	bf88      	it	hi
  405b26:	bd30      	pophi	{r4, r5, pc}
  405b28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405b2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405b30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405b34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405b38:	d002      	beq.n	405b40 <__adddf3+0x70>
  405b3a:	4240      	negs	r0, r0
  405b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405b40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405b44:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405b48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405b4c:	d002      	beq.n	405b54 <__adddf3+0x84>
  405b4e:	4252      	negs	r2, r2
  405b50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405b54:	ea94 0f05 	teq	r4, r5
  405b58:	f000 80a7 	beq.w	405caa <__adddf3+0x1da>
  405b5c:	f1a4 0401 	sub.w	r4, r4, #1
  405b60:	f1d5 0e20 	rsbs	lr, r5, #32
  405b64:	db0d      	blt.n	405b82 <__adddf3+0xb2>
  405b66:	fa02 fc0e 	lsl.w	ip, r2, lr
  405b6a:	fa22 f205 	lsr.w	r2, r2, r5
  405b6e:	1880      	adds	r0, r0, r2
  405b70:	f141 0100 	adc.w	r1, r1, #0
  405b74:	fa03 f20e 	lsl.w	r2, r3, lr
  405b78:	1880      	adds	r0, r0, r2
  405b7a:	fa43 f305 	asr.w	r3, r3, r5
  405b7e:	4159      	adcs	r1, r3
  405b80:	e00e      	b.n	405ba0 <__adddf3+0xd0>
  405b82:	f1a5 0520 	sub.w	r5, r5, #32
  405b86:	f10e 0e20 	add.w	lr, lr, #32
  405b8a:	2a01      	cmp	r2, #1
  405b8c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405b90:	bf28      	it	cs
  405b92:	f04c 0c02 	orrcs.w	ip, ip, #2
  405b96:	fa43 f305 	asr.w	r3, r3, r5
  405b9a:	18c0      	adds	r0, r0, r3
  405b9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405ba0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ba4:	d507      	bpl.n	405bb6 <__adddf3+0xe6>
  405ba6:	f04f 0e00 	mov.w	lr, #0
  405baa:	f1dc 0c00 	rsbs	ip, ip, #0
  405bae:	eb7e 0000 	sbcs.w	r0, lr, r0
  405bb2:	eb6e 0101 	sbc.w	r1, lr, r1
  405bb6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405bba:	d31b      	bcc.n	405bf4 <__adddf3+0x124>
  405bbc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405bc0:	d30c      	bcc.n	405bdc <__adddf3+0x10c>
  405bc2:	0849      	lsrs	r1, r1, #1
  405bc4:	ea5f 0030 	movs.w	r0, r0, rrx
  405bc8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405bcc:	f104 0401 	add.w	r4, r4, #1
  405bd0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405bd4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405bd8:	f080 809a 	bcs.w	405d10 <__adddf3+0x240>
  405bdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405be0:	bf08      	it	eq
  405be2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405be6:	f150 0000 	adcs.w	r0, r0, #0
  405bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405bee:	ea41 0105 	orr.w	r1, r1, r5
  405bf2:	bd30      	pop	{r4, r5, pc}
  405bf4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405bf8:	4140      	adcs	r0, r0
  405bfa:	eb41 0101 	adc.w	r1, r1, r1
  405bfe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405c02:	f1a4 0401 	sub.w	r4, r4, #1
  405c06:	d1e9      	bne.n	405bdc <__adddf3+0x10c>
  405c08:	f091 0f00 	teq	r1, #0
  405c0c:	bf04      	itt	eq
  405c0e:	4601      	moveq	r1, r0
  405c10:	2000      	moveq	r0, #0
  405c12:	fab1 f381 	clz	r3, r1
  405c16:	bf08      	it	eq
  405c18:	3320      	addeq	r3, #32
  405c1a:	f1a3 030b 	sub.w	r3, r3, #11
  405c1e:	f1b3 0220 	subs.w	r2, r3, #32
  405c22:	da0c      	bge.n	405c3e <__adddf3+0x16e>
  405c24:	320c      	adds	r2, #12
  405c26:	dd08      	ble.n	405c3a <__adddf3+0x16a>
  405c28:	f102 0c14 	add.w	ip, r2, #20
  405c2c:	f1c2 020c 	rsb	r2, r2, #12
  405c30:	fa01 f00c 	lsl.w	r0, r1, ip
  405c34:	fa21 f102 	lsr.w	r1, r1, r2
  405c38:	e00c      	b.n	405c54 <__adddf3+0x184>
  405c3a:	f102 0214 	add.w	r2, r2, #20
  405c3e:	bfd8      	it	le
  405c40:	f1c2 0c20 	rsble	ip, r2, #32
  405c44:	fa01 f102 	lsl.w	r1, r1, r2
  405c48:	fa20 fc0c 	lsr.w	ip, r0, ip
  405c4c:	bfdc      	itt	le
  405c4e:	ea41 010c 	orrle.w	r1, r1, ip
  405c52:	4090      	lslle	r0, r2
  405c54:	1ae4      	subs	r4, r4, r3
  405c56:	bfa2      	ittt	ge
  405c58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405c5c:	4329      	orrge	r1, r5
  405c5e:	bd30      	popge	{r4, r5, pc}
  405c60:	ea6f 0404 	mvn.w	r4, r4
  405c64:	3c1f      	subs	r4, #31
  405c66:	da1c      	bge.n	405ca2 <__adddf3+0x1d2>
  405c68:	340c      	adds	r4, #12
  405c6a:	dc0e      	bgt.n	405c8a <__adddf3+0x1ba>
  405c6c:	f104 0414 	add.w	r4, r4, #20
  405c70:	f1c4 0220 	rsb	r2, r4, #32
  405c74:	fa20 f004 	lsr.w	r0, r0, r4
  405c78:	fa01 f302 	lsl.w	r3, r1, r2
  405c7c:	ea40 0003 	orr.w	r0, r0, r3
  405c80:	fa21 f304 	lsr.w	r3, r1, r4
  405c84:	ea45 0103 	orr.w	r1, r5, r3
  405c88:	bd30      	pop	{r4, r5, pc}
  405c8a:	f1c4 040c 	rsb	r4, r4, #12
  405c8e:	f1c4 0220 	rsb	r2, r4, #32
  405c92:	fa20 f002 	lsr.w	r0, r0, r2
  405c96:	fa01 f304 	lsl.w	r3, r1, r4
  405c9a:	ea40 0003 	orr.w	r0, r0, r3
  405c9e:	4629      	mov	r1, r5
  405ca0:	bd30      	pop	{r4, r5, pc}
  405ca2:	fa21 f004 	lsr.w	r0, r1, r4
  405ca6:	4629      	mov	r1, r5
  405ca8:	bd30      	pop	{r4, r5, pc}
  405caa:	f094 0f00 	teq	r4, #0
  405cae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405cb2:	bf06      	itte	eq
  405cb4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405cb8:	3401      	addeq	r4, #1
  405cba:	3d01      	subne	r5, #1
  405cbc:	e74e      	b.n	405b5c <__adddf3+0x8c>
  405cbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405cc2:	bf18      	it	ne
  405cc4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405cc8:	d029      	beq.n	405d1e <__adddf3+0x24e>
  405cca:	ea94 0f05 	teq	r4, r5
  405cce:	bf08      	it	eq
  405cd0:	ea90 0f02 	teqeq	r0, r2
  405cd4:	d005      	beq.n	405ce2 <__adddf3+0x212>
  405cd6:	ea54 0c00 	orrs.w	ip, r4, r0
  405cda:	bf04      	itt	eq
  405cdc:	4619      	moveq	r1, r3
  405cde:	4610      	moveq	r0, r2
  405ce0:	bd30      	pop	{r4, r5, pc}
  405ce2:	ea91 0f03 	teq	r1, r3
  405ce6:	bf1e      	ittt	ne
  405ce8:	2100      	movne	r1, #0
  405cea:	2000      	movne	r0, #0
  405cec:	bd30      	popne	{r4, r5, pc}
  405cee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405cf2:	d105      	bne.n	405d00 <__adddf3+0x230>
  405cf4:	0040      	lsls	r0, r0, #1
  405cf6:	4149      	adcs	r1, r1
  405cf8:	bf28      	it	cs
  405cfa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405cfe:	bd30      	pop	{r4, r5, pc}
  405d00:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405d04:	bf3c      	itt	cc
  405d06:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405d0a:	bd30      	popcc	{r4, r5, pc}
  405d0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405d10:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405d14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405d18:	f04f 0000 	mov.w	r0, #0
  405d1c:	bd30      	pop	{r4, r5, pc}
  405d1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405d22:	bf1a      	itte	ne
  405d24:	4619      	movne	r1, r3
  405d26:	4610      	movne	r0, r2
  405d28:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405d2c:	bf1c      	itt	ne
  405d2e:	460b      	movne	r3, r1
  405d30:	4602      	movne	r2, r0
  405d32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405d36:	bf06      	itte	eq
  405d38:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405d3c:	ea91 0f03 	teqeq	r1, r3
  405d40:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405d44:	bd30      	pop	{r4, r5, pc}
  405d46:	bf00      	nop

00405d48 <__aeabi_ui2d>:
  405d48:	f090 0f00 	teq	r0, #0
  405d4c:	bf04      	itt	eq
  405d4e:	2100      	moveq	r1, #0
  405d50:	4770      	bxeq	lr
  405d52:	b530      	push	{r4, r5, lr}
  405d54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d5c:	f04f 0500 	mov.w	r5, #0
  405d60:	f04f 0100 	mov.w	r1, #0
  405d64:	e750      	b.n	405c08 <__adddf3+0x138>
  405d66:	bf00      	nop

00405d68 <__aeabi_i2d>:
  405d68:	f090 0f00 	teq	r0, #0
  405d6c:	bf04      	itt	eq
  405d6e:	2100      	moveq	r1, #0
  405d70:	4770      	bxeq	lr
  405d72:	b530      	push	{r4, r5, lr}
  405d74:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d78:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d7c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405d80:	bf48      	it	mi
  405d82:	4240      	negmi	r0, r0
  405d84:	f04f 0100 	mov.w	r1, #0
  405d88:	e73e      	b.n	405c08 <__adddf3+0x138>
  405d8a:	bf00      	nop

00405d8c <__aeabi_f2d>:
  405d8c:	0042      	lsls	r2, r0, #1
  405d8e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405d92:	ea4f 0131 	mov.w	r1, r1, rrx
  405d96:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405d9a:	bf1f      	itttt	ne
  405d9c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405da0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405da4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405da8:	4770      	bxne	lr
  405daa:	f092 0f00 	teq	r2, #0
  405dae:	bf14      	ite	ne
  405db0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405db4:	4770      	bxeq	lr
  405db6:	b530      	push	{r4, r5, lr}
  405db8:	f44f 7460 	mov.w	r4, #896	; 0x380
  405dbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405dc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405dc4:	e720      	b.n	405c08 <__adddf3+0x138>
  405dc6:	bf00      	nop

00405dc8 <__aeabi_ul2d>:
  405dc8:	ea50 0201 	orrs.w	r2, r0, r1
  405dcc:	bf08      	it	eq
  405dce:	4770      	bxeq	lr
  405dd0:	b530      	push	{r4, r5, lr}
  405dd2:	f04f 0500 	mov.w	r5, #0
  405dd6:	e00a      	b.n	405dee <__aeabi_l2d+0x16>

00405dd8 <__aeabi_l2d>:
  405dd8:	ea50 0201 	orrs.w	r2, r0, r1
  405ddc:	bf08      	it	eq
  405dde:	4770      	bxeq	lr
  405de0:	b530      	push	{r4, r5, lr}
  405de2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405de6:	d502      	bpl.n	405dee <__aeabi_l2d+0x16>
  405de8:	4240      	negs	r0, r0
  405dea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405dee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405df2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405df6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405dfa:	f43f aedc 	beq.w	405bb6 <__adddf3+0xe6>
  405dfe:	f04f 0203 	mov.w	r2, #3
  405e02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405e06:	bf18      	it	ne
  405e08:	3203      	addne	r2, #3
  405e0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405e0e:	bf18      	it	ne
  405e10:	3203      	addne	r2, #3
  405e12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405e16:	f1c2 0320 	rsb	r3, r2, #32
  405e1a:	fa00 fc03 	lsl.w	ip, r0, r3
  405e1e:	fa20 f002 	lsr.w	r0, r0, r2
  405e22:	fa01 fe03 	lsl.w	lr, r1, r3
  405e26:	ea40 000e 	orr.w	r0, r0, lr
  405e2a:	fa21 f102 	lsr.w	r1, r1, r2
  405e2e:	4414      	add	r4, r2
  405e30:	e6c1      	b.n	405bb6 <__adddf3+0xe6>
  405e32:	bf00      	nop

00405e34 <__aeabi_dmul>:
  405e34:	b570      	push	{r4, r5, r6, lr}
  405e36:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405e3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405e3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405e42:	bf1d      	ittte	ne
  405e44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405e48:	ea94 0f0c 	teqne	r4, ip
  405e4c:	ea95 0f0c 	teqne	r5, ip
  405e50:	f000 f8de 	bleq	406010 <__aeabi_dmul+0x1dc>
  405e54:	442c      	add	r4, r5
  405e56:	ea81 0603 	eor.w	r6, r1, r3
  405e5a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405e5e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405e62:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405e66:	bf18      	it	ne
  405e68:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405e6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405e70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405e74:	d038      	beq.n	405ee8 <__aeabi_dmul+0xb4>
  405e76:	fba0 ce02 	umull	ip, lr, r0, r2
  405e7a:	f04f 0500 	mov.w	r5, #0
  405e7e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405e82:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405e86:	fbe0 e503 	umlal	lr, r5, r0, r3
  405e8a:	f04f 0600 	mov.w	r6, #0
  405e8e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405e92:	f09c 0f00 	teq	ip, #0
  405e96:	bf18      	it	ne
  405e98:	f04e 0e01 	orrne.w	lr, lr, #1
  405e9c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405ea0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405ea4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405ea8:	d204      	bcs.n	405eb4 <__aeabi_dmul+0x80>
  405eaa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405eae:	416d      	adcs	r5, r5
  405eb0:	eb46 0606 	adc.w	r6, r6, r6
  405eb4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405eb8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405ebc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405ec0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405ec4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405ec8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405ecc:	bf88      	it	hi
  405ece:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405ed2:	d81e      	bhi.n	405f12 <__aeabi_dmul+0xde>
  405ed4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405ed8:	bf08      	it	eq
  405eda:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405ede:	f150 0000 	adcs.w	r0, r0, #0
  405ee2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405ee6:	bd70      	pop	{r4, r5, r6, pc}
  405ee8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405eec:	ea46 0101 	orr.w	r1, r6, r1
  405ef0:	ea40 0002 	orr.w	r0, r0, r2
  405ef4:	ea81 0103 	eor.w	r1, r1, r3
  405ef8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405efc:	bfc2      	ittt	gt
  405efe:	ebd4 050c 	rsbsgt	r5, r4, ip
  405f02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405f06:	bd70      	popgt	{r4, r5, r6, pc}
  405f08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405f0c:	f04f 0e00 	mov.w	lr, #0
  405f10:	3c01      	subs	r4, #1
  405f12:	f300 80ab 	bgt.w	40606c <__aeabi_dmul+0x238>
  405f16:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405f1a:	bfde      	ittt	le
  405f1c:	2000      	movle	r0, #0
  405f1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405f22:	bd70      	pople	{r4, r5, r6, pc}
  405f24:	f1c4 0400 	rsb	r4, r4, #0
  405f28:	3c20      	subs	r4, #32
  405f2a:	da35      	bge.n	405f98 <__aeabi_dmul+0x164>
  405f2c:	340c      	adds	r4, #12
  405f2e:	dc1b      	bgt.n	405f68 <__aeabi_dmul+0x134>
  405f30:	f104 0414 	add.w	r4, r4, #20
  405f34:	f1c4 0520 	rsb	r5, r4, #32
  405f38:	fa00 f305 	lsl.w	r3, r0, r5
  405f3c:	fa20 f004 	lsr.w	r0, r0, r4
  405f40:	fa01 f205 	lsl.w	r2, r1, r5
  405f44:	ea40 0002 	orr.w	r0, r0, r2
  405f48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405f4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405f50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405f54:	fa21 f604 	lsr.w	r6, r1, r4
  405f58:	eb42 0106 	adc.w	r1, r2, r6
  405f5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405f60:	bf08      	it	eq
  405f62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405f66:	bd70      	pop	{r4, r5, r6, pc}
  405f68:	f1c4 040c 	rsb	r4, r4, #12
  405f6c:	f1c4 0520 	rsb	r5, r4, #32
  405f70:	fa00 f304 	lsl.w	r3, r0, r4
  405f74:	fa20 f005 	lsr.w	r0, r0, r5
  405f78:	fa01 f204 	lsl.w	r2, r1, r4
  405f7c:	ea40 0002 	orr.w	r0, r0, r2
  405f80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405f88:	f141 0100 	adc.w	r1, r1, #0
  405f8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405f90:	bf08      	it	eq
  405f92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405f96:	bd70      	pop	{r4, r5, r6, pc}
  405f98:	f1c4 0520 	rsb	r5, r4, #32
  405f9c:	fa00 f205 	lsl.w	r2, r0, r5
  405fa0:	ea4e 0e02 	orr.w	lr, lr, r2
  405fa4:	fa20 f304 	lsr.w	r3, r0, r4
  405fa8:	fa01 f205 	lsl.w	r2, r1, r5
  405fac:	ea43 0302 	orr.w	r3, r3, r2
  405fb0:	fa21 f004 	lsr.w	r0, r1, r4
  405fb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405fb8:	fa21 f204 	lsr.w	r2, r1, r4
  405fbc:	ea20 0002 	bic.w	r0, r0, r2
  405fc0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405fc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405fc8:	bf08      	it	eq
  405fca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405fce:	bd70      	pop	{r4, r5, r6, pc}
  405fd0:	f094 0f00 	teq	r4, #0
  405fd4:	d10f      	bne.n	405ff6 <__aeabi_dmul+0x1c2>
  405fd6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405fda:	0040      	lsls	r0, r0, #1
  405fdc:	eb41 0101 	adc.w	r1, r1, r1
  405fe0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405fe4:	bf08      	it	eq
  405fe6:	3c01      	subeq	r4, #1
  405fe8:	d0f7      	beq.n	405fda <__aeabi_dmul+0x1a6>
  405fea:	ea41 0106 	orr.w	r1, r1, r6
  405fee:	f095 0f00 	teq	r5, #0
  405ff2:	bf18      	it	ne
  405ff4:	4770      	bxne	lr
  405ff6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405ffa:	0052      	lsls	r2, r2, #1
  405ffc:	eb43 0303 	adc.w	r3, r3, r3
  406000:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406004:	bf08      	it	eq
  406006:	3d01      	subeq	r5, #1
  406008:	d0f7      	beq.n	405ffa <__aeabi_dmul+0x1c6>
  40600a:	ea43 0306 	orr.w	r3, r3, r6
  40600e:	4770      	bx	lr
  406010:	ea94 0f0c 	teq	r4, ip
  406014:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406018:	bf18      	it	ne
  40601a:	ea95 0f0c 	teqne	r5, ip
  40601e:	d00c      	beq.n	40603a <__aeabi_dmul+0x206>
  406020:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406024:	bf18      	it	ne
  406026:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40602a:	d1d1      	bne.n	405fd0 <__aeabi_dmul+0x19c>
  40602c:	ea81 0103 	eor.w	r1, r1, r3
  406030:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406034:	f04f 0000 	mov.w	r0, #0
  406038:	bd70      	pop	{r4, r5, r6, pc}
  40603a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40603e:	bf06      	itte	eq
  406040:	4610      	moveq	r0, r2
  406042:	4619      	moveq	r1, r3
  406044:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406048:	d019      	beq.n	40607e <__aeabi_dmul+0x24a>
  40604a:	ea94 0f0c 	teq	r4, ip
  40604e:	d102      	bne.n	406056 <__aeabi_dmul+0x222>
  406050:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406054:	d113      	bne.n	40607e <__aeabi_dmul+0x24a>
  406056:	ea95 0f0c 	teq	r5, ip
  40605a:	d105      	bne.n	406068 <__aeabi_dmul+0x234>
  40605c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406060:	bf1c      	itt	ne
  406062:	4610      	movne	r0, r2
  406064:	4619      	movne	r1, r3
  406066:	d10a      	bne.n	40607e <__aeabi_dmul+0x24a>
  406068:	ea81 0103 	eor.w	r1, r1, r3
  40606c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406070:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406074:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406078:	f04f 0000 	mov.w	r0, #0
  40607c:	bd70      	pop	{r4, r5, r6, pc}
  40607e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406082:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406086:	bd70      	pop	{r4, r5, r6, pc}

00406088 <__aeabi_ddiv>:
  406088:	b570      	push	{r4, r5, r6, lr}
  40608a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40608e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406092:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406096:	bf1d      	ittte	ne
  406098:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40609c:	ea94 0f0c 	teqne	r4, ip
  4060a0:	ea95 0f0c 	teqne	r5, ip
  4060a4:	f000 f8a7 	bleq	4061f6 <__aeabi_ddiv+0x16e>
  4060a8:	eba4 0405 	sub.w	r4, r4, r5
  4060ac:	ea81 0e03 	eor.w	lr, r1, r3
  4060b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4060b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4060b8:	f000 8088 	beq.w	4061cc <__aeabi_ddiv+0x144>
  4060bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4060c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4060c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4060c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4060cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4060d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4060d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4060d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4060dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4060e0:	429d      	cmp	r5, r3
  4060e2:	bf08      	it	eq
  4060e4:	4296      	cmpeq	r6, r2
  4060e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4060ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4060ee:	d202      	bcs.n	4060f6 <__aeabi_ddiv+0x6e>
  4060f0:	085b      	lsrs	r3, r3, #1
  4060f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4060f6:	1ab6      	subs	r6, r6, r2
  4060f8:	eb65 0503 	sbc.w	r5, r5, r3
  4060fc:	085b      	lsrs	r3, r3, #1
  4060fe:	ea4f 0232 	mov.w	r2, r2, rrx
  406102:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406106:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40610a:	ebb6 0e02 	subs.w	lr, r6, r2
  40610e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406112:	bf22      	ittt	cs
  406114:	1ab6      	subcs	r6, r6, r2
  406116:	4675      	movcs	r5, lr
  406118:	ea40 000c 	orrcs.w	r0, r0, ip
  40611c:	085b      	lsrs	r3, r3, #1
  40611e:	ea4f 0232 	mov.w	r2, r2, rrx
  406122:	ebb6 0e02 	subs.w	lr, r6, r2
  406126:	eb75 0e03 	sbcs.w	lr, r5, r3
  40612a:	bf22      	ittt	cs
  40612c:	1ab6      	subcs	r6, r6, r2
  40612e:	4675      	movcs	r5, lr
  406130:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406134:	085b      	lsrs	r3, r3, #1
  406136:	ea4f 0232 	mov.w	r2, r2, rrx
  40613a:	ebb6 0e02 	subs.w	lr, r6, r2
  40613e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406142:	bf22      	ittt	cs
  406144:	1ab6      	subcs	r6, r6, r2
  406146:	4675      	movcs	r5, lr
  406148:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40614c:	085b      	lsrs	r3, r3, #1
  40614e:	ea4f 0232 	mov.w	r2, r2, rrx
  406152:	ebb6 0e02 	subs.w	lr, r6, r2
  406156:	eb75 0e03 	sbcs.w	lr, r5, r3
  40615a:	bf22      	ittt	cs
  40615c:	1ab6      	subcs	r6, r6, r2
  40615e:	4675      	movcs	r5, lr
  406160:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406164:	ea55 0e06 	orrs.w	lr, r5, r6
  406168:	d018      	beq.n	40619c <__aeabi_ddiv+0x114>
  40616a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40616e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406172:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406176:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40617a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40617e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406182:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406186:	d1c0      	bne.n	40610a <__aeabi_ddiv+0x82>
  406188:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40618c:	d10b      	bne.n	4061a6 <__aeabi_ddiv+0x11e>
  40618e:	ea41 0100 	orr.w	r1, r1, r0
  406192:	f04f 0000 	mov.w	r0, #0
  406196:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40619a:	e7b6      	b.n	40610a <__aeabi_ddiv+0x82>
  40619c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4061a0:	bf04      	itt	eq
  4061a2:	4301      	orreq	r1, r0
  4061a4:	2000      	moveq	r0, #0
  4061a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4061aa:	bf88      	it	hi
  4061ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4061b0:	f63f aeaf 	bhi.w	405f12 <__aeabi_dmul+0xde>
  4061b4:	ebb5 0c03 	subs.w	ip, r5, r3
  4061b8:	bf04      	itt	eq
  4061ba:	ebb6 0c02 	subseq.w	ip, r6, r2
  4061be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4061c2:	f150 0000 	adcs.w	r0, r0, #0
  4061c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4061ca:	bd70      	pop	{r4, r5, r6, pc}
  4061cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4061d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4061d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4061d8:	bfc2      	ittt	gt
  4061da:	ebd4 050c 	rsbsgt	r5, r4, ip
  4061de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4061e2:	bd70      	popgt	{r4, r5, r6, pc}
  4061e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4061e8:	f04f 0e00 	mov.w	lr, #0
  4061ec:	3c01      	subs	r4, #1
  4061ee:	e690      	b.n	405f12 <__aeabi_dmul+0xde>
  4061f0:	ea45 0e06 	orr.w	lr, r5, r6
  4061f4:	e68d      	b.n	405f12 <__aeabi_dmul+0xde>
  4061f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4061fa:	ea94 0f0c 	teq	r4, ip
  4061fe:	bf08      	it	eq
  406200:	ea95 0f0c 	teqeq	r5, ip
  406204:	f43f af3b 	beq.w	40607e <__aeabi_dmul+0x24a>
  406208:	ea94 0f0c 	teq	r4, ip
  40620c:	d10a      	bne.n	406224 <__aeabi_ddiv+0x19c>
  40620e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406212:	f47f af34 	bne.w	40607e <__aeabi_dmul+0x24a>
  406216:	ea95 0f0c 	teq	r5, ip
  40621a:	f47f af25 	bne.w	406068 <__aeabi_dmul+0x234>
  40621e:	4610      	mov	r0, r2
  406220:	4619      	mov	r1, r3
  406222:	e72c      	b.n	40607e <__aeabi_dmul+0x24a>
  406224:	ea95 0f0c 	teq	r5, ip
  406228:	d106      	bne.n	406238 <__aeabi_ddiv+0x1b0>
  40622a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40622e:	f43f aefd 	beq.w	40602c <__aeabi_dmul+0x1f8>
  406232:	4610      	mov	r0, r2
  406234:	4619      	mov	r1, r3
  406236:	e722      	b.n	40607e <__aeabi_dmul+0x24a>
  406238:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40623c:	bf18      	it	ne
  40623e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406242:	f47f aec5 	bne.w	405fd0 <__aeabi_dmul+0x19c>
  406246:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40624a:	f47f af0d 	bne.w	406068 <__aeabi_dmul+0x234>
  40624e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406252:	f47f aeeb 	bne.w	40602c <__aeabi_dmul+0x1f8>
  406256:	e712      	b.n	40607e <__aeabi_dmul+0x24a>

00406258 <__gedf2>:
  406258:	f04f 3cff 	mov.w	ip, #4294967295
  40625c:	e006      	b.n	40626c <__cmpdf2+0x4>
  40625e:	bf00      	nop

00406260 <__ledf2>:
  406260:	f04f 0c01 	mov.w	ip, #1
  406264:	e002      	b.n	40626c <__cmpdf2+0x4>
  406266:	bf00      	nop

00406268 <__cmpdf2>:
  406268:	f04f 0c01 	mov.w	ip, #1
  40626c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406270:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406274:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406278:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40627c:	bf18      	it	ne
  40627e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406282:	d01b      	beq.n	4062bc <__cmpdf2+0x54>
  406284:	b001      	add	sp, #4
  406286:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40628a:	bf0c      	ite	eq
  40628c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406290:	ea91 0f03 	teqne	r1, r3
  406294:	bf02      	ittt	eq
  406296:	ea90 0f02 	teqeq	r0, r2
  40629a:	2000      	moveq	r0, #0
  40629c:	4770      	bxeq	lr
  40629e:	f110 0f00 	cmn.w	r0, #0
  4062a2:	ea91 0f03 	teq	r1, r3
  4062a6:	bf58      	it	pl
  4062a8:	4299      	cmppl	r1, r3
  4062aa:	bf08      	it	eq
  4062ac:	4290      	cmpeq	r0, r2
  4062ae:	bf2c      	ite	cs
  4062b0:	17d8      	asrcs	r0, r3, #31
  4062b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4062b6:	f040 0001 	orr.w	r0, r0, #1
  4062ba:	4770      	bx	lr
  4062bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4062c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062c4:	d102      	bne.n	4062cc <__cmpdf2+0x64>
  4062c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4062ca:	d107      	bne.n	4062dc <__cmpdf2+0x74>
  4062cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4062d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062d4:	d1d6      	bne.n	406284 <__cmpdf2+0x1c>
  4062d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4062da:	d0d3      	beq.n	406284 <__cmpdf2+0x1c>
  4062dc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4062e0:	4770      	bx	lr
  4062e2:	bf00      	nop

004062e4 <__aeabi_cdrcmple>:
  4062e4:	4684      	mov	ip, r0
  4062e6:	4610      	mov	r0, r2
  4062e8:	4662      	mov	r2, ip
  4062ea:	468c      	mov	ip, r1
  4062ec:	4619      	mov	r1, r3
  4062ee:	4663      	mov	r3, ip
  4062f0:	e000      	b.n	4062f4 <__aeabi_cdcmpeq>
  4062f2:	bf00      	nop

004062f4 <__aeabi_cdcmpeq>:
  4062f4:	b501      	push	{r0, lr}
  4062f6:	f7ff ffb7 	bl	406268 <__cmpdf2>
  4062fa:	2800      	cmp	r0, #0
  4062fc:	bf48      	it	mi
  4062fe:	f110 0f00 	cmnmi.w	r0, #0
  406302:	bd01      	pop	{r0, pc}

00406304 <__aeabi_dcmpeq>:
  406304:	f84d ed08 	str.w	lr, [sp, #-8]!
  406308:	f7ff fff4 	bl	4062f4 <__aeabi_cdcmpeq>
  40630c:	bf0c      	ite	eq
  40630e:	2001      	moveq	r0, #1
  406310:	2000      	movne	r0, #0
  406312:	f85d fb08 	ldr.w	pc, [sp], #8
  406316:	bf00      	nop

00406318 <__aeabi_dcmplt>:
  406318:	f84d ed08 	str.w	lr, [sp, #-8]!
  40631c:	f7ff ffea 	bl	4062f4 <__aeabi_cdcmpeq>
  406320:	bf34      	ite	cc
  406322:	2001      	movcc	r0, #1
  406324:	2000      	movcs	r0, #0
  406326:	f85d fb08 	ldr.w	pc, [sp], #8
  40632a:	bf00      	nop

0040632c <__aeabi_dcmple>:
  40632c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406330:	f7ff ffe0 	bl	4062f4 <__aeabi_cdcmpeq>
  406334:	bf94      	ite	ls
  406336:	2001      	movls	r0, #1
  406338:	2000      	movhi	r0, #0
  40633a:	f85d fb08 	ldr.w	pc, [sp], #8
  40633e:	bf00      	nop

00406340 <__aeabi_dcmpge>:
  406340:	f84d ed08 	str.w	lr, [sp, #-8]!
  406344:	f7ff ffce 	bl	4062e4 <__aeabi_cdrcmple>
  406348:	bf94      	ite	ls
  40634a:	2001      	movls	r0, #1
  40634c:	2000      	movhi	r0, #0
  40634e:	f85d fb08 	ldr.w	pc, [sp], #8
  406352:	bf00      	nop

00406354 <__aeabi_dcmpgt>:
  406354:	f84d ed08 	str.w	lr, [sp, #-8]!
  406358:	f7ff ffc4 	bl	4062e4 <__aeabi_cdrcmple>
  40635c:	bf34      	ite	cc
  40635e:	2001      	movcc	r0, #1
  406360:	2000      	movcs	r0, #0
  406362:	f85d fb08 	ldr.w	pc, [sp], #8
  406366:	bf00      	nop

00406368 <__aeabi_dcmpun>:
  406368:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40636c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406370:	d102      	bne.n	406378 <__aeabi_dcmpun+0x10>
  406372:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406376:	d10a      	bne.n	40638e <__aeabi_dcmpun+0x26>
  406378:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40637c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406380:	d102      	bne.n	406388 <__aeabi_dcmpun+0x20>
  406382:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406386:	d102      	bne.n	40638e <__aeabi_dcmpun+0x26>
  406388:	f04f 0000 	mov.w	r0, #0
  40638c:	4770      	bx	lr
  40638e:	f04f 0001 	mov.w	r0, #1
  406392:	4770      	bx	lr

00406394 <__aeabi_d2iz>:
  406394:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406398:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40639c:	d215      	bcs.n	4063ca <__aeabi_d2iz+0x36>
  40639e:	d511      	bpl.n	4063c4 <__aeabi_d2iz+0x30>
  4063a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4063a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4063a8:	d912      	bls.n	4063d0 <__aeabi_d2iz+0x3c>
  4063aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4063ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4063b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4063b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4063ba:	fa23 f002 	lsr.w	r0, r3, r2
  4063be:	bf18      	it	ne
  4063c0:	4240      	negne	r0, r0
  4063c2:	4770      	bx	lr
  4063c4:	f04f 0000 	mov.w	r0, #0
  4063c8:	4770      	bx	lr
  4063ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4063ce:	d105      	bne.n	4063dc <__aeabi_d2iz+0x48>
  4063d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4063d4:	bf08      	it	eq
  4063d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4063da:	4770      	bx	lr
  4063dc:	f04f 0000 	mov.w	r0, #0
  4063e0:	4770      	bx	lr
  4063e2:	bf00      	nop

004063e4 <sysfont_glyphs>:
	...
  406404:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406414:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406424:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  40643c:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  40644c:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  40645c:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406474:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406484:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406494:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4064ac:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4064c8:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4064d8:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4064e8:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4064f8:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  406520:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406548:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406558:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40657c:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40658c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40659c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4065ac:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4065c4:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4065d4:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4065e4:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4065fc:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  40660c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  40661c:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406634:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406644:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406654:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  40666c:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  40667c:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40668c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4066a4:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4066b4:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4066c4:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4066e0:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  4066f0:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406700:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  40671c:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406734:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  40674c:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  40675c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  40676c:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406784:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406794:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4067a4:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4067bc:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4067cc:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4067dc:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4067f4:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406804:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406814:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  40682c:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  40683c:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  40684c:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406864:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406874:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406884:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  40689c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4068ac:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4068bc:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4068d4:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4068e4:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4068f4:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  40690c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  40691c:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  40692c:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406944:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406954:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406964:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  40697c:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  40698c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40699c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4069b4:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4069c4:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4069d4:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  4069ec:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4069fc:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406a0c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406a24:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406a34:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406a44:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406a5c:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406a6c:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406a7c:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406a94:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406aa4:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406ab4:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406adc:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406aec:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406b08:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406b20:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406b30:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406b40:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406b58:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406b68:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406b78:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406b90:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406ba0:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406bb0:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406bc0:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406bd0:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406be0:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406bf0:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406c00:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406c10:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406c20:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406c38:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406c48:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406c58:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406c74:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406c90:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406cac:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406cbc:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406ccc:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406ce4:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406d00:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406d1c:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406d38:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406d54:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406d70:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406d8c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406da8:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406db8:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406dc8:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406dd8:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406de8:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406df8:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406e08:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406e18:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406e28:	0000 0000 2020 2020 2020 2020 0000 0000     ....        ....
  406e38:	6425 6425 253a 2564 3a64 6425 6425 0020     %d%d:%d%d:%d%d .

00406e48 <_global_impure_ptr>:
  406e48:	0078 2040 4e49 0046 6e69 0066 414e 004e     x.@ INF.inf.NAN.
  406e58:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406e68:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406e78:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406e88:	296c 0000 0030 0000                         l)..0...

00406e90 <blanks.7223>:
  406e90:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406ea0 <zeroes.7224>:
  406ea0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406eb0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406ec0 <__mprec_bigtens>:
  406ec0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406ed0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406ee0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406ee8 <__mprec_tens>:
  406ee8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406ef8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406f08:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406f18:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406f28:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406f38:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406f48:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406f58:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406f68:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406f78:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406f88:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406f98:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406fa8:	9db4 79d9 7843 44ea                         ...yCx.D

00406fb0 <p05.6055>:
  406fb0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406fc0:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406fcc <_ctype_>:
  406fcc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406fdc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406fec:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406ffc:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40700c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40701c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40702c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40703c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40704c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004070d0 <_init>:
  4070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4070d2:	bf00      	nop
  4070d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4070d6:	bc08      	pop	{r3}
  4070d8:	469e      	mov	lr, r3
  4070da:	4770      	bx	lr

004070dc <__init_array_start>:
  4070dc:	00403361 	.word	0x00403361

004070e0 <__frame_dummy_init_array_entry>:
  4070e0:	00400165                                e.@.

004070e4 <_fini>:
  4070e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4070e6:	bf00      	nop
  4070e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4070ea:	bc08      	pop	{r3}
  4070ec:	469e      	mov	lr, r3
  4070ee:	4770      	bx	lr

004070f0 <__fini_array_start>:
  4070f0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 63e4 0040 0e0a 7d20               .....c@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <led1>:
20400020:	0e00 400e 000a 0000 0000 0000 0001 0000     ...@............
20400030:	0000 0000                                   ....

20400034 <led2>:
20400034:	1200 400e 000c 0000 001e 0000 0000 4000     ...@...........@
20400044:	0000 0000                                   ....

20400048 <led3>:
20400048:	1000 400e 000b 0000 0002 0000 0004 0000     ...@............
20400058:	0000 0000                                   ....

2040005c <ledPlaca>:
2040005c:	1200 400e 000c 0000 0008 0000 0100 0000     ...@............
2040006c:	0000 0000                                   ....

20400070 <_impure_ptr>:
20400070:	0078 2040 0000 0000                         x.@ ....

20400078 <impure_data>:
20400078:	0000 0000 0364 2040 03cc 2040 0434 2040     ....d.@ ..@ 4.@ 
	...
20400120:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400130:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

204004a0 <__atexit_recursive_mutex>:
204004a0:	0d14 2040                                   ..@ 

204004a4 <__malloc_av_>:
	...
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 
2040085c:	0854 2040 0854 2040 085c 2040 085c 2040     T.@ T.@ \.@ \.@ 
2040086c:	0864 2040 0864 2040 086c 2040 086c 2040     d.@ d.@ l.@ l.@ 
2040087c:	0874 2040 0874 2040 087c 2040 087c 2040     t.@ t.@ |.@ |.@ 
2040088c:	0884 2040 0884 2040 088c 2040 088c 2040     ..@ ..@ ..@ ..@ 
2040089c:	0894 2040 0894 2040 089c 2040 089c 2040     ..@ ..@ ..@ ..@ 

204008ac <__malloc_sbrk_base>:
204008ac:	ffff ffff                                   ....

204008b0 <__malloc_trim_threshold>:
204008b0:	0000 0002                                   ....

204008b4 <__global_locale>:
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400994:	5aa9 0040 5669 0040 0000 0000 6fcc 0040     .Z@.iV@......o@.
204009a4:	6fc8 0040 6e34 0040 6e34 0040 6e34 0040     .o@.4n@.4n@.4n@.
204009b4:	6e34 0040 6e34 0040 6e34 0040 6e34 0040     4n@.4n@.4n@.4n@.
204009c4:	6e34 0040 6e34 0040 ffff ffff ffff ffff     4n@.4n@.........
204009d4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009fc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
