Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4ab200e1797448c9a7bc7c1bb8eebe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cmos_inverter1_tb_behav xil_defaultlib.cmos_inverter1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cmos_inverter1> not found while processing module instance <cmos_inverte1r_cl> [C:/Users/sathw/desktop/vlsi/project_6/project_6.srcs/sim_1/new/cmos_inverter_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
