
implementation01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003a48  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000009a4  20070000  00083a48  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00008364  200709a8  000843f0  000109a4  2**3
                  ALLOC
  3 .stack        00002004  20078d0c  0008c754  000109a4  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  6 .debug_info   00015b1c  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003b01  00000000  00000000  00026544  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007b71  00000000  00000000  0002a045  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e70  00000000  00000000  00031bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001008  00000000  00000000  00032a26  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000aa10  00000000  00000000  00033a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00015fad  00000000  00000000  0003e43e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00068918  00000000  00000000  000543eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000224c  00000000  00000000  000bcd04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ad10 	.word	0x2007ad10
   80004:	00080cf5 	.word	0x00080cf5
   80008:	00080cf1 	.word	0x00080cf1
   8000c:	00080cf1 	.word	0x00080cf1
   80010:	00080cf1 	.word	0x00080cf1
   80014:	00080cf1 	.word	0x00080cf1
   80018:	00080cf1 	.word	0x00080cf1
	...
   8002c:	00080fcd 	.word	0x00080fcd
   80030:	00080cf1 	.word	0x00080cf1
   80034:	00000000 	.word	0x00000000
   80038:	00081049 	.word	0x00081049
   8003c:	00081085 	.word	0x00081085
   80040:	00080cf1 	.word	0x00080cf1
   80044:	00080cf1 	.word	0x00080cf1
   80048:	00080cf1 	.word	0x00080cf1
   8004c:	00080cf1 	.word	0x00080cf1
   80050:	00080cf1 	.word	0x00080cf1
   80054:	00080cf1 	.word	0x00080cf1
   80058:	00080cf1 	.word	0x00080cf1
   8005c:	00080cf1 	.word	0x00080cf1
   80060:	00080cf1 	.word	0x00080cf1
   80064:	00080cf1 	.word	0x00080cf1
   80068:	00000000 	.word	0x00000000
   8006c:	00080af9 	.word	0x00080af9
   80070:	00080b0d 	.word	0x00080b0d
   80074:	00080b21 	.word	0x00080b21
   80078:	00080b35 	.word	0x00080b35
	...
   80084:	000824f5 	.word	0x000824f5
   80088:	00080cf1 	.word	0x00080cf1
   8008c:	00080cf1 	.word	0x00080cf1
   80090:	00080cf1 	.word	0x00080cf1
   80094:	00080cf1 	.word	0x00080cf1
   80098:	00080cf1 	.word	0x00080cf1
   8009c:	00080cf1 	.word	0x00080cf1
   800a0:	00080cf1 	.word	0x00080cf1
   800a4:	00000000 	.word	0x00000000
   800a8:	00080cf1 	.word	0x00080cf1
   800ac:	00080cf1 	.word	0x00080cf1
   800b0:	00080cf1 	.word	0x00080cf1
   800b4:	00080cf1 	.word	0x00080cf1
   800b8:	00080cf1 	.word	0x00080cf1
   800bc:	00080cf1 	.word	0x00080cf1
   800c0:	00080cf1 	.word	0x00080cf1
   800c4:	00080cf1 	.word	0x00080cf1
   800c8:	00080cf1 	.word	0x00080cf1
   800cc:	00080cf1 	.word	0x00080cf1
   800d0:	00080cf1 	.word	0x00080cf1
   800d4:	00080cf1 	.word	0x00080cf1
   800d8:	00080cf1 	.word	0x00080cf1
   800dc:	00080cf1 	.word	0x00080cf1
   800e0:	00080cf1 	.word	0x00080cf1
   800e4:	00080cf1 	.word	0x00080cf1
   800e8:	00080cf1 	.word	0x00080cf1
   800ec:	00080cf1 	.word	0x00080cf1
   800f0:	00080cf1 	.word	0x00080cf1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00083a48 	.word	0x00083a48

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083a48 	.word	0x00083a48
   8013c:	200709ac 	.word	0x200709ac
   80140:	00083a48 	.word	0x00083a48
   80144:	00000000 	.word	0x00000000

00080148 <delayInit>:
   80148:	b510      	push	{r4, lr}
   8014a:	201b      	movs	r0, #27
   8014c:	4b08      	ldr	r3, [pc, #32]	; (80170 <delayInit+0x28>)
   8014e:	4798      	blx	r3
   80150:	4c08      	ldr	r4, [pc, #32]	; (80174 <delayInit+0x2c>)
   80152:	4620      	mov	r0, r4
   80154:	2100      	movs	r1, #0
   80156:	460a      	mov	r2, r1
   80158:	4b07      	ldr	r3, [pc, #28]	; (80178 <delayInit+0x30>)
   8015a:	4798      	blx	r3
   8015c:	4620      	mov	r0, r4
   8015e:	2100      	movs	r1, #0
   80160:	4b06      	ldr	r3, [pc, #24]	; (8017c <delayInit+0x34>)
   80162:	4798      	blx	r3
   80164:	4620      	mov	r0, r4
   80166:	2100      	movs	r1, #0
   80168:	4b05      	ldr	r3, [pc, #20]	; (80180 <delayInit+0x38>)
   8016a:	4798      	blx	r3
   8016c:	bd10      	pop	{r4, pc}
   8016e:	bf00      	nop
   80170:	00080c31 	.word	0x00080c31
   80174:	40080000 	.word	0x40080000
   80178:	00080c89 	.word	0x00080c89
   8017c:	00080ca5 	.word	0x00080ca5
   80180:	00080cb5 	.word	0x00080cb5

00080184 <delayMicroseconds>:
   80184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80186:	4604      	mov	r4, r0
   80188:	4809      	ldr	r0, [pc, #36]	; (801b0 <delayMicroseconds+0x2c>)
   8018a:	2100      	movs	r1, #0
   8018c:	4b09      	ldr	r3, [pc, #36]	; (801b4 <delayMicroseconds+0x30>)
   8018e:	4798      	blx	r3
   80190:	272a      	movs	r7, #42	; 0x2a
   80192:	fb07 f704 	mul.w	r7, r7, r4
   80196:	4e06      	ldr	r6, [pc, #24]	; (801b0 <delayMicroseconds+0x2c>)
   80198:	2500      	movs	r5, #0
   8019a:	4c07      	ldr	r4, [pc, #28]	; (801b8 <delayMicroseconds+0x34>)
   8019c:	4630      	mov	r0, r6
   8019e:	4629      	mov	r1, r5
   801a0:	47a0      	blx	r4
   801a2:	42b8      	cmp	r0, r7
   801a4:	d3fa      	bcc.n	8019c <delayMicroseconds+0x18>
   801a6:	4802      	ldr	r0, [pc, #8]	; (801b0 <delayMicroseconds+0x2c>)
   801a8:	2100      	movs	r1, #0
   801aa:	4b04      	ldr	r3, [pc, #16]	; (801bc <delayMicroseconds+0x38>)
   801ac:	4798      	blx	r3
   801ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801b0:	40080000 	.word	0x40080000
   801b4:	00080cad 	.word	0x00080cad
   801b8:	00080cbd 	.word	0x00080cbd
   801bc:	00080cb5 	.word	0x00080cb5

000801c0 <initMotor2>:
#define L2 PIO_PD6_IDX
#define L3 PIO_PA7_IDX
#define L4 PIO_PC1_IDX
#define L5 PIO_PC3_IDX
#define L_RESET PIO_PA14_IDX
void initMotor2(void){
   801c0:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801c2:	4a24      	ldr	r2, [pc, #144]	; (80254 <initMotor2+0x94>)
   801c4:	2310      	movs	r3, #16
   801c6:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801c8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801cc:	2320      	movs	r3, #32
   801ce:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801d0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801d4:	4b20      	ldr	r3, [pc, #128]	; (80258 <initMotor2+0x98>)
   801d6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   801da:	6119      	str	r1, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801dc:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801e0:	491e      	ldr	r1, [pc, #120]	; (8025c <initMotor2+0x9c>)
   801e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   801e6:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801e8:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   801f0:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801f2:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801f6:	4b1a      	ldr	r3, [pc, #104]	; (80260 <initMotor2+0xa0>)
   801f8:	2402      	movs	r4, #2
   801fa:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801fc:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80200:	2008      	movs	r0, #8
   80202:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80204:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80208:	f44f 7500 	mov.w	r5, #512	; 0x200
   8020c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8020e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80212:	f44f 6580 	mov.w	r5, #1024	; 0x400
   80216:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80218:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8021c:	2504      	movs	r5, #4
   8021e:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80220:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80224:	2601      	movs	r6, #1
   80226:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80228:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8022c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8022e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80232:	2540      	movs	r5, #64	; 0x40
   80234:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80236:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8023a:	2380      	movs	r3, #128	; 0x80
   8023c:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8023e:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80242:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80244:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80248:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8024a:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
	ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
	
}
   8024e:	bc70      	pop	{r4, r5, r6}
   80250:	4770      	bx	lr
   80252:	bf00      	nop
   80254:	400e1200 	.word	0x400e1200
   80258:	400e1000 	.word	0x400e1000
   8025c:	400e0e00 	.word	0x400e0e00
   80260:	400e1400 	.word	0x400e1400

00080264 <pulseLeft1>:
	moveForward1(l_speed1,r_speed1);
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
}
void pulseLeft1(int p1){
   80264:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80266:	4c03      	ldr	r4, [pc, #12]	; (80274 <pulseLeft1+0x10>)
   80268:	2510      	movs	r5, #16
   8026a:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   8026c:	4b02      	ldr	r3, [pc, #8]	; (80278 <pulseLeft1+0x14>)
   8026e:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80270:	6365      	str	r5, [r4, #52]	; 0x34
   80272:	bd38      	pop	{r3, r4, r5, pc}
   80274:	400e1200 	.word	0x400e1200
   80278:	00080185 	.word	0x00080185

0008027c <pulseRight1>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight1(int p2){
   8027c:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8027e:	4c03      	ldr	r4, [pc, #12]	; (8028c <pulseRight1+0x10>)
   80280:	2520      	movs	r5, #32
   80282:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   80284:	4b02      	ldr	r3, [pc, #8]	; (80290 <pulseRight1+0x14>)
   80286:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80288:	6365      	str	r5, [r4, #52]	; 0x34
   8028a:	bd38      	pop	{r3, r4, r5, pc}
   8028c:	400e1200 	.word	0x400e1200
   80290:	00080185 	.word	0x00080185

00080294 <moveForward1>:
	ioport_set_pin_level(RIGHT,LOW);
}
void moveForward1(int l,int r){
   80294:	b510      	push	{r4, lr}
   80296:	460c      	mov	r4, r1
	pulseLeft1(l);
   80298:	4b04      	ldr	r3, [pc, #16]	; (802ac <moveForward1+0x18>)
   8029a:	4798      	blx	r3
	pulseRight1(r);
   8029c:	4620      	mov	r0, r4
   8029e:	4b04      	ldr	r3, [pc, #16]	; (802b0 <moveForward1+0x1c>)
   802a0:	4798      	blx	r3
	delayMicroseconds(5250);
   802a2:	f241 4082 	movw	r0, #5250	; 0x1482
   802a6:	4b03      	ldr	r3, [pc, #12]	; (802b4 <moveForward1+0x20>)
   802a8:	4798      	blx	r3
   802aa:	bd10      	pop	{r4, pc}
   802ac:	00080265 	.word	0x00080265
   802b0:	0008027d 	.word	0x0008027d
   802b4:	00080185 	.word	0x00080185

000802b8 <pidCompute>:
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
	
}


void pidCompute(double setpoint){
   802b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   802bc:	b085      	sub	sp, #20
   802be:	4604      	mov	r4, r0
   802c0:	460d      	mov	r5, r1
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   802c2:	4a81      	ldr	r2, [pc, #516]	; (804c8 <pidCompute+0x210>)
   802c4:	f8d2 803c 	ldr.w	r8, [r2, #60]	; 0x3c
   802c8:	4b80      	ldr	r3, [pc, #512]	; (804cc <pidCompute+0x214>)
   802ca:	f8d3 c03c 	ldr.w	ip, [r3, #60]	; 0x3c
   802ce:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c
   802d2:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
   802d4:	6bde      	ldr	r6, [r3, #60]	; 0x3c
   802d6:	497e      	ldr	r1, [pc, #504]	; (804d0 <pidCompute+0x218>)
   802d8:	6bc8      	ldr	r0, [r1, #60]	; 0x3c
   802da:	f3c8 38c0 	ubfx	r8, r8, #15, #1
   802de:	f3cc 0c40 	ubfx	ip, ip, #1, #1
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   802e2:	eb08 0c4c 	add.w	ip, r8, ip, lsl #1
   802e6:	f3ce 0ec0 	ubfx	lr, lr, #3, #1
   802ea:	eb0c 0e8e 	add.w	lr, ip, lr, lsl #2
   802ee:	f3c7 2740 	ubfx	r7, r7, #9, #1
   802f2:	eb0e 07c7 	add.w	r7, lr, r7, lsl #3
   802f6:	f3c6 2680 	ubfx	r6, r6, #10, #1
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   802fa:	eb07 1606 	add.w	r6, r7, r6, lsl #4
   802fe:	f3c0 0080 	ubfx	r0, r0, #2, #1
   80302:	eb06 1040 	add.w	r0, r6, r0, lsl #5
	
}


void pidCompute(double setpoint){
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   80306:	4e73      	ldr	r6, [pc, #460]	; (804d4 <pidCompute+0x21c>)
   80308:	6030      	str	r0, [r6, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8030a:	f04f 6780 	mov.w	r7, #67108864	; 0x4000000
   8030e:	4e72      	ldr	r6, [pc, #456]	; (804d8 <pidCompute+0x220>)
   80310:	6337      	str	r7, [r6, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80312:	f8d3 803c 	ldr.w	r8, [r3, #60]	; 0x3c
   80316:	f8d3 c03c 	ldr.w	ip, [r3, #60]	; 0x3c
   8031a:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c
   8031e:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
   80320:	6bcf      	ldr	r7, [r1, #60]	; 0x3c
   80322:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   80324:	f008 0101 	and.w	r1, r8, #1
   80328:	f3cc 0c80 	ubfx	ip, ip, #2, #1
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
	ioport_set_pin_level(R_RESET,HIGH);	                                                          //hämta input värde frå pinnarna
	l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   8032c:	eb01 0c4c 	add.w	ip, r1, ip, lsl #1
   80330:	f3ce 1e80 	ubfx	lr, lr, #6, #1
   80334:	eb0c 0e8e 	add.w	lr, ip, lr, lsl #2
   80338:	f3c6 16c0 	ubfx	r6, r6, #7, #1
   8033c:	eb0e 06c6 	add.w	r6, lr, r6, lsl #3
   80340:	f3c7 0140 	ubfx	r1, r7, #1, #1
	+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   80344:	eb06 1101 	add.w	r1, r6, r1, lsl #4
   80348:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   8034c:	eb01 1343 	add.w	r3, r1, r3, lsl #5

void pidCompute(double setpoint){
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
	ioport_set_pin_level(R_RESET,HIGH);	                                                          //hämta input värde frå pinnarna
	l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80350:	4962      	ldr	r1, [pc, #392]	; (804dc <pidCompute+0x224>)
   80352:	600b      	str	r3, [r1, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80354:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80358:	6311      	str	r1, [r2, #48]	; 0x30
	+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
	ioport_set_pin_level(L_RESET,HIGH);
	r_speed1=speed1;
   8035a:	4a61      	ldr	r2, [pc, #388]	; (804e0 <pidCompute+0x228>)
   8035c:	6817      	ldr	r7, [r2, #0]
   8035e:	4a61      	ldr	r2, [pc, #388]	; (804e4 <pidCompute+0x22c>)
   80360:	6017      	str	r7, [r2, #0]
	l_speed1=speed1;
   80362:	4a61      	ldr	r2, [pc, #388]	; (804e8 <pidCompute+0x230>)
   80364:	6017      	str	r7, [r2, #0]
	
	input = (r_count - l_count);
   80366:	1ac0      	subs	r0, r0, r3
   80368:	4b60      	ldr	r3, [pc, #384]	; (804ec <pidCompute+0x234>)
   8036a:	4798      	blx	r3
   8036c:	4602      	mov	r2, r0
   8036e:	460b      	mov	r3, r1
   80370:	495f      	ldr	r1, [pc, #380]	; (804f0 <pidCompute+0x238>)
   80372:	e9c1 2300 	strd	r2, r3, [r1]
	error = (setpoint-input); //propotionella
   80376:	4620      	mov	r0, r4
   80378:	4629      	mov	r1, r5
   8037a:	4c5e      	ldr	r4, [pc, #376]	; (804f4 <pidCompute+0x23c>)
   8037c:	47a0      	blx	r4
   8037e:	4682      	mov	sl, r0
   80380:	468b      	mov	fp, r1
   80382:	4b5d      	ldr	r3, [pc, #372]	; (804f8 <pidCompute+0x240>)
   80384:	e9c3 ab00 	strd	sl, fp, [r3]
	w = (w + error);
   80388:	4e5c      	ldr	r6, [pc, #368]	; (804fc <pidCompute+0x244>)
   8038a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8052c <pidCompute+0x274>
   8038e:	e9d6 2300 	ldrd	r2, r3, [r6]
   80392:	47c0      	blx	r8
   80394:	4604      	mov	r4, r0
   80396:	460d      	mov	r5, r1
   80398:	e9c6 4500 	strd	r4, r5, [r6]
	iError = (w* (Ts/Ti)); //integral
   8039c:	4b58      	ldr	r3, [pc, #352]	; (80500 <pidCompute+0x248>)
   8039e:	e9d3 0100 	ldrd	r0, r1, [r3]
   803a2:	e9cd 0100 	strd	r0, r1, [sp]
   803a6:	4b57      	ldr	r3, [pc, #348]	; (80504 <pidCompute+0x24c>)
   803a8:	e9d3 2300 	ldrd	r2, r3, [r3]
   803ac:	4e56      	ldr	r6, [pc, #344]	; (80508 <pidCompute+0x250>)
   803ae:	47b0      	blx	r6
   803b0:	4602      	mov	r2, r0
   803b2:	460b      	mov	r3, r1
   803b4:	4e55      	ldr	r6, [pc, #340]	; (8050c <pidCompute+0x254>)
   803b6:	4620      	mov	r0, r4
   803b8:	4629      	mov	r1, r5
   803ba:	47b0      	blx	r6
   803bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
   803c0:	4b53      	ldr	r3, [pc, #332]	; (80510 <pidCompute+0x258>)
   803c2:	e9c3 0100 	strd	r0, r1, [r3]
	dError = ((error-last_err)* (Td/Ts)); // derivative
   803c6:	f8df 916c 	ldr.w	r9, [pc, #364]	; 80534 <pidCompute+0x27c>
   803ca:	4650      	mov	r0, sl
   803cc:	4659      	mov	r1, fp
   803ce:	e9d9 2300 	ldrd	r2, r3, [r9]
   803d2:	f8df c120 	ldr.w	ip, [pc, #288]	; 804f4 <pidCompute+0x23c>
   803d6:	47e0      	blx	ip
   803d8:	4604      	mov	r4, r0
   803da:	460d      	mov	r5, r1
   803dc:	4b4d      	ldr	r3, [pc, #308]	; (80514 <pidCompute+0x25c>)
   803de:	e9d3 0100 	ldrd	r0, r1, [r3]
   803e2:	e9dd 2300 	ldrd	r2, r3, [sp]
   803e6:	f8df c120 	ldr.w	ip, [pc, #288]	; 80508 <pidCompute+0x250>
   803ea:	47e0      	blx	ip
   803ec:	4602      	mov	r2, r0
   803ee:	460b      	mov	r3, r1
   803f0:	4620      	mov	r0, r4
   803f2:	4629      	mov	r1, r5
   803f4:	47b0      	blx	r6
   803f6:	4604      	mov	r4, r0
   803f8:	460d      	mov	r5, r1
   803fa:	4b47      	ldr	r3, [pc, #284]	; (80518 <pidCompute+0x260>)
   803fc:	e9c3 4500 	strd	r4, r5, [r3]
	output = (K * (error + iError + dError));
   80400:	4650      	mov	r0, sl
   80402:	4659      	mov	r1, fp
   80404:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   80408:	47c0      	blx	r8
   8040a:	4602      	mov	r2, r0
   8040c:	460b      	mov	r3, r1
   8040e:	4620      	mov	r0, r4
   80410:	4629      	mov	r1, r5
   80412:	47c0      	blx	r8
   80414:	4b41      	ldr	r3, [pc, #260]	; (8051c <pidCompute+0x264>)
   80416:	e9d3 2300 	ldrd	r2, r3, [r3]
   8041a:	47b0      	blx	r6
   8041c:	4604      	mov	r4, r0
   8041e:	460d      	mov	r5, r1
   80420:	4b3f      	ldr	r3, [pc, #252]	; (80520 <pidCompute+0x268>)
   80422:	e9c3 4500 	strd	r4, r5, [r3]
	last_err = error;
   80426:	e9c9 ab00 	strd	sl, fp, [r9]
	
	
		if(output<0){
   8042a:	2200      	movs	r2, #0
   8042c:	2300      	movs	r3, #0
   8042e:	4e3d      	ldr	r6, [pc, #244]	; (80524 <pidCompute+0x26c>)
   80430:	47b0      	blx	r6
   80432:	b1c0      	cbz	r0, 80466 <pidCompute+0x1ae>
			r_speed1=speed1+output;
   80434:	4638      	mov	r0, r7
   80436:	4b2d      	ldr	r3, [pc, #180]	; (804ec <pidCompute+0x234>)
   80438:	4798      	blx	r3
   8043a:	4606      	mov	r6, r0
   8043c:	460f      	mov	r7, r1
   8043e:	4620      	mov	r0, r4
   80440:	4629      	mov	r1, r5
   80442:	4632      	mov	r2, r6
   80444:	463b      	mov	r3, r7
   80446:	47c0      	blx	r8
   80448:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 80538 <pidCompute+0x280>
   8044c:	47c0      	blx	r8
   8044e:	4b25      	ldr	r3, [pc, #148]	; (804e4 <pidCompute+0x22c>)
   80450:	6018      	str	r0, [r3, #0]
			l_speed1=speed1-output;
   80452:	4630      	mov	r0, r6
   80454:	4639      	mov	r1, r7
   80456:	4622      	mov	r2, r4
   80458:	462b      	mov	r3, r5
   8045a:	4c26      	ldr	r4, [pc, #152]	; (804f4 <pidCompute+0x23c>)
   8045c:	47a0      	blx	r4
   8045e:	47c0      	blx	r8
   80460:	4b21      	ldr	r3, [pc, #132]	; (804e8 <pidCompute+0x230>)
   80462:	6018      	str	r0, [r3, #0]
   80464:	e01e      	b.n	804a4 <pidCompute+0x1ec>
		}else if (output>0)
   80466:	4620      	mov	r0, r4
   80468:	4629      	mov	r1, r5
   8046a:	2200      	movs	r2, #0
   8046c:	2300      	movs	r3, #0
   8046e:	4e2e      	ldr	r6, [pc, #184]	; (80528 <pidCompute+0x270>)
   80470:	47b0      	blx	r6
   80472:	b1b8      	cbz	r0, 804a4 <pidCompute+0x1ec>
		{
			r_speed1=speed1-output;
   80474:	4638      	mov	r0, r7
   80476:	4b1d      	ldr	r3, [pc, #116]	; (804ec <pidCompute+0x234>)
   80478:	4798      	blx	r3
   8047a:	4606      	mov	r6, r0
   8047c:	460f      	mov	r7, r1
   8047e:	4622      	mov	r2, r4
   80480:	462b      	mov	r3, r5
   80482:	f8df c070 	ldr.w	ip, [pc, #112]	; 804f4 <pidCompute+0x23c>
   80486:	47e0      	blx	ip
   80488:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80538 <pidCompute+0x280>
   8048c:	47c0      	blx	r8
   8048e:	4b15      	ldr	r3, [pc, #84]	; (804e4 <pidCompute+0x22c>)
   80490:	6018      	str	r0, [r3, #0]
			l_speed1=speed1+output;
   80492:	4620      	mov	r0, r4
   80494:	4629      	mov	r1, r5
   80496:	4632      	mov	r2, r6
   80498:	463b      	mov	r3, r7
   8049a:	4c24      	ldr	r4, [pc, #144]	; (8052c <pidCompute+0x274>)
   8049c:	47a0      	blx	r4
   8049e:	47c0      	blx	r8
   804a0:	4b11      	ldr	r3, [pc, #68]	; (804e8 <pidCompute+0x230>)
   804a2:	6018      	str	r0, [r3, #0]
		}
	moveForward1(l_speed1,r_speed1);
   804a4:	4b10      	ldr	r3, [pc, #64]	; (804e8 <pidCompute+0x230>)
   804a6:	6818      	ldr	r0, [r3, #0]
   804a8:	4b0e      	ldr	r3, [pc, #56]	; (804e4 <pidCompute+0x22c>)
   804aa:	6819      	ldr	r1, [r3, #0]
   804ac:	4b20      	ldr	r3, [pc, #128]	; (80530 <pidCompute+0x278>)
   804ae:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   804b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   804b4:	4b08      	ldr	r3, [pc, #32]	; (804d8 <pidCompute+0x220>)
   804b6:	635a      	str	r2, [r3, #52]	; 0x34
   804b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   804bc:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   804c0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
}
   804c2:	b005      	add	sp, #20
   804c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   804c8:	400e0e00 	.word	0x400e0e00
   804cc:	400e1400 	.word	0x400e1400
   804d0:	400e1200 	.word	0x400e1200
   804d4:	200709c8 	.word	0x200709c8
   804d8:	400e1000 	.word	0x400e1000
   804dc:	200709c4 	.word	0x200709c4
   804e0:	20070150 	.word	0x20070150
   804e4:	200709cc 	.word	0x200709cc
   804e8:	200709d8 	.word	0x200709d8
   804ec:	000828b5 	.word	0x000828b5
   804f0:	20078ce8 	.word	0x20078ce8
   804f4:	00082619 	.word	0x00082619
   804f8:	20078d00 	.word	0x20078d00
   804fc:	200709d0 	.word	0x200709d0
   80500:	20070140 	.word	0x20070140
   80504:	20070138 	.word	0x20070138
   80508:	00082bd5 	.word	0x00082bd5
   8050c:	00082981 	.word	0x00082981
   80510:	20078cf8 	.word	0x20078cf8
   80514:	20070130 	.word	0x20070130
   80518:	20078cf0 	.word	0x20078cf0
   8051c:	20070148 	.word	0x20070148
   80520:	20078ce0 	.word	0x20078ce0
   80524:	00082e65 	.word	0x00082e65
   80528:	00082ea1 	.word	0x00082ea1
   8052c:	0008261d 	.word	0x0008261d
   80530:	00080295 	.word	0x00080295
   80534:	200709e0 	.word	0x200709e0
   80538:	00082eb5 	.word	0x00082eb5

0008053c <task_blink>:
   8053c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8053e:	b083      	sub	sp, #12
   80540:	4b0c      	ldr	r3, [pc, #48]	; (80574 <task_blink+0x38>)
   80542:	4798      	blx	r3
   80544:	f8ad 0006 	strh.w	r0, [sp, #6]
   80548:	4b0b      	ldr	r3, [pc, #44]	; (80578 <task_blink+0x3c>)
   8054a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8054e:	611a      	str	r2, [r3, #16]
   80550:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   80554:	2400      	movs	r4, #0
   80556:	461f      	mov	r7, r3
   80558:	4616      	mov	r6, r2
   8055a:	4d08      	ldr	r5, [pc, #32]	; (8057c <task_blink+0x40>)
   8055c:	b10c      	cbz	r4, 80562 <task_blink+0x26>
   8055e:	633e      	str	r6, [r7, #48]	; 0x30
   80560:	e000      	b.n	80564 <task_blink+0x28>
   80562:	637e      	str	r6, [r7, #52]	; 0x34
   80564:	43e4      	mvns	r4, r4
   80566:	b2e4      	uxtb	r4, r4
   80568:	f10d 0006 	add.w	r0, sp, #6
   8056c:	2164      	movs	r1, #100	; 0x64
   8056e:	47a8      	blx	r5
   80570:	e7f4      	b.n	8055c <task_blink+0x20>
   80572:	bf00      	nop
   80574:	00081a81 	.word	0x00081a81
   80578:	400e1000 	.word	0x400e1000
   8057c:	00081cd5 	.word	0x00081cd5

00080580 <task_motor>:
#include "task_motor.h"
#include "Motor/PID_Controller.h"

extern long sensordistance;

void task_motor(void *pvParameters){
   80580:	b5f0      	push	{r4, r5, r6, r7, lr}
   80582:	b083      	sub	sp, #12
	initMotor2();
   80584:	4b0d      	ldr	r3, [pc, #52]	; (805bc <task_motor+0x3c>)
   80586:	4798      	blx	r3
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
   80588:	4b0d      	ldr	r3, [pc, #52]	; (805c0 <task_motor+0x40>)
   8058a:	4798      	blx	r3
   8058c:	f8ad 0006 	strh.w	r0, [sp, #6]
	while (1)
	{
		if(sensordistance<20){
   80590:	4e0c      	ldr	r6, [pc, #48]	; (805c4 <task_motor+0x44>)
			moveForward1(1500,1500);
			}else{
			pidCompute(0);
   80592:	2400      	movs	r4, #0
   80594:	2500      	movs	r5, #0
   80596:	4f0c      	ldr	r7, [pc, #48]	; (805c8 <task_motor+0x48>)
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
	while (1)
	{
		if(sensordistance<20){
   80598:	6833      	ldr	r3, [r6, #0]
   8059a:	2b13      	cmp	r3, #19
   8059c:	dc05      	bgt.n	805aa <task_motor+0x2a>
			moveForward1(1500,1500);
   8059e:	f240 50dc 	movw	r0, #1500	; 0x5dc
   805a2:	4601      	mov	r1, r0
   805a4:	4b09      	ldr	r3, [pc, #36]	; (805cc <task_motor+0x4c>)
   805a6:	4798      	blx	r3
   805a8:	e002      	b.n	805b0 <task_motor+0x30>
			}else{
			pidCompute(0);
   805aa:	4620      	mov	r0, r4
   805ac:	4629      	mov	r1, r5
   805ae:	47b8      	blx	r7
			//vTaskDelay(1000);
		}
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   805b0:	f10d 0006 	add.w	r0, sp, #6
   805b4:	2164      	movs	r1, #100	; 0x64
   805b6:	4b06      	ldr	r3, [pc, #24]	; (805d0 <task_motor+0x50>)
   805b8:	4798      	blx	r3
	}
   805ba:	e7ed      	b.n	80598 <task_motor+0x18>
   805bc:	000801c1 	.word	0x000801c1
   805c0:	00081a81 	.word	0x00081a81
   805c4:	200709e8 	.word	0x200709e8
   805c8:	000802b9 	.word	0x000802b9
   805cc:	00080295 	.word	0x00080295
   805d0:	00081cd5 	.word	0x00081cd5

000805d4 <pulseins>:
   805d4:	b570      	push	{r4, r5, r6, lr}
   805d6:	2200      	movs	r2, #0
   805d8:	4c11      	ldr	r4, [pc, #68]	; (80620 <pulseins+0x4c>)
   805da:	4e12      	ldr	r6, [pc, #72]	; (80624 <pulseins+0x50>)
   805dc:	4d12      	ldr	r5, [pc, #72]	; (80628 <pulseins+0x54>)
   805de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   805e0:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805e4:	d005      	beq.n	805f2 <pulseins+0x1e>
   805e6:	b95a      	cbnz	r2, 80600 <pulseins+0x2c>
   805e8:	4630      	mov	r0, r6
   805ea:	2100      	movs	r1, #0
   805ec:	47a8      	blx	r5
   805ee:	2201      	movs	r2, #1
   805f0:	e006      	b.n	80600 <pulseins+0x2c>
   805f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   805f4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805f8:	d1f1      	bne.n	805de <pulseins+0xa>
   805fa:	2a00      	cmp	r2, #0
   805fc:	d0ef      	beq.n	805de <pulseins+0xa>
   805fe:	e003      	b.n	80608 <pulseins+0x34>
   80600:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80602:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80606:	d1ea      	bne.n	805de <pulseins+0xa>
   80608:	4c06      	ldr	r4, [pc, #24]	; (80624 <pulseins+0x50>)
   8060a:	4620      	mov	r0, r4
   8060c:	2100      	movs	r1, #0
   8060e:	4b07      	ldr	r3, [pc, #28]	; (8062c <pulseins+0x58>)
   80610:	4798      	blx	r3
   80612:	4605      	mov	r5, r0
   80614:	4620      	mov	r0, r4
   80616:	2100      	movs	r1, #0
   80618:	4b05      	ldr	r3, [pc, #20]	; (80630 <pulseins+0x5c>)
   8061a:	4798      	blx	r3
   8061c:	4628      	mov	r0, r5
   8061e:	bd70      	pop	{r4, r5, r6, pc}
   80620:	400e1200 	.word	0x400e1200
   80624:	40080000 	.word	0x40080000
   80628:	00080cad 	.word	0x00080cad
   8062c:	00080cbd 	.word	0x00080cbd
   80630:	00080cb5 	.word	0x00080cb5

00080634 <init_sensor>:
   80634:	4b05      	ldr	r3, [pc, #20]	; (8064c <init_sensor+0x18>)
   80636:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8063a:	611a      	str	r2, [r3, #16]
   8063c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   80640:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80644:	615a      	str	r2, [r3, #20]
   80646:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   8064a:	4770      	bx	lr
   8064c:	400e1200 	.word	0x400e1200

00080650 <task_soundsensor>:
   80650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80654:	b082      	sub	sp, #8
   80656:	4b1a      	ldr	r3, [pc, #104]	; (806c0 <task_soundsensor+0x70>)
   80658:	4798      	blx	r3
   8065a:	f8ad 0006 	strh.w	r0, [sp, #6]
   8065e:	4b19      	ldr	r3, [pc, #100]	; (806c4 <task_soundsensor+0x74>)
   80660:	4798      	blx	r3
   80662:	4e19      	ldr	r6, [pc, #100]	; (806c8 <task_soundsensor+0x78>)
   80664:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
   80668:	46ba      	mov	sl, r7
   8066a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 806e0 <task_soundsensor+0x90>
   8066e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 806e4 <task_soundsensor+0x94>
   80672:	a511      	add	r5, pc, #68	; (adr r5, 806b8 <task_soundsensor+0x68>)
   80674:	e9d5 4500 	ldrd	r4, r5, [r5]
   80678:	f8c6 a030 	str.w	sl, [r6, #48]	; 0x30
   8067c:	f242 7010 	movw	r0, #10000	; 0x2710
   80680:	47c8      	blx	r9
   80682:	6377      	str	r7, [r6, #52]	; 0x34
   80684:	4b11      	ldr	r3, [pc, #68]	; (806cc <task_soundsensor+0x7c>)
   80686:	4798      	blx	r3
   80688:	fb88 2300 	smull	r2, r3, r8, r0
   8068c:	17c0      	asrs	r0, r0, #31
   8068e:	ebc0 00e3 	rsb	r0, r0, r3, asr #3
   80692:	4b0f      	ldr	r3, [pc, #60]	; (806d0 <task_soundsensor+0x80>)
   80694:	4798      	blx	r3
   80696:	4622      	mov	r2, r4
   80698:	462b      	mov	r3, r5
   8069a:	f8df c04c 	ldr.w	ip, [pc, #76]	; 806e8 <task_soundsensor+0x98>
   8069e:	47e0      	blx	ip
   806a0:	4b0c      	ldr	r3, [pc, #48]	; (806d4 <task_soundsensor+0x84>)
   806a2:	4798      	blx	r3
   806a4:	4b0c      	ldr	r3, [pc, #48]	; (806d8 <task_soundsensor+0x88>)
   806a6:	6018      	str	r0, [r3, #0]
   806a8:	f10d 0006 	add.w	r0, sp, #6
   806ac:	2164      	movs	r1, #100	; 0x64
   806ae:	4b0b      	ldr	r3, [pc, #44]	; (806dc <task_soundsensor+0x8c>)
   806b0:	4798      	blx	r3
   806b2:	e7e1      	b.n	80678 <task_soundsensor+0x28>
   806b4:	f3af 8000 	nop.w
   806b8:	9999999a 	.word	0x9999999a
   806bc:	404d1999 	.word	0x404d1999
   806c0:	00081a81 	.word	0x00081a81
   806c4:	00080635 	.word	0x00080635
   806c8:	400e1200 	.word	0x400e1200
   806cc:	000805d5 	.word	0x000805d5
   806d0:	000828b5 	.word	0x000828b5
   806d4:	00082eb5 	.word	0x00082eb5
   806d8:	200709e8 	.word	0x200709e8
   806dc:	00081cd5 	.word	0x00081cd5
   806e0:	00080185 	.word	0x00080185
   806e4:	30c30c31 	.word	0x30c30c31
   806e8:	00082bd5 	.word	0x00082bd5
   806ec:	f3af 8000 	nop.w

000806f0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   806f0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   806f2:	480e      	ldr	r0, [pc, #56]	; (8072c <sysclk_init+0x3c>)
   806f4:	4b0e      	ldr	r3, [pc, #56]	; (80730 <sysclk_init+0x40>)
   806f6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   806f8:	2000      	movs	r0, #0
   806fa:	213e      	movs	r1, #62	; 0x3e
   806fc:	4b0d      	ldr	r3, [pc, #52]	; (80734 <sysclk_init+0x44>)
   806fe:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80700:	4c0d      	ldr	r4, [pc, #52]	; (80738 <sysclk_init+0x48>)
   80702:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80704:	2800      	cmp	r0, #0
   80706:	d0fc      	beq.n	80702 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80708:	4b0c      	ldr	r3, [pc, #48]	; (8073c <sysclk_init+0x4c>)
   8070a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8070c:	4a0c      	ldr	r2, [pc, #48]	; (80740 <sysclk_init+0x50>)
   8070e:	4b0d      	ldr	r3, [pc, #52]	; (80744 <sysclk_init+0x54>)
   80710:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80712:	4c0d      	ldr	r4, [pc, #52]	; (80748 <sysclk_init+0x58>)
   80714:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80716:	2800      	cmp	r0, #0
   80718:	d0fc      	beq.n	80714 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8071a:	2010      	movs	r0, #16
   8071c:	4b0b      	ldr	r3, [pc, #44]	; (8074c <sysclk_init+0x5c>)
   8071e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80720:	4b0b      	ldr	r3, [pc, #44]	; (80750 <sysclk_init+0x60>)
   80722:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80724:	4801      	ldr	r0, [pc, #4]	; (8072c <sysclk_init+0x3c>)
   80726:	4b02      	ldr	r3, [pc, #8]	; (80730 <sysclk_init+0x40>)
   80728:	4798      	blx	r3
   8072a:	bd10      	pop	{r4, pc}
   8072c:	0501bd00 	.word	0x0501bd00
   80730:	200700a5 	.word	0x200700a5
   80734:	00080bad 	.word	0x00080bad
   80738:	00080c01 	.word	0x00080c01
   8073c:	00080c11 	.word	0x00080c11
   80740:	200d3f01 	.word	0x200d3f01
   80744:	400e0600 	.word	0x400e0600
   80748:	00080c21 	.word	0x00080c21
   8074c:	00080b49 	.word	0x00080b49
   80750:	00080da5 	.word	0x00080da5

00080754 <usart_serial_read_packet>:
   80754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80758:	b083      	sub	sp, #12
   8075a:	4605      	mov	r5, r0
   8075c:	4690      	mov	r8, r2
   8075e:	2a00      	cmp	r2, #0
   80760:	d047      	beq.n	807f2 <usart_serial_read_packet+0x9e>
   80762:	1c4e      	adds	r6, r1, #1
   80764:	4f25      	ldr	r7, [pc, #148]	; (807fc <usart_serial_read_packet+0xa8>)
   80766:	4c26      	ldr	r4, [pc, #152]	; (80800 <usart_serial_read_packet+0xac>)
   80768:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80814 <usart_serial_read_packet+0xc0>
   8076c:	f8df b094 	ldr.w	fp, [pc, #148]	; 80804 <usart_serial_read_packet+0xb0>
   80770:	f106 39ff 	add.w	r9, r6, #4294967295
   80774:	2300      	movs	r3, #0
   80776:	9301      	str	r3, [sp, #4]
   80778:	4b22      	ldr	r3, [pc, #136]	; (80804 <usart_serial_read_packet+0xb0>)
   8077a:	429d      	cmp	r5, r3
   8077c:	d106      	bne.n	8078c <usart_serial_read_packet+0x38>
   8077e:	4658      	mov	r0, fp
   80780:	4649      	mov	r1, r9
   80782:	4b21      	ldr	r3, [pc, #132]	; (80808 <usart_serial_read_packet+0xb4>)
   80784:	4798      	blx	r3
   80786:	2800      	cmp	r0, #0
   80788:	d1f9      	bne.n	8077e <usart_serial_read_packet+0x2a>
   8078a:	e019      	b.n	807c0 <usart_serial_read_packet+0x6c>
   8078c:	4b1f      	ldr	r3, [pc, #124]	; (8080c <usart_serial_read_packet+0xb8>)
   8078e:	429d      	cmp	r5, r3
   80790:	d109      	bne.n	807a6 <usart_serial_read_packet+0x52>
   80792:	4699      	mov	r9, r3
   80794:	4648      	mov	r0, r9
   80796:	a901      	add	r1, sp, #4
   80798:	47a0      	blx	r4
   8079a:	2800      	cmp	r0, #0
   8079c:	d1fa      	bne.n	80794 <usart_serial_read_packet+0x40>
   8079e:	9b01      	ldr	r3, [sp, #4]
   807a0:	f806 3c01 	strb.w	r3, [r6, #-1]
   807a4:	e017      	b.n	807d6 <usart_serial_read_packet+0x82>
   807a6:	4b1a      	ldr	r3, [pc, #104]	; (80810 <usart_serial_read_packet+0xbc>)
   807a8:	429d      	cmp	r5, r3
   807aa:	d109      	bne.n	807c0 <usart_serial_read_packet+0x6c>
   807ac:	4699      	mov	r9, r3
   807ae:	4648      	mov	r0, r9
   807b0:	a901      	add	r1, sp, #4
   807b2:	47a0      	blx	r4
   807b4:	2800      	cmp	r0, #0
   807b6:	d1fa      	bne.n	807ae <usart_serial_read_packet+0x5a>
   807b8:	9b01      	ldr	r3, [sp, #4]
   807ba:	f806 3c01 	strb.w	r3, [r6, #-1]
   807be:	e014      	b.n	807ea <usart_serial_read_packet+0x96>
   807c0:	4555      	cmp	r5, sl
   807c2:	d108      	bne.n	807d6 <usart_serial_read_packet+0x82>
   807c4:	4650      	mov	r0, sl
   807c6:	a901      	add	r1, sp, #4
   807c8:	47a0      	blx	r4
   807ca:	2800      	cmp	r0, #0
   807cc:	d1fa      	bne.n	807c4 <usart_serial_read_packet+0x70>
   807ce:	9b01      	ldr	r3, [sp, #4]
   807d0:	f806 3c01 	strb.w	r3, [r6, #-1]
   807d4:	e009      	b.n	807ea <usart_serial_read_packet+0x96>
   807d6:	42bd      	cmp	r5, r7
   807d8:	d107      	bne.n	807ea <usart_serial_read_packet+0x96>
   807da:	4638      	mov	r0, r7
   807dc:	a901      	add	r1, sp, #4
   807de:	47a0      	blx	r4
   807e0:	2800      	cmp	r0, #0
   807e2:	d1fa      	bne.n	807da <usart_serial_read_packet+0x86>
   807e4:	9b01      	ldr	r3, [sp, #4]
   807e6:	f806 3c01 	strb.w	r3, [r6, #-1]
   807ea:	3601      	adds	r6, #1
   807ec:	f1b8 0801 	subs.w	r8, r8, #1
   807f0:	d1be      	bne.n	80770 <usart_serial_read_packet+0x1c>
   807f2:	2000      	movs	r0, #0
   807f4:	b003      	add	sp, #12
   807f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   807fa:	bf00      	nop
   807fc:	400a4000 	.word	0x400a4000
   80800:	00080cd9 	.word	0x00080cd9
   80804:	400e0800 	.word	0x400e0800
   80808:	00080cc5 	.word	0x00080cc5
   8080c:	40098000 	.word	0x40098000
   80810:	4009c000 	.word	0x4009c000
   80814:	400a0000 	.word	0x400a0000

00080818 <board_init>:
   80818:	b510      	push	{r4, lr}
   8081a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8081e:	4b13      	ldr	r3, [pc, #76]	; (8086c <board_init+0x54>)
   80820:	605a      	str	r2, [r3, #4]
   80822:	200b      	movs	r0, #11
   80824:	4c12      	ldr	r4, [pc, #72]	; (80870 <board_init+0x58>)
   80826:	47a0      	blx	r4
   80828:	200c      	movs	r0, #12
   8082a:	47a0      	blx	r4
   8082c:	200d      	movs	r0, #13
   8082e:	47a0      	blx	r4
   80830:	200e      	movs	r0, #14
   80832:	47a0      	blx	r4
   80834:	203b      	movs	r0, #59	; 0x3b
   80836:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8083a:	4c0e      	ldr	r4, [pc, #56]	; (80874 <board_init+0x5c>)
   8083c:	47a0      	blx	r4
   8083e:	2055      	movs	r0, #85	; 0x55
   80840:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80844:	47a0      	blx	r4
   80846:	2056      	movs	r0, #86	; 0x56
   80848:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8084c:	47a0      	blx	r4
   8084e:	2068      	movs	r0, #104	; 0x68
   80850:	4909      	ldr	r1, [pc, #36]	; (80878 <board_init+0x60>)
   80852:	47a0      	blx	r4
   80854:	205c      	movs	r0, #92	; 0x5c
   80856:	4909      	ldr	r1, [pc, #36]	; (8087c <board_init+0x64>)
   80858:	47a0      	blx	r4
   8085a:	4809      	ldr	r0, [pc, #36]	; (80880 <board_init+0x68>)
   8085c:	f44f 7140 	mov.w	r1, #768	; 0x300
   80860:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80864:	4b07      	ldr	r3, [pc, #28]	; (80884 <board_init+0x6c>)
   80866:	4798      	blx	r3
   80868:	bd10      	pop	{r4, pc}
   8086a:	bf00      	nop
   8086c:	400e1a50 	.word	0x400e1a50
   80870:	00080c31 	.word	0x00080c31
   80874:	0008092d 	.word	0x0008092d
   80878:	28000079 	.word	0x28000079
   8087c:	28000001 	.word	0x28000001
   80880:	400e0e00 	.word	0x400e0e00
   80884:	00080a01 	.word	0x00080a01

00080888 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80888:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8088a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8088e:	d016      	beq.n	808be <pio_set_peripheral+0x36>
   80890:	d804      	bhi.n	8089c <pio_set_peripheral+0x14>
   80892:	b1c1      	cbz	r1, 808c6 <pio_set_peripheral+0x3e>
   80894:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80898:	d00a      	beq.n	808b0 <pio_set_peripheral+0x28>
   8089a:	e013      	b.n	808c4 <pio_set_peripheral+0x3c>
   8089c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   808a0:	d011      	beq.n	808c6 <pio_set_peripheral+0x3e>
   808a2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   808a6:	d00e      	beq.n	808c6 <pio_set_peripheral+0x3e>
   808a8:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   808ac:	d10a      	bne.n	808c4 <pio_set_peripheral+0x3c>
   808ae:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   808b0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   808b2:	6f01      	ldr	r1, [r0, #112]	; 0x70
   808b4:	400b      	ands	r3, r1
   808b6:	ea23 0302 	bic.w	r3, r3, r2
   808ba:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   808bc:	e002      	b.n	808c4 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   808be:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   808c0:	4313      	orrs	r3, r2
   808c2:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   808c4:	6042      	str	r2, [r0, #4]
   808c6:	4770      	bx	lr

000808c8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   808c8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   808ca:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   808ce:	bf14      	ite	ne
   808d0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   808d2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   808d4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   808d8:	bf14      	ite	ne
   808da:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   808dc:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   808de:	f012 0f02 	tst.w	r2, #2
   808e2:	d002      	beq.n	808ea <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   808e4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   808e8:	e004      	b.n	808f4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   808ea:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   808ee:	bf18      	it	ne
   808f0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   808f4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   808f6:	6001      	str	r1, [r0, #0]
   808f8:	4770      	bx	lr
   808fa:	bf00      	nop

000808fc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   808fc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   808fe:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80900:	9c01      	ldr	r4, [sp, #4]
   80902:	b10c      	cbz	r4, 80908 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80904:	6641      	str	r1, [r0, #100]	; 0x64
   80906:	e000      	b.n	8090a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80908:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8090a:	b10b      	cbz	r3, 80910 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   8090c:	6501      	str	r1, [r0, #80]	; 0x50
   8090e:	e000      	b.n	80912 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80910:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80912:	b10a      	cbz	r2, 80918 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80914:	6301      	str	r1, [r0, #48]	; 0x30
   80916:	e000      	b.n	8091a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80918:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8091a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   8091c:	6001      	str	r1, [r0, #0]
}
   8091e:	f85d 4b04 	ldr.w	r4, [sp], #4
   80922:	4770      	bx	lr

00080924 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80924:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80926:	4770      	bx	lr

00080928 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80928:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8092a:	4770      	bx	lr

0008092c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   8092c:	b570      	push	{r4, r5, r6, lr}
   8092e:	b082      	sub	sp, #8
   80930:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80932:	0944      	lsrs	r4, r0, #5
   80934:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80938:	f204 7407 	addw	r4, r4, #1799	; 0x707
   8093c:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8093e:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80942:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80946:	d030      	beq.n	809aa <pio_configure_pin+0x7e>
   80948:	d806      	bhi.n	80958 <pio_configure_pin+0x2c>
   8094a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8094e:	d00a      	beq.n	80966 <pio_configure_pin+0x3a>
   80950:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80954:	d018      	beq.n	80988 <pio_configure_pin+0x5c>
   80956:	e049      	b.n	809ec <pio_configure_pin+0xc0>
   80958:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8095c:	d030      	beq.n	809c0 <pio_configure_pin+0x94>
   8095e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80962:	d02d      	beq.n	809c0 <pio_configure_pin+0x94>
   80964:	e042      	b.n	809ec <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80966:	f000 001f 	and.w	r0, r0, #31
   8096a:	2401      	movs	r4, #1
   8096c:	4084      	lsls	r4, r0
   8096e:	4630      	mov	r0, r6
   80970:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80974:	4622      	mov	r2, r4
   80976:	4b1f      	ldr	r3, [pc, #124]	; (809f4 <pio_configure_pin+0xc8>)
   80978:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8097a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8097e:	bf14      	ite	ne
   80980:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80982:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80984:	2001      	movs	r0, #1
   80986:	e032      	b.n	809ee <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80988:	f000 001f 	and.w	r0, r0, #31
   8098c:	2401      	movs	r4, #1
   8098e:	4084      	lsls	r4, r0
   80990:	4630      	mov	r0, r6
   80992:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80996:	4622      	mov	r2, r4
   80998:	4b16      	ldr	r3, [pc, #88]	; (809f4 <pio_configure_pin+0xc8>)
   8099a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8099c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   809a0:	bf14      	ite	ne
   809a2:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   809a4:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   809a6:	2001      	movs	r0, #1
   809a8:	e021      	b.n	809ee <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   809aa:	f000 011f 	and.w	r1, r0, #31
   809ae:	2401      	movs	r4, #1
   809b0:	4630      	mov	r0, r6
   809b2:	fa04 f101 	lsl.w	r1, r4, r1
   809b6:	462a      	mov	r2, r5
   809b8:	4b0f      	ldr	r3, [pc, #60]	; (809f8 <pio_configure_pin+0xcc>)
   809ba:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   809bc:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   809be:	e016      	b.n	809ee <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   809c0:	f000 011f 	and.w	r1, r0, #31
   809c4:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   809c6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   809ca:	ea05 0304 	and.w	r3, r5, r4
   809ce:	9300      	str	r3, [sp, #0]
   809d0:	4630      	mov	r0, r6
   809d2:	fa04 f101 	lsl.w	r1, r4, r1
   809d6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   809da:	bf14      	ite	ne
   809dc:	2200      	movne	r2, #0
   809de:	2201      	moveq	r2, #1
   809e0:	f3c5 0380 	ubfx	r3, r5, #2, #1
   809e4:	4d05      	ldr	r5, [pc, #20]	; (809fc <pio_configure_pin+0xd0>)
   809e6:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   809e8:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   809ea:	e000      	b.n	809ee <pio_configure_pin+0xc2>

	default:
		return 0;
   809ec:	2000      	movs	r0, #0
	}

	return 1;
}
   809ee:	b002      	add	sp, #8
   809f0:	bd70      	pop	{r4, r5, r6, pc}
   809f2:	bf00      	nop
   809f4:	00080889 	.word	0x00080889
   809f8:	000808c9 	.word	0x000808c9
   809fc:	000808fd 	.word	0x000808fd

00080a00 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80a00:	b5f0      	push	{r4, r5, r6, r7, lr}
   80a02:	b083      	sub	sp, #12
   80a04:	4607      	mov	r7, r0
   80a06:	460e      	mov	r6, r1
   80a08:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80a0a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80a0e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80a12:	d026      	beq.n	80a62 <pio_configure_pin_group+0x62>
   80a14:	d806      	bhi.n	80a24 <pio_configure_pin_group+0x24>
   80a16:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80a1a:	d00a      	beq.n	80a32 <pio_configure_pin_group+0x32>
   80a1c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80a20:	d013      	beq.n	80a4a <pio_configure_pin_group+0x4a>
   80a22:	e034      	b.n	80a8e <pio_configure_pin_group+0x8e>
   80a24:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80a28:	d01f      	beq.n	80a6a <pio_configure_pin_group+0x6a>
   80a2a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80a2e:	d01c      	beq.n	80a6a <pio_configure_pin_group+0x6a>
   80a30:	e02d      	b.n	80a8e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80a32:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a36:	4632      	mov	r2, r6
   80a38:	4b16      	ldr	r3, [pc, #88]	; (80a94 <pio_configure_pin_group+0x94>)
   80a3a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a3c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a40:	bf14      	ite	ne
   80a42:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a44:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a46:	2001      	movs	r0, #1
   80a48:	e022      	b.n	80a90 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80a4a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a4e:	4632      	mov	r2, r6
   80a50:	4b10      	ldr	r3, [pc, #64]	; (80a94 <pio_configure_pin_group+0x94>)
   80a52:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a54:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a58:	bf14      	ite	ne
   80a5a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a5c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a5e:	2001      	movs	r0, #1
   80a60:	e016      	b.n	80a90 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80a62:	4b0d      	ldr	r3, [pc, #52]	; (80a98 <pio_configure_pin_group+0x98>)
   80a64:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80a66:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80a68:	e012      	b.n	80a90 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80a6a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80a6e:	f005 0301 	and.w	r3, r5, #1
   80a72:	9300      	str	r3, [sp, #0]
   80a74:	4638      	mov	r0, r7
   80a76:	4631      	mov	r1, r6
   80a78:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80a7c:	bf14      	ite	ne
   80a7e:	2200      	movne	r2, #0
   80a80:	2201      	moveq	r2, #1
   80a82:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80a86:	4c05      	ldr	r4, [pc, #20]	; (80a9c <pio_configure_pin_group+0x9c>)
   80a88:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80a8a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80a8c:	e000      	b.n	80a90 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80a8e:	2000      	movs	r0, #0
	}

	return 1;
}
   80a90:	b003      	add	sp, #12
   80a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a94:	00080889 	.word	0x00080889
   80a98:	000808c9 	.word	0x000808c9
   80a9c:	000808fd 	.word	0x000808fd

00080aa0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80aa4:	4604      	mov	r4, r0
   80aa6:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80aa8:	4b10      	ldr	r3, [pc, #64]	; (80aec <pio_handler_process+0x4c>)
   80aaa:	4798      	blx	r3
   80aac:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80aae:	4620      	mov	r0, r4
   80ab0:	4b0f      	ldr	r3, [pc, #60]	; (80af0 <pio_handler_process+0x50>)
   80ab2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80ab4:	4005      	ands	r5, r0
   80ab6:	d017      	beq.n	80ae8 <pio_handler_process+0x48>
   80ab8:	4f0e      	ldr	r7, [pc, #56]	; (80af4 <pio_handler_process+0x54>)
   80aba:	f107 040c 	add.w	r4, r7, #12
   80abe:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80ac0:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80ac4:	42b3      	cmp	r3, r6
   80ac6:	d10a      	bne.n	80ade <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80ac8:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80acc:	4229      	tst	r1, r5
   80ace:	d006      	beq.n	80ade <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80ad0:	6823      	ldr	r3, [r4, #0]
   80ad2:	4630      	mov	r0, r6
   80ad4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80ad6:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80ada:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80ade:	42bc      	cmp	r4, r7
   80ae0:	d002      	beq.n	80ae8 <pio_handler_process+0x48>
   80ae2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80ae4:	2d00      	cmp	r5, #0
   80ae6:	d1eb      	bne.n	80ac0 <pio_handler_process+0x20>
   80ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80aec:	00080925 	.word	0x00080925
   80af0:	00080929 	.word	0x00080929
   80af4:	200709ec 	.word	0x200709ec

00080af8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80af8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80afa:	4802      	ldr	r0, [pc, #8]	; (80b04 <PIOA_Handler+0xc>)
   80afc:	210b      	movs	r1, #11
   80afe:	4b02      	ldr	r3, [pc, #8]	; (80b08 <PIOA_Handler+0x10>)
   80b00:	4798      	blx	r3
   80b02:	bd08      	pop	{r3, pc}
   80b04:	400e0e00 	.word	0x400e0e00
   80b08:	00080aa1 	.word	0x00080aa1

00080b0c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80b0c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80b0e:	4802      	ldr	r0, [pc, #8]	; (80b18 <PIOB_Handler+0xc>)
   80b10:	210c      	movs	r1, #12
   80b12:	4b02      	ldr	r3, [pc, #8]	; (80b1c <PIOB_Handler+0x10>)
   80b14:	4798      	blx	r3
   80b16:	bd08      	pop	{r3, pc}
   80b18:	400e1000 	.word	0x400e1000
   80b1c:	00080aa1 	.word	0x00080aa1

00080b20 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80b20:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80b22:	4802      	ldr	r0, [pc, #8]	; (80b2c <PIOC_Handler+0xc>)
   80b24:	210d      	movs	r1, #13
   80b26:	4b02      	ldr	r3, [pc, #8]	; (80b30 <PIOC_Handler+0x10>)
   80b28:	4798      	blx	r3
   80b2a:	bd08      	pop	{r3, pc}
   80b2c:	400e1200 	.word	0x400e1200
   80b30:	00080aa1 	.word	0x00080aa1

00080b34 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80b34:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80b36:	4802      	ldr	r0, [pc, #8]	; (80b40 <PIOD_Handler+0xc>)
   80b38:	210e      	movs	r1, #14
   80b3a:	4b02      	ldr	r3, [pc, #8]	; (80b44 <PIOD_Handler+0x10>)
   80b3c:	4798      	blx	r3
   80b3e:	bd08      	pop	{r3, pc}
   80b40:	400e1400 	.word	0x400e1400
   80b44:	00080aa1 	.word	0x00080aa1

00080b48 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80b48:	4b17      	ldr	r3, [pc, #92]	; (80ba8 <pmc_switch_mck_to_pllack+0x60>)
   80b4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80b4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80b50:	4310      	orrs	r0, r2
   80b52:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80b56:	f013 0f08 	tst.w	r3, #8
   80b5a:	d109      	bne.n	80b70 <pmc_switch_mck_to_pllack+0x28>
   80b5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b60:	4911      	ldr	r1, [pc, #68]	; (80ba8 <pmc_switch_mck_to_pllack+0x60>)
   80b62:	e001      	b.n	80b68 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80b64:	3b01      	subs	r3, #1
   80b66:	d019      	beq.n	80b9c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b68:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80b6a:	f012 0f08 	tst.w	r2, #8
   80b6e:	d0f9      	beq.n	80b64 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80b70:	4b0d      	ldr	r3, [pc, #52]	; (80ba8 <pmc_switch_mck_to_pllack+0x60>)
   80b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80b74:	f022 0203 	bic.w	r2, r2, #3
   80b78:	f042 0202 	orr.w	r2, r2, #2
   80b7c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b7e:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80b80:	f010 0008 	ands.w	r0, r0, #8
   80b84:	d10c      	bne.n	80ba0 <pmc_switch_mck_to_pllack+0x58>
   80b86:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b8a:	4907      	ldr	r1, [pc, #28]	; (80ba8 <pmc_switch_mck_to_pllack+0x60>)
   80b8c:	e001      	b.n	80b92 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80b8e:	3b01      	subs	r3, #1
   80b90:	d008      	beq.n	80ba4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b92:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80b94:	f012 0f08 	tst.w	r2, #8
   80b98:	d0f9      	beq.n	80b8e <pmc_switch_mck_to_pllack+0x46>
   80b9a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80b9c:	2001      	movs	r0, #1
   80b9e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80ba0:	2000      	movs	r0, #0
   80ba2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80ba4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80ba6:	4770      	bx	lr
   80ba8:	400e0600 	.word	0x400e0600

00080bac <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80bac:	b138      	cbz	r0, 80bbe <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80bae:	4911      	ldr	r1, [pc, #68]	; (80bf4 <pmc_switch_mainck_to_xtal+0x48>)
   80bb0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80bb2:	4a11      	ldr	r2, [pc, #68]	; (80bf8 <pmc_switch_mainck_to_xtal+0x4c>)
   80bb4:	401a      	ands	r2, r3
   80bb6:	4b11      	ldr	r3, [pc, #68]	; (80bfc <pmc_switch_mainck_to_xtal+0x50>)
   80bb8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80bba:	620b      	str	r3, [r1, #32]
   80bbc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80bbe:	4a0d      	ldr	r2, [pc, #52]	; (80bf4 <pmc_switch_mainck_to_xtal+0x48>)
   80bc0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80bc2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80bc6:	f023 0303 	bic.w	r3, r3, #3
   80bca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80bce:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80bd2:	0209      	lsls	r1, r1, #8
   80bd4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80bd6:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80bd8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80bda:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80bdc:	f013 0f01 	tst.w	r3, #1
   80be0:	d0fb      	beq.n	80bda <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80be2:	4a04      	ldr	r2, [pc, #16]	; (80bf4 <pmc_switch_mainck_to_xtal+0x48>)
   80be4:	6a13      	ldr	r3, [r2, #32]
   80be6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80bea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80bee:	6213      	str	r3, [r2, #32]
   80bf0:	4770      	bx	lr
   80bf2:	bf00      	nop
   80bf4:	400e0600 	.word	0x400e0600
   80bf8:	fec8fffc 	.word	0xfec8fffc
   80bfc:	01370002 	.word	0x01370002

00080c00 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80c00:	4b02      	ldr	r3, [pc, #8]	; (80c0c <pmc_osc_is_ready_mainck+0xc>)
   80c02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80c04:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80c08:	4770      	bx	lr
   80c0a:	bf00      	nop
   80c0c:	400e0600 	.word	0x400e0600

00080c10 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80c10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80c14:	4b01      	ldr	r3, [pc, #4]	; (80c1c <pmc_disable_pllack+0xc>)
   80c16:	629a      	str	r2, [r3, #40]	; 0x28
   80c18:	4770      	bx	lr
   80c1a:	bf00      	nop
   80c1c:	400e0600 	.word	0x400e0600

00080c20 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80c20:	4b02      	ldr	r3, [pc, #8]	; (80c2c <pmc_is_locked_pllack+0xc>)
   80c22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80c24:	f000 0002 	and.w	r0, r0, #2
   80c28:	4770      	bx	lr
   80c2a:	bf00      	nop
   80c2c:	400e0600 	.word	0x400e0600

00080c30 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80c30:	282c      	cmp	r0, #44	; 0x2c
   80c32:	d820      	bhi.n	80c76 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80c34:	281f      	cmp	r0, #31
   80c36:	d80d      	bhi.n	80c54 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80c38:	4b12      	ldr	r3, [pc, #72]	; (80c84 <pmc_enable_periph_clk+0x54>)
   80c3a:	699a      	ldr	r2, [r3, #24]
   80c3c:	2301      	movs	r3, #1
   80c3e:	4083      	lsls	r3, r0
   80c40:	401a      	ands	r2, r3
   80c42:	4293      	cmp	r3, r2
   80c44:	d019      	beq.n	80c7a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80c46:	2301      	movs	r3, #1
   80c48:	fa03 f000 	lsl.w	r0, r3, r0
   80c4c:	4b0d      	ldr	r3, [pc, #52]	; (80c84 <pmc_enable_periph_clk+0x54>)
   80c4e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80c50:	2000      	movs	r0, #0
   80c52:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80c54:	4b0b      	ldr	r3, [pc, #44]	; (80c84 <pmc_enable_periph_clk+0x54>)
   80c56:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80c5a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80c5c:	2301      	movs	r3, #1
   80c5e:	4083      	lsls	r3, r0
   80c60:	401a      	ands	r2, r3
   80c62:	4293      	cmp	r3, r2
   80c64:	d00b      	beq.n	80c7e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80c66:	2301      	movs	r3, #1
   80c68:	fa03 f000 	lsl.w	r0, r3, r0
   80c6c:	4b05      	ldr	r3, [pc, #20]	; (80c84 <pmc_enable_periph_clk+0x54>)
   80c6e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80c72:	2000      	movs	r0, #0
   80c74:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80c76:	2001      	movs	r0, #1
   80c78:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80c7a:	2000      	movs	r0, #0
   80c7c:	4770      	bx	lr
   80c7e:	2000      	movs	r0, #0
}
   80c80:	4770      	bx	lr
   80c82:	bf00      	nop
   80c84:	400e0600 	.word	0x400e0600

00080c88 <tc_init>:
   80c88:	b410      	push	{r4}
   80c8a:	0189      	lsls	r1, r1, #6
   80c8c:	1843      	adds	r3, r0, r1
   80c8e:	2402      	movs	r4, #2
   80c90:	5044      	str	r4, [r0, r1]
   80c92:	f04f 31ff 	mov.w	r1, #4294967295
   80c96:	6299      	str	r1, [r3, #40]	; 0x28
   80c98:	6a19      	ldr	r1, [r3, #32]
   80c9a:	605a      	str	r2, [r3, #4]
   80c9c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80ca0:	4770      	bx	lr
   80ca2:	bf00      	nop

00080ca4 <tc_set_block_mode>:
   80ca4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80ca8:	4770      	bx	lr
   80caa:	bf00      	nop

00080cac <tc_start>:
   80cac:	0189      	lsls	r1, r1, #6
   80cae:	2305      	movs	r3, #5
   80cb0:	5043      	str	r3, [r0, r1]
   80cb2:	4770      	bx	lr

00080cb4 <tc_stop>:
   80cb4:	0189      	lsls	r1, r1, #6
   80cb6:	2302      	movs	r3, #2
   80cb8:	5043      	str	r3, [r0, r1]
   80cba:	4770      	bx	lr

00080cbc <tc_read_cv>:
   80cbc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80cc0:	6908      	ldr	r0, [r1, #16]
   80cc2:	4770      	bx	lr

00080cc4 <uart_read>:
   80cc4:	6943      	ldr	r3, [r0, #20]
   80cc6:	f013 0f01 	tst.w	r3, #1
   80cca:	bf1d      	ittte	ne
   80ccc:	6983      	ldrne	r3, [r0, #24]
   80cce:	700b      	strbne	r3, [r1, #0]
   80cd0:	2000      	movne	r0, #0
   80cd2:	2001      	moveq	r0, #1
   80cd4:	4770      	bx	lr
   80cd6:	bf00      	nop

00080cd8 <usart_read>:
   80cd8:	6943      	ldr	r3, [r0, #20]
   80cda:	f013 0f01 	tst.w	r3, #1
   80cde:	d005      	beq.n	80cec <usart_read+0x14>
   80ce0:	6983      	ldr	r3, [r0, #24]
   80ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80ce6:	600b      	str	r3, [r1, #0]
   80ce8:	2000      	movs	r0, #0
   80cea:	4770      	bx	lr
   80cec:	2001      	movs	r0, #1
   80cee:	4770      	bx	lr

00080cf0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80cf0:	e7fe      	b.n	80cf0 <Dummy_Handler>
   80cf2:	bf00      	nop

00080cf4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80cf4:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80cf6:	4b1e      	ldr	r3, [pc, #120]	; (80d70 <Reset_Handler+0x7c>)
   80cf8:	4a1e      	ldr	r2, [pc, #120]	; (80d74 <Reset_Handler+0x80>)
   80cfa:	429a      	cmp	r2, r3
   80cfc:	d003      	beq.n	80d06 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80cfe:	4b1e      	ldr	r3, [pc, #120]	; (80d78 <Reset_Handler+0x84>)
   80d00:	4a1b      	ldr	r2, [pc, #108]	; (80d70 <Reset_Handler+0x7c>)
   80d02:	429a      	cmp	r2, r3
   80d04:	d304      	bcc.n	80d10 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80d06:	4b1d      	ldr	r3, [pc, #116]	; (80d7c <Reset_Handler+0x88>)
   80d08:	4a1d      	ldr	r2, [pc, #116]	; (80d80 <Reset_Handler+0x8c>)
   80d0a:	429a      	cmp	r2, r3
   80d0c:	d30f      	bcc.n	80d2e <Reset_Handler+0x3a>
   80d0e:	e01a      	b.n	80d46 <Reset_Handler+0x52>
   80d10:	4b1c      	ldr	r3, [pc, #112]	; (80d84 <Reset_Handler+0x90>)
   80d12:	4c1d      	ldr	r4, [pc, #116]	; (80d88 <Reset_Handler+0x94>)
   80d14:	1ae4      	subs	r4, r4, r3
   80d16:	f024 0403 	bic.w	r4, r4, #3
   80d1a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80d1c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80d1e:	4814      	ldr	r0, [pc, #80]	; (80d70 <Reset_Handler+0x7c>)
   80d20:	4914      	ldr	r1, [pc, #80]	; (80d74 <Reset_Handler+0x80>)
   80d22:	585a      	ldr	r2, [r3, r1]
   80d24:	501a      	str	r2, [r3, r0]
   80d26:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80d28:	42a3      	cmp	r3, r4
   80d2a:	d1fa      	bne.n	80d22 <Reset_Handler+0x2e>
   80d2c:	e7eb      	b.n	80d06 <Reset_Handler+0x12>
   80d2e:	4b17      	ldr	r3, [pc, #92]	; (80d8c <Reset_Handler+0x98>)
   80d30:	4917      	ldr	r1, [pc, #92]	; (80d90 <Reset_Handler+0x9c>)
   80d32:	1ac9      	subs	r1, r1, r3
   80d34:	f021 0103 	bic.w	r1, r1, #3
   80d38:	1d1a      	adds	r2, r3, #4
   80d3a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80d3c:	2200      	movs	r2, #0
   80d3e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80d42:	428b      	cmp	r3, r1
   80d44:	d1fb      	bne.n	80d3e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80d46:	4a13      	ldr	r2, [pc, #76]	; (80d94 <Reset_Handler+0xa0>)
   80d48:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80d4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80d50:	4911      	ldr	r1, [pc, #68]	; (80d98 <Reset_Handler+0xa4>)
   80d52:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80d54:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80d58:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80d5c:	d203      	bcs.n	80d66 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80d5e:	688a      	ldr	r2, [r1, #8]
   80d60:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80d64:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80d66:	4b0d      	ldr	r3, [pc, #52]	; (80d9c <Reset_Handler+0xa8>)
   80d68:	4798      	blx	r3

	/* Branch to main function */
	main();
   80d6a:	4b0d      	ldr	r3, [pc, #52]	; (80da0 <Reset_Handler+0xac>)
   80d6c:	4798      	blx	r3
   80d6e:	e7fe      	b.n	80d6e <Reset_Handler+0x7a>
   80d70:	20070000 	.word	0x20070000
   80d74:	00083a48 	.word	0x00083a48
   80d78:	200709a4 	.word	0x200709a4
   80d7c:	20078d0c 	.word	0x20078d0c
   80d80:	200709a8 	.word	0x200709a8
   80d84:	20070004 	.word	0x20070004
   80d88:	200709a7 	.word	0x200709a7
   80d8c:	200709a4 	.word	0x200709a4
   80d90:	20078d07 	.word	0x20078d07
   80d94:	00080000 	.word	0x00080000
   80d98:	e000ed00 	.word	0xe000ed00
   80d9c:	00082f05 	.word	0x00082f05
   80da0:	00082561 	.word	0x00082561

00080da4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80da4:	4b3e      	ldr	r3, [pc, #248]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80da8:	f003 0303 	and.w	r3, r3, #3
   80dac:	2b03      	cmp	r3, #3
   80dae:	d85f      	bhi.n	80e70 <SystemCoreClockUpdate+0xcc>
   80db0:	e8df f003 	tbb	[pc, r3]
   80db4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80db8:	4b3a      	ldr	r3, [pc, #232]	; (80ea4 <SystemCoreClockUpdate+0x100>)
   80dba:	695b      	ldr	r3, [r3, #20]
   80dbc:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80dc0:	bf14      	ite	ne
   80dc2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80dc6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80dca:	4b37      	ldr	r3, [pc, #220]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80dcc:	601a      	str	r2, [r3, #0]
   80dce:	e04f      	b.n	80e70 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80dd0:	4b33      	ldr	r3, [pc, #204]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80dd2:	6a1b      	ldr	r3, [r3, #32]
   80dd4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80dd8:	d003      	beq.n	80de2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80dda:	4a34      	ldr	r2, [pc, #208]	; (80eac <SystemCoreClockUpdate+0x108>)
   80ddc:	4b32      	ldr	r3, [pc, #200]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80dde:	601a      	str	r2, [r3, #0]
   80de0:	e046      	b.n	80e70 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80de2:	4a33      	ldr	r2, [pc, #204]	; (80eb0 <SystemCoreClockUpdate+0x10c>)
   80de4:	4b30      	ldr	r3, [pc, #192]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80de6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80de8:	4b2d      	ldr	r3, [pc, #180]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80dea:	6a1b      	ldr	r3, [r3, #32]
   80dec:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80df0:	2b10      	cmp	r3, #16
   80df2:	d002      	beq.n	80dfa <SystemCoreClockUpdate+0x56>
   80df4:	2b20      	cmp	r3, #32
   80df6:	d004      	beq.n	80e02 <SystemCoreClockUpdate+0x5e>
   80df8:	e03a      	b.n	80e70 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80dfa:	4a2e      	ldr	r2, [pc, #184]	; (80eb4 <SystemCoreClockUpdate+0x110>)
   80dfc:	4b2a      	ldr	r3, [pc, #168]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80dfe:	601a      	str	r2, [r3, #0]
				break;
   80e00:	e036      	b.n	80e70 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80e02:	4a2a      	ldr	r2, [pc, #168]	; (80eac <SystemCoreClockUpdate+0x108>)
   80e04:	4b28      	ldr	r3, [pc, #160]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e06:	601a      	str	r2, [r3, #0]
				break;
   80e08:	e032      	b.n	80e70 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80e0a:	4b25      	ldr	r3, [pc, #148]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80e0c:	6a1b      	ldr	r3, [r3, #32]
   80e0e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80e12:	d003      	beq.n	80e1c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80e14:	4a25      	ldr	r2, [pc, #148]	; (80eac <SystemCoreClockUpdate+0x108>)
   80e16:	4b24      	ldr	r3, [pc, #144]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e18:	601a      	str	r2, [r3, #0]
   80e1a:	e012      	b.n	80e42 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80e1c:	4a24      	ldr	r2, [pc, #144]	; (80eb0 <SystemCoreClockUpdate+0x10c>)
   80e1e:	4b22      	ldr	r3, [pc, #136]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e20:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80e22:	4b1f      	ldr	r3, [pc, #124]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80e24:	6a1b      	ldr	r3, [r3, #32]
   80e26:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80e2a:	2b10      	cmp	r3, #16
   80e2c:	d002      	beq.n	80e34 <SystemCoreClockUpdate+0x90>
   80e2e:	2b20      	cmp	r3, #32
   80e30:	d004      	beq.n	80e3c <SystemCoreClockUpdate+0x98>
   80e32:	e006      	b.n	80e42 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80e34:	4a1f      	ldr	r2, [pc, #124]	; (80eb4 <SystemCoreClockUpdate+0x110>)
   80e36:	4b1c      	ldr	r3, [pc, #112]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e38:	601a      	str	r2, [r3, #0]
				break;
   80e3a:	e002      	b.n	80e42 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80e3c:	4a1b      	ldr	r2, [pc, #108]	; (80eac <SystemCoreClockUpdate+0x108>)
   80e3e:	4b1a      	ldr	r3, [pc, #104]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e40:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80e42:	4b17      	ldr	r3, [pc, #92]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e46:	f003 0303 	and.w	r3, r3, #3
   80e4a:	2b02      	cmp	r3, #2
   80e4c:	d10d      	bne.n	80e6a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80e4e:	4b14      	ldr	r3, [pc, #80]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80e50:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80e52:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80e54:	4b14      	ldr	r3, [pc, #80]	; (80ea8 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80e56:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80e5a:	681a      	ldr	r2, [r3, #0]
   80e5c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80e60:	b2c9      	uxtb	r1, r1
   80e62:	fbb2 f2f1 	udiv	r2, r2, r1
   80e66:	601a      	str	r2, [r3, #0]
   80e68:	e002      	b.n	80e70 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80e6a:	4a13      	ldr	r2, [pc, #76]	; (80eb8 <SystemCoreClockUpdate+0x114>)
   80e6c:	4b0e      	ldr	r3, [pc, #56]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e6e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80e70:	4b0b      	ldr	r3, [pc, #44]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e74:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80e78:	2b70      	cmp	r3, #112	; 0x70
   80e7a:	d107      	bne.n	80e8c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80e7c:	4b0a      	ldr	r3, [pc, #40]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e7e:	681a      	ldr	r2, [r3, #0]
   80e80:	490e      	ldr	r1, [pc, #56]	; (80ebc <SystemCoreClockUpdate+0x118>)
   80e82:	fba1 0202 	umull	r0, r2, r1, r2
   80e86:	0852      	lsrs	r2, r2, #1
   80e88:	601a      	str	r2, [r3, #0]
   80e8a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80e8c:	4b04      	ldr	r3, [pc, #16]	; (80ea0 <SystemCoreClockUpdate+0xfc>)
   80e8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80e90:	4b05      	ldr	r3, [pc, #20]	; (80ea8 <SystemCoreClockUpdate+0x104>)
   80e92:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80e96:	681a      	ldr	r2, [r3, #0]
   80e98:	40ca      	lsrs	r2, r1
   80e9a:	601a      	str	r2, [r3, #0]
   80e9c:	4770      	bx	lr
   80e9e:	bf00      	nop
   80ea0:	400e0600 	.word	0x400e0600
   80ea4:	400e1a10 	.word	0x400e1a10
   80ea8:	20070158 	.word	0x20070158
   80eac:	00b71b00 	.word	0x00b71b00
   80eb0:	003d0900 	.word	0x003d0900
   80eb4:	007a1200 	.word	0x007a1200
   80eb8:	0e4e1c00 	.word	0x0e4e1c00
   80ebc:	aaaaaaab 	.word	0xaaaaaaab

00080ec0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80ec0:	4b09      	ldr	r3, [pc, #36]	; (80ee8 <_sbrk+0x28>)
   80ec2:	681b      	ldr	r3, [r3, #0]
   80ec4:	b913      	cbnz	r3, 80ecc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80ec6:	4a09      	ldr	r2, [pc, #36]	; (80eec <_sbrk+0x2c>)
   80ec8:	4b07      	ldr	r3, [pc, #28]	; (80ee8 <_sbrk+0x28>)
   80eca:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80ecc:	4b06      	ldr	r3, [pc, #24]	; (80ee8 <_sbrk+0x28>)
   80ece:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80ed0:	181a      	adds	r2, r3, r0
   80ed2:	4907      	ldr	r1, [pc, #28]	; (80ef0 <_sbrk+0x30>)
   80ed4:	4291      	cmp	r1, r2
   80ed6:	db04      	blt.n	80ee2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80ed8:	4610      	mov	r0, r2
   80eda:	4a03      	ldr	r2, [pc, #12]	; (80ee8 <_sbrk+0x28>)
   80edc:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80ede:	4618      	mov	r0, r3
   80ee0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80ee2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80ee6:	4770      	bx	lr
   80ee8:	20070a5c 	.word	0x20070a5c
   80eec:	2007ad10 	.word	0x2007ad10
   80ef0:	20087ffc 	.word	0x20087ffc

00080ef4 <vListInitialise>:
   80ef4:	f100 0308 	add.w	r3, r0, #8
   80ef8:	6043      	str	r3, [r0, #4]
   80efa:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80efe:	8102      	strh	r2, [r0, #8]
   80f00:	60c3      	str	r3, [r0, #12]
   80f02:	6103      	str	r3, [r0, #16]
   80f04:	2300      	movs	r3, #0
   80f06:	6003      	str	r3, [r0, #0]
   80f08:	4770      	bx	lr
   80f0a:	bf00      	nop

00080f0c <vListInitialiseItem>:
   80f0c:	2300      	movs	r3, #0
   80f0e:	6103      	str	r3, [r0, #16]
   80f10:	4770      	bx	lr
   80f12:	bf00      	nop

00080f14 <vListInsertEnd>:
   80f14:	6843      	ldr	r3, [r0, #4]
   80f16:	685a      	ldr	r2, [r3, #4]
   80f18:	604a      	str	r2, [r1, #4]
   80f1a:	6842      	ldr	r2, [r0, #4]
   80f1c:	608a      	str	r2, [r1, #8]
   80f1e:	685a      	ldr	r2, [r3, #4]
   80f20:	6091      	str	r1, [r2, #8]
   80f22:	6059      	str	r1, [r3, #4]
   80f24:	6041      	str	r1, [r0, #4]
   80f26:	6108      	str	r0, [r1, #16]
   80f28:	6803      	ldr	r3, [r0, #0]
   80f2a:	3301      	adds	r3, #1
   80f2c:	6003      	str	r3, [r0, #0]
   80f2e:	4770      	bx	lr

00080f30 <vListInsert>:
   80f30:	b410      	push	{r4}
   80f32:	880c      	ldrh	r4, [r1, #0]
   80f34:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80f38:	429c      	cmp	r4, r3
   80f3a:	d101      	bne.n	80f40 <vListInsert+0x10>
   80f3c:	6903      	ldr	r3, [r0, #16]
   80f3e:	e00c      	b.n	80f5a <vListInsert+0x2a>
   80f40:	f100 0308 	add.w	r3, r0, #8
   80f44:	68c2      	ldr	r2, [r0, #12]
   80f46:	8812      	ldrh	r2, [r2, #0]
   80f48:	b292      	uxth	r2, r2
   80f4a:	4294      	cmp	r4, r2
   80f4c:	d305      	bcc.n	80f5a <vListInsert+0x2a>
   80f4e:	685b      	ldr	r3, [r3, #4]
   80f50:	685a      	ldr	r2, [r3, #4]
   80f52:	8812      	ldrh	r2, [r2, #0]
   80f54:	b292      	uxth	r2, r2
   80f56:	4294      	cmp	r4, r2
   80f58:	d2f9      	bcs.n	80f4e <vListInsert+0x1e>
   80f5a:	685a      	ldr	r2, [r3, #4]
   80f5c:	604a      	str	r2, [r1, #4]
   80f5e:	6091      	str	r1, [r2, #8]
   80f60:	608b      	str	r3, [r1, #8]
   80f62:	6059      	str	r1, [r3, #4]
   80f64:	6108      	str	r0, [r1, #16]
   80f66:	6803      	ldr	r3, [r0, #0]
   80f68:	3301      	adds	r3, #1
   80f6a:	6003      	str	r3, [r0, #0]
   80f6c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80f70:	4770      	bx	lr
   80f72:	bf00      	nop

00080f74 <uxListRemove>:
   80f74:	6843      	ldr	r3, [r0, #4]
   80f76:	6882      	ldr	r2, [r0, #8]
   80f78:	609a      	str	r2, [r3, #8]
   80f7a:	6883      	ldr	r3, [r0, #8]
   80f7c:	6842      	ldr	r2, [r0, #4]
   80f7e:	605a      	str	r2, [r3, #4]
   80f80:	6903      	ldr	r3, [r0, #16]
   80f82:	685a      	ldr	r2, [r3, #4]
   80f84:	4282      	cmp	r2, r0
   80f86:	bf04      	itt	eq
   80f88:	6882      	ldreq	r2, [r0, #8]
   80f8a:	605a      	streq	r2, [r3, #4]
   80f8c:	2200      	movs	r2, #0
   80f8e:	6102      	str	r2, [r0, #16]
   80f90:	681a      	ldr	r2, [r3, #0]
   80f92:	3a01      	subs	r2, #1
   80f94:	601a      	str	r2, [r3, #0]
   80f96:	6818      	ldr	r0, [r3, #0]
   80f98:	4770      	bx	lr
   80f9a:	bf00      	nop

00080f9c <prvPortStartFirstTask>:
   80f9c:	4803      	ldr	r0, [pc, #12]	; (80fac <prvPortStartFirstTask+0x10>)
   80f9e:	6800      	ldr	r0, [r0, #0]
   80fa0:	6800      	ldr	r0, [r0, #0]
   80fa2:	f380 8808 	msr	MSP, r0
   80fa6:	b662      	cpsie	i
   80fa8:	df00      	svc	0
   80faa:	bf00      	nop
   80fac:	e000ed08 	.word	0xe000ed08

00080fb0 <pxPortInitialiseStack>:
   80fb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80fb4:	f840 3c04 	str.w	r3, [r0, #-4]
   80fb8:	f840 1c08 	str.w	r1, [r0, #-8]
   80fbc:	2300      	movs	r3, #0
   80fbe:	f840 3c0c 	str.w	r3, [r0, #-12]
   80fc2:	f840 2c20 	str.w	r2, [r0, #-32]
   80fc6:	3840      	subs	r0, #64	; 0x40
   80fc8:	4770      	bx	lr
   80fca:	bf00      	nop

00080fcc <SVC_Handler>:
   80fcc:	4b06      	ldr	r3, [pc, #24]	; (80fe8 <pxCurrentTCBConst2>)
   80fce:	6819      	ldr	r1, [r3, #0]
   80fd0:	6808      	ldr	r0, [r1, #0]
   80fd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80fd6:	f380 8809 	msr	PSP, r0
   80fda:	f04f 0000 	mov.w	r0, #0
   80fde:	f380 8811 	msr	BASEPRI, r0
   80fe2:	f04e 0e0d 	orr.w	lr, lr, #13
   80fe6:	4770      	bx	lr

00080fe8 <pxCurrentTCBConst2>:
   80fe8:	20078b88 	.word	0x20078b88

00080fec <vPortYieldFromISR>:
   80fec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80ff0:	4b01      	ldr	r3, [pc, #4]	; (80ff8 <vPortYieldFromISR+0xc>)
   80ff2:	601a      	str	r2, [r3, #0]
   80ff4:	4770      	bx	lr
   80ff6:	bf00      	nop
   80ff8:	e000ed04 	.word	0xe000ed04

00080ffc <ulPortSetInterruptMask>:
   80ffc:	f3ef 8011 	mrs	r0, BASEPRI
   81000:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81004:	f381 8811 	msr	BASEPRI, r1
   81008:	4770      	bx	lr
   8100a:	2000      	movs	r0, #0

0008100c <vPortEnterCritical>:
   8100c:	b508      	push	{r3, lr}
   8100e:	4b03      	ldr	r3, [pc, #12]	; (8101c <vPortEnterCritical+0x10>)
   81010:	4798      	blx	r3
   81012:	4b03      	ldr	r3, [pc, #12]	; (81020 <vPortEnterCritical+0x14>)
   81014:	681a      	ldr	r2, [r3, #0]
   81016:	3201      	adds	r2, #1
   81018:	601a      	str	r2, [r3, #0]
   8101a:	bd08      	pop	{r3, pc}
   8101c:	00080ffd 	.word	0x00080ffd
   81020:	2007015c 	.word	0x2007015c

00081024 <vPortClearInterruptMask>:
   81024:	f380 8811 	msr	BASEPRI, r0
   81028:	4770      	bx	lr
   8102a:	bf00      	nop

0008102c <vPortExitCritical>:
   8102c:	b508      	push	{r3, lr}
   8102e:	4a04      	ldr	r2, [pc, #16]	; (81040 <vPortExitCritical+0x14>)
   81030:	6813      	ldr	r3, [r2, #0]
   81032:	3b01      	subs	r3, #1
   81034:	6013      	str	r3, [r2, #0]
   81036:	b913      	cbnz	r3, 8103e <vPortExitCritical+0x12>
   81038:	2000      	movs	r0, #0
   8103a:	4b02      	ldr	r3, [pc, #8]	; (81044 <vPortExitCritical+0x18>)
   8103c:	4798      	blx	r3
   8103e:	bd08      	pop	{r3, pc}
   81040:	2007015c 	.word	0x2007015c
   81044:	00081025 	.word	0x00081025

00081048 <PendSV_Handler>:
   81048:	f3ef 8009 	mrs	r0, PSP
   8104c:	4b0c      	ldr	r3, [pc, #48]	; (81080 <pxCurrentTCBConst>)
   8104e:	681a      	ldr	r2, [r3, #0]
   81050:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81054:	6010      	str	r0, [r2, #0]
   81056:	e92d 4008 	stmdb	sp!, {r3, lr}
   8105a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8105e:	f380 8811 	msr	BASEPRI, r0
   81062:	f000 fec5 	bl	81df0 <vTaskSwitchContext>
   81066:	f04f 0000 	mov.w	r0, #0
   8106a:	f380 8811 	msr	BASEPRI, r0
   8106e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81072:	6819      	ldr	r1, [r3, #0]
   81074:	6808      	ldr	r0, [r1, #0]
   81076:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8107a:	f380 8809 	msr	PSP, r0
   8107e:	4770      	bx	lr

00081080 <pxCurrentTCBConst>:
   81080:	20078b88 	.word	0x20078b88

00081084 <SysTick_Handler>:
   81084:	b508      	push	{r3, lr}
   81086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8108a:	4b05      	ldr	r3, [pc, #20]	; (810a0 <SysTick_Handler+0x1c>)
   8108c:	601a      	str	r2, [r3, #0]
   8108e:	4b05      	ldr	r3, [pc, #20]	; (810a4 <SysTick_Handler+0x20>)
   81090:	4798      	blx	r3
   81092:	4b05      	ldr	r3, [pc, #20]	; (810a8 <SysTick_Handler+0x24>)
   81094:	4798      	blx	r3
   81096:	2000      	movs	r0, #0
   81098:	4b04      	ldr	r3, [pc, #16]	; (810ac <SysTick_Handler+0x28>)
   8109a:	4798      	blx	r3
   8109c:	bd08      	pop	{r3, pc}
   8109e:	bf00      	nop
   810a0:	e000ed04 	.word	0xe000ed04
   810a4:	00080ffd 	.word	0x00080ffd
   810a8:	00081aa1 	.word	0x00081aa1
   810ac:	00081025 	.word	0x00081025

000810b0 <vPortSetupTimerInterrupt>:
   810b0:	4a03      	ldr	r2, [pc, #12]	; (810c0 <vPortSetupTimerInterrupt+0x10>)
   810b2:	4b04      	ldr	r3, [pc, #16]	; (810c4 <vPortSetupTimerInterrupt+0x14>)
   810b4:	601a      	str	r2, [r3, #0]
   810b6:	2207      	movs	r2, #7
   810b8:	3b04      	subs	r3, #4
   810ba:	601a      	str	r2, [r3, #0]
   810bc:	4770      	bx	lr
   810be:	bf00      	nop
   810c0:	0001481f 	.word	0x0001481f
   810c4:	e000e014 	.word	0xe000e014

000810c8 <xPortStartScheduler>:
   810c8:	b510      	push	{r4, lr}
   810ca:	4b09      	ldr	r3, [pc, #36]	; (810f0 <xPortStartScheduler+0x28>)
   810cc:	681a      	ldr	r2, [r3, #0]
   810ce:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   810d2:	601a      	str	r2, [r3, #0]
   810d4:	681a      	ldr	r2, [r3, #0]
   810d6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   810da:	601a      	str	r2, [r3, #0]
   810dc:	4b05      	ldr	r3, [pc, #20]	; (810f4 <xPortStartScheduler+0x2c>)
   810de:	4798      	blx	r3
   810e0:	2400      	movs	r4, #0
   810e2:	4b05      	ldr	r3, [pc, #20]	; (810f8 <xPortStartScheduler+0x30>)
   810e4:	601c      	str	r4, [r3, #0]
   810e6:	4b05      	ldr	r3, [pc, #20]	; (810fc <xPortStartScheduler+0x34>)
   810e8:	4798      	blx	r3
   810ea:	4620      	mov	r0, r4
   810ec:	bd10      	pop	{r4, pc}
   810ee:	bf00      	nop
   810f0:	e000ed20 	.word	0xe000ed20
   810f4:	000810b1 	.word	0x000810b1
   810f8:	2007015c 	.word	0x2007015c
   810fc:	00080f9d 	.word	0x00080f9d

00081100 <prvInsertBlockIntoFreeList>:
   81100:	b430      	push	{r4, r5}
   81102:	4a13      	ldr	r2, [pc, #76]	; (81150 <prvInsertBlockIntoFreeList+0x50>)
   81104:	6813      	ldr	r3, [r2, #0]
   81106:	4283      	cmp	r3, r0
   81108:	d201      	bcs.n	8110e <prvInsertBlockIntoFreeList+0xe>
   8110a:	461a      	mov	r2, r3
   8110c:	e7fa      	b.n	81104 <prvInsertBlockIntoFreeList+0x4>
   8110e:	4611      	mov	r1, r2
   81110:	6854      	ldr	r4, [r2, #4]
   81112:	1915      	adds	r5, r2, r4
   81114:	4285      	cmp	r5, r0
   81116:	d103      	bne.n	81120 <prvInsertBlockIntoFreeList+0x20>
   81118:	6868      	ldr	r0, [r5, #4]
   8111a:	4404      	add	r4, r0
   8111c:	6054      	str	r4, [r2, #4]
   8111e:	4610      	mov	r0, r2
   81120:	6842      	ldr	r2, [r0, #4]
   81122:	1884      	adds	r4, r0, r2
   81124:	42a3      	cmp	r3, r4
   81126:	d10c      	bne.n	81142 <prvInsertBlockIntoFreeList+0x42>
   81128:	4c0a      	ldr	r4, [pc, #40]	; (81154 <prvInsertBlockIntoFreeList+0x54>)
   8112a:	6824      	ldr	r4, [r4, #0]
   8112c:	429c      	cmp	r4, r3
   8112e:	d006      	beq.n	8113e <prvInsertBlockIntoFreeList+0x3e>
   81130:	685b      	ldr	r3, [r3, #4]
   81132:	441a      	add	r2, r3
   81134:	6042      	str	r2, [r0, #4]
   81136:	680b      	ldr	r3, [r1, #0]
   81138:	681b      	ldr	r3, [r3, #0]
   8113a:	6003      	str	r3, [r0, #0]
   8113c:	e002      	b.n	81144 <prvInsertBlockIntoFreeList+0x44>
   8113e:	6003      	str	r3, [r0, #0]
   81140:	e000      	b.n	81144 <prvInsertBlockIntoFreeList+0x44>
   81142:	6003      	str	r3, [r0, #0]
   81144:	4281      	cmp	r1, r0
   81146:	bf18      	it	ne
   81148:	6008      	strne	r0, [r1, #0]
   8114a:	bc30      	pop	{r4, r5}
   8114c:	4770      	bx	lr
   8114e:	bf00      	nop
   81150:	20078a64 	.word	0x20078a64
   81154:	20078a60 	.word	0x20078a60

00081158 <pvPortMalloc>:
   81158:	b538      	push	{r3, r4, r5, lr}
   8115a:	4604      	mov	r4, r0
   8115c:	4b28      	ldr	r3, [pc, #160]	; (81200 <pvPortMalloc+0xa8>)
   8115e:	4798      	blx	r3
   81160:	4b28      	ldr	r3, [pc, #160]	; (81204 <pvPortMalloc+0xac>)
   81162:	681b      	ldr	r3, [r3, #0]
   81164:	b99b      	cbnz	r3, 8118e <pvPortMalloc+0x36>
   81166:	4a28      	ldr	r2, [pc, #160]	; (81208 <pvPortMalloc+0xb0>)
   81168:	4b28      	ldr	r3, [pc, #160]	; (8120c <pvPortMalloc+0xb4>)
   8116a:	6013      	str	r3, [r2, #0]
   8116c:	2100      	movs	r1, #0
   8116e:	6051      	str	r1, [r2, #4]
   81170:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   81174:	1898      	adds	r0, r3, r2
   81176:	4d23      	ldr	r5, [pc, #140]	; (81204 <pvPortMalloc+0xac>)
   81178:	6028      	str	r0, [r5, #0]
   8117a:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   8117e:	5159      	str	r1, [r3, r5]
   81180:	5099      	str	r1, [r3, r2]
   81182:	605a      	str	r2, [r3, #4]
   81184:	6018      	str	r0, [r3, #0]
   81186:	4b22      	ldr	r3, [pc, #136]	; (81210 <pvPortMalloc+0xb8>)
   81188:	681a      	ldr	r2, [r3, #0]
   8118a:	3a10      	subs	r2, #16
   8118c:	601a      	str	r2, [r3, #0]
   8118e:	2c00      	cmp	r4, #0
   81190:	d02d      	beq.n	811ee <pvPortMalloc+0x96>
   81192:	f104 0210 	add.w	r2, r4, #16
   81196:	f012 0f07 	tst.w	r2, #7
   8119a:	bf1c      	itt	ne
   8119c:	f022 0207 	bicne.w	r2, r2, #7
   811a0:	3208      	addne	r2, #8
   811a2:	1e51      	subs	r1, r2, #1
   811a4:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   811a8:	4299      	cmp	r1, r3
   811aa:	d822      	bhi.n	811f2 <pvPortMalloc+0x9a>
   811ac:	4916      	ldr	r1, [pc, #88]	; (81208 <pvPortMalloc+0xb0>)
   811ae:	680c      	ldr	r4, [r1, #0]
   811b0:	6863      	ldr	r3, [r4, #4]
   811b2:	429a      	cmp	r2, r3
   811b4:	d904      	bls.n	811c0 <pvPortMalloc+0x68>
   811b6:	6823      	ldr	r3, [r4, #0]
   811b8:	b113      	cbz	r3, 811c0 <pvPortMalloc+0x68>
   811ba:	4621      	mov	r1, r4
   811bc:	461c      	mov	r4, r3
   811be:	e7f7      	b.n	811b0 <pvPortMalloc+0x58>
   811c0:	4b10      	ldr	r3, [pc, #64]	; (81204 <pvPortMalloc+0xac>)
   811c2:	681b      	ldr	r3, [r3, #0]
   811c4:	429c      	cmp	r4, r3
   811c6:	d016      	beq.n	811f6 <pvPortMalloc+0x9e>
   811c8:	680d      	ldr	r5, [r1, #0]
   811ca:	3510      	adds	r5, #16
   811cc:	6823      	ldr	r3, [r4, #0]
   811ce:	600b      	str	r3, [r1, #0]
   811d0:	6863      	ldr	r3, [r4, #4]
   811d2:	1a9b      	subs	r3, r3, r2
   811d4:	2b20      	cmp	r3, #32
   811d6:	d904      	bls.n	811e2 <pvPortMalloc+0x8a>
   811d8:	18a0      	adds	r0, r4, r2
   811da:	6043      	str	r3, [r0, #4]
   811dc:	6062      	str	r2, [r4, #4]
   811de:	4b0d      	ldr	r3, [pc, #52]	; (81214 <pvPortMalloc+0xbc>)
   811e0:	4798      	blx	r3
   811e2:	4b0b      	ldr	r3, [pc, #44]	; (81210 <pvPortMalloc+0xb8>)
   811e4:	681a      	ldr	r2, [r3, #0]
   811e6:	6861      	ldr	r1, [r4, #4]
   811e8:	1a52      	subs	r2, r2, r1
   811ea:	601a      	str	r2, [r3, #0]
   811ec:	e004      	b.n	811f8 <pvPortMalloc+0xa0>
   811ee:	2500      	movs	r5, #0
   811f0:	e002      	b.n	811f8 <pvPortMalloc+0xa0>
   811f2:	2500      	movs	r5, #0
   811f4:	e000      	b.n	811f8 <pvPortMalloc+0xa0>
   811f6:	2500      	movs	r5, #0
   811f8:	4b07      	ldr	r3, [pc, #28]	; (81218 <pvPortMalloc+0xc0>)
   811fa:	4798      	blx	r3
   811fc:	4628      	mov	r0, r5
   811fe:	bd38      	pop	{r3, r4, r5, pc}
   81200:	00081a71 	.word	0x00081a71
   81204:	20078a60 	.word	0x20078a60
   81208:	20078a64 	.word	0x20078a64
   8120c:	20070a60 	.word	0x20070a60
   81210:	20070160 	.word	0x20070160
   81214:	00081101 	.word	0x00081101
   81218:	00081bcd 	.word	0x00081bcd

0008121c <vPortFree>:
   8121c:	b510      	push	{r4, lr}
   8121e:	4604      	mov	r4, r0
   81220:	b168      	cbz	r0, 8123e <vPortFree+0x22>
   81222:	4b07      	ldr	r3, [pc, #28]	; (81240 <vPortFree+0x24>)
   81224:	4798      	blx	r3
   81226:	4b07      	ldr	r3, [pc, #28]	; (81244 <vPortFree+0x28>)
   81228:	6819      	ldr	r1, [r3, #0]
   8122a:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   8122e:	440a      	add	r2, r1
   81230:	601a      	str	r2, [r3, #0]
   81232:	f1a4 0010 	sub.w	r0, r4, #16
   81236:	4b04      	ldr	r3, [pc, #16]	; (81248 <vPortFree+0x2c>)
   81238:	4798      	blx	r3
   8123a:	4b04      	ldr	r3, [pc, #16]	; (8124c <vPortFree+0x30>)
   8123c:	4798      	blx	r3
   8123e:	bd10      	pop	{r4, pc}
   81240:	00081a71 	.word	0x00081a71
   81244:	20070160 	.word	0x20070160
   81248:	00081101 	.word	0x00081101
   8124c:	00081bcd 	.word	0x00081bcd

00081250 <prvCopyDataToQueue>:
   81250:	b510      	push	{r4, lr}
   81252:	4604      	mov	r4, r0
   81254:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81256:	b93b      	cbnz	r3, 81268 <prvCopyDataToQueue+0x18>
   81258:	6803      	ldr	r3, [r0, #0]
   8125a:	bb1b      	cbnz	r3, 812a4 <prvCopyDataToQueue+0x54>
   8125c:	6840      	ldr	r0, [r0, #4]
   8125e:	4b13      	ldr	r3, [pc, #76]	; (812ac <prvCopyDataToQueue+0x5c>)
   81260:	4798      	blx	r3
   81262:	2300      	movs	r3, #0
   81264:	6063      	str	r3, [r4, #4]
   81266:	e01d      	b.n	812a4 <prvCopyDataToQueue+0x54>
   81268:	b96a      	cbnz	r2, 81286 <prvCopyDataToQueue+0x36>
   8126a:	6880      	ldr	r0, [r0, #8]
   8126c:	461a      	mov	r2, r3
   8126e:	4b10      	ldr	r3, [pc, #64]	; (812b0 <prvCopyDataToQueue+0x60>)
   81270:	4798      	blx	r3
   81272:	68a2      	ldr	r2, [r4, #8]
   81274:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81276:	4413      	add	r3, r2
   81278:	60a3      	str	r3, [r4, #8]
   8127a:	6862      	ldr	r2, [r4, #4]
   8127c:	4293      	cmp	r3, r2
   8127e:	d311      	bcc.n	812a4 <prvCopyDataToQueue+0x54>
   81280:	6823      	ldr	r3, [r4, #0]
   81282:	60a3      	str	r3, [r4, #8]
   81284:	e00e      	b.n	812a4 <prvCopyDataToQueue+0x54>
   81286:	68c0      	ldr	r0, [r0, #12]
   81288:	461a      	mov	r2, r3
   8128a:	4b09      	ldr	r3, [pc, #36]	; (812b0 <prvCopyDataToQueue+0x60>)
   8128c:	4798      	blx	r3
   8128e:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81290:	4252      	negs	r2, r2
   81292:	68e3      	ldr	r3, [r4, #12]
   81294:	4413      	add	r3, r2
   81296:	60e3      	str	r3, [r4, #12]
   81298:	6821      	ldr	r1, [r4, #0]
   8129a:	428b      	cmp	r3, r1
   8129c:	d202      	bcs.n	812a4 <prvCopyDataToQueue+0x54>
   8129e:	6863      	ldr	r3, [r4, #4]
   812a0:	441a      	add	r2, r3
   812a2:	60e2      	str	r2, [r4, #12]
   812a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   812a6:	3301      	adds	r3, #1
   812a8:	63a3      	str	r3, [r4, #56]	; 0x38
   812aa:	bd10      	pop	{r4, pc}
   812ac:	00082119 	.word	0x00082119
   812b0:	00082f55 	.word	0x00082f55

000812b4 <prvCopyDataFromQueue>:
   812b4:	b538      	push	{r3, r4, r5, lr}
   812b6:	4603      	mov	r3, r0
   812b8:	6805      	ldr	r5, [r0, #0]
   812ba:	b15d      	cbz	r5, 812d4 <prvCopyDataFromQueue+0x20>
   812bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
   812be:	68c4      	ldr	r4, [r0, #12]
   812c0:	4414      	add	r4, r2
   812c2:	60c4      	str	r4, [r0, #12]
   812c4:	6840      	ldr	r0, [r0, #4]
   812c6:	4284      	cmp	r4, r0
   812c8:	bf28      	it	cs
   812ca:	60dd      	strcs	r5, [r3, #12]
   812cc:	4608      	mov	r0, r1
   812ce:	68d9      	ldr	r1, [r3, #12]
   812d0:	4b01      	ldr	r3, [pc, #4]	; (812d8 <prvCopyDataFromQueue+0x24>)
   812d2:	4798      	blx	r3
   812d4:	bd38      	pop	{r3, r4, r5, pc}
   812d6:	bf00      	nop
   812d8:	00082f55 	.word	0x00082f55

000812dc <prvUnlockQueue>:
   812dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   812de:	4604      	mov	r4, r0
   812e0:	4b1d      	ldr	r3, [pc, #116]	; (81358 <prvUnlockQueue+0x7c>)
   812e2:	4798      	blx	r3
   812e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   812e6:	2b00      	cmp	r3, #0
   812e8:	dd12      	ble.n	81310 <prvUnlockQueue+0x34>
   812ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
   812ec:	b183      	cbz	r3, 81310 <prvUnlockQueue+0x34>
   812ee:	f104 0624 	add.w	r6, r4, #36	; 0x24
   812f2:	4d1a      	ldr	r5, [pc, #104]	; (8135c <prvUnlockQueue+0x80>)
   812f4:	4f1a      	ldr	r7, [pc, #104]	; (81360 <prvUnlockQueue+0x84>)
   812f6:	e001      	b.n	812fc <prvUnlockQueue+0x20>
   812f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   812fa:	b14b      	cbz	r3, 81310 <prvUnlockQueue+0x34>
   812fc:	4630      	mov	r0, r6
   812fe:	47a8      	blx	r5
   81300:	b100      	cbz	r0, 81304 <prvUnlockQueue+0x28>
   81302:	47b8      	blx	r7
   81304:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81306:	3b01      	subs	r3, #1
   81308:	64a3      	str	r3, [r4, #72]	; 0x48
   8130a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8130c:	2b00      	cmp	r3, #0
   8130e:	dcf3      	bgt.n	812f8 <prvUnlockQueue+0x1c>
   81310:	f04f 33ff 	mov.w	r3, #4294967295
   81314:	64a3      	str	r3, [r4, #72]	; 0x48
   81316:	4b13      	ldr	r3, [pc, #76]	; (81364 <prvUnlockQueue+0x88>)
   81318:	4798      	blx	r3
   8131a:	4b0f      	ldr	r3, [pc, #60]	; (81358 <prvUnlockQueue+0x7c>)
   8131c:	4798      	blx	r3
   8131e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81320:	2b00      	cmp	r3, #0
   81322:	dd12      	ble.n	8134a <prvUnlockQueue+0x6e>
   81324:	6923      	ldr	r3, [r4, #16]
   81326:	b183      	cbz	r3, 8134a <prvUnlockQueue+0x6e>
   81328:	f104 0610 	add.w	r6, r4, #16
   8132c:	4d0b      	ldr	r5, [pc, #44]	; (8135c <prvUnlockQueue+0x80>)
   8132e:	4f0c      	ldr	r7, [pc, #48]	; (81360 <prvUnlockQueue+0x84>)
   81330:	e001      	b.n	81336 <prvUnlockQueue+0x5a>
   81332:	6923      	ldr	r3, [r4, #16]
   81334:	b14b      	cbz	r3, 8134a <prvUnlockQueue+0x6e>
   81336:	4630      	mov	r0, r6
   81338:	47a8      	blx	r5
   8133a:	b100      	cbz	r0, 8133e <prvUnlockQueue+0x62>
   8133c:	47b8      	blx	r7
   8133e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81340:	3b01      	subs	r3, #1
   81342:	6463      	str	r3, [r4, #68]	; 0x44
   81344:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81346:	2b00      	cmp	r3, #0
   81348:	dcf3      	bgt.n	81332 <prvUnlockQueue+0x56>
   8134a:	f04f 33ff 	mov.w	r3, #4294967295
   8134e:	6463      	str	r3, [r4, #68]	; 0x44
   81350:	4b04      	ldr	r3, [pc, #16]	; (81364 <prvUnlockQueue+0x88>)
   81352:	4798      	blx	r3
   81354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81356:	bf00      	nop
   81358:	0008100d 	.word	0x0008100d
   8135c:	00081f2d 	.word	0x00081f2d
   81360:	00082065 	.word	0x00082065
   81364:	0008102d 	.word	0x0008102d

00081368 <xQueueGenericReset>:
   81368:	b538      	push	{r3, r4, r5, lr}
   8136a:	460d      	mov	r5, r1
   8136c:	4604      	mov	r4, r0
   8136e:	b918      	cbnz	r0, 81378 <xQueueGenericReset+0x10>
   81370:	4b16      	ldr	r3, [pc, #88]	; (813cc <xQueueGenericReset+0x64>)
   81372:	4798      	blx	r3
   81374:	bf00      	nop
   81376:	e7fd      	b.n	81374 <xQueueGenericReset+0xc>
   81378:	4b15      	ldr	r3, [pc, #84]	; (813d0 <xQueueGenericReset+0x68>)
   8137a:	4798      	blx	r3
   8137c:	6823      	ldr	r3, [r4, #0]
   8137e:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81380:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81382:	fb00 f002 	mul.w	r0, r0, r2
   81386:	1819      	adds	r1, r3, r0
   81388:	6061      	str	r1, [r4, #4]
   8138a:	2100      	movs	r1, #0
   8138c:	63a1      	str	r1, [r4, #56]	; 0x38
   8138e:	60a3      	str	r3, [r4, #8]
   81390:	1a82      	subs	r2, r0, r2
   81392:	4413      	add	r3, r2
   81394:	60e3      	str	r3, [r4, #12]
   81396:	f04f 33ff 	mov.w	r3, #4294967295
   8139a:	6463      	str	r3, [r4, #68]	; 0x44
   8139c:	64a3      	str	r3, [r4, #72]	; 0x48
   8139e:	b955      	cbnz	r5, 813b6 <xQueueGenericReset+0x4e>
   813a0:	6923      	ldr	r3, [r4, #16]
   813a2:	b17b      	cbz	r3, 813c4 <xQueueGenericReset+0x5c>
   813a4:	f104 0010 	add.w	r0, r4, #16
   813a8:	4b0a      	ldr	r3, [pc, #40]	; (813d4 <xQueueGenericReset+0x6c>)
   813aa:	4798      	blx	r3
   813ac:	2801      	cmp	r0, #1
   813ae:	d109      	bne.n	813c4 <xQueueGenericReset+0x5c>
   813b0:	4b09      	ldr	r3, [pc, #36]	; (813d8 <xQueueGenericReset+0x70>)
   813b2:	4798      	blx	r3
   813b4:	e006      	b.n	813c4 <xQueueGenericReset+0x5c>
   813b6:	f104 0010 	add.w	r0, r4, #16
   813ba:	4d08      	ldr	r5, [pc, #32]	; (813dc <xQueueGenericReset+0x74>)
   813bc:	47a8      	blx	r5
   813be:	f104 0024 	add.w	r0, r4, #36	; 0x24
   813c2:	47a8      	blx	r5
   813c4:	4b06      	ldr	r3, [pc, #24]	; (813e0 <xQueueGenericReset+0x78>)
   813c6:	4798      	blx	r3
   813c8:	2001      	movs	r0, #1
   813ca:	bd38      	pop	{r3, r4, r5, pc}
   813cc:	00080ffd 	.word	0x00080ffd
   813d0:	0008100d 	.word	0x0008100d
   813d4:	00081f2d 	.word	0x00081f2d
   813d8:	00080fed 	.word	0x00080fed
   813dc:	00080ef5 	.word	0x00080ef5
   813e0:	0008102d 	.word	0x0008102d

000813e4 <xQueueGenericCreate>:
   813e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   813e6:	460d      	mov	r5, r1
   813e8:	4617      	mov	r7, r2
   813ea:	4606      	mov	r6, r0
   813ec:	b188      	cbz	r0, 81412 <xQueueGenericCreate+0x2e>
   813ee:	2050      	movs	r0, #80	; 0x50
   813f0:	4b0e      	ldr	r3, [pc, #56]	; (8142c <xQueueGenericCreate+0x48>)
   813f2:	4798      	blx	r3
   813f4:	4604      	mov	r4, r0
   813f6:	b160      	cbz	r0, 81412 <xQueueGenericCreate+0x2e>
   813f8:	fb05 f006 	mul.w	r0, r5, r6
   813fc:	3001      	adds	r0, #1
   813fe:	4b0b      	ldr	r3, [pc, #44]	; (8142c <xQueueGenericCreate+0x48>)
   81400:	4798      	blx	r3
   81402:	6020      	str	r0, [r4, #0]
   81404:	b940      	cbnz	r0, 81418 <xQueueGenericCreate+0x34>
   81406:	4620      	mov	r0, r4
   81408:	4b09      	ldr	r3, [pc, #36]	; (81430 <xQueueGenericCreate+0x4c>)
   8140a:	4798      	blx	r3
   8140c:	e001      	b.n	81412 <xQueueGenericCreate+0x2e>
   8140e:	bf00      	nop
   81410:	e7fd      	b.n	8140e <xQueueGenericCreate+0x2a>
   81412:	4b08      	ldr	r3, [pc, #32]	; (81434 <xQueueGenericCreate+0x50>)
   81414:	4798      	blx	r3
   81416:	e7fa      	b.n	8140e <xQueueGenericCreate+0x2a>
   81418:	63e6      	str	r6, [r4, #60]	; 0x3c
   8141a:	6425      	str	r5, [r4, #64]	; 0x40
   8141c:	4620      	mov	r0, r4
   8141e:	2101      	movs	r1, #1
   81420:	4b05      	ldr	r3, [pc, #20]	; (81438 <xQueueGenericCreate+0x54>)
   81422:	4798      	blx	r3
   81424:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
   81428:	4620      	mov	r0, r4
   8142a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8142c:	00081159 	.word	0x00081159
   81430:	0008121d 	.word	0x0008121d
   81434:	00080ffd 	.word	0x00080ffd
   81438:	00081369 	.word	0x00081369

0008143c <xQueueGenericSend>:
   8143c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81440:	b085      	sub	sp, #20
   81442:	468a      	mov	sl, r1
   81444:	469b      	mov	fp, r3
   81446:	f8ad 2006 	strh.w	r2, [sp, #6]
   8144a:	4604      	mov	r4, r0
   8144c:	b918      	cbnz	r0, 81456 <xQueueGenericSend+0x1a>
   8144e:	4b38      	ldr	r3, [pc, #224]	; (81530 <xQueueGenericSend+0xf4>)
   81450:	4798      	blx	r3
   81452:	bf00      	nop
   81454:	e7fd      	b.n	81452 <xQueueGenericSend+0x16>
   81456:	b909      	cbnz	r1, 8145c <xQueueGenericSend+0x20>
   81458:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8145a:	b91b      	cbnz	r3, 81464 <xQueueGenericSend+0x28>
   8145c:	2700      	movs	r7, #0
   8145e:	4e35      	ldr	r6, [pc, #212]	; (81534 <xQueueGenericSend+0xf8>)
   81460:	4d35      	ldr	r5, [pc, #212]	; (81538 <xQueueGenericSend+0xfc>)
   81462:	e003      	b.n	8146c <xQueueGenericSend+0x30>
   81464:	4b32      	ldr	r3, [pc, #200]	; (81530 <xQueueGenericSend+0xf4>)
   81466:	4798      	blx	r3
   81468:	bf00      	nop
   8146a:	e7fd      	b.n	81468 <xQueueGenericSend+0x2c>
   8146c:	47b0      	blx	r6
   8146e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81470:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81472:	429a      	cmp	r2, r3
   81474:	d212      	bcs.n	8149c <xQueueGenericSend+0x60>
   81476:	4620      	mov	r0, r4
   81478:	4651      	mov	r1, sl
   8147a:	465a      	mov	r2, fp
   8147c:	4b2f      	ldr	r3, [pc, #188]	; (8153c <xQueueGenericSend+0x100>)
   8147e:	4798      	blx	r3
   81480:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81482:	b13b      	cbz	r3, 81494 <xQueueGenericSend+0x58>
   81484:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81488:	4b2d      	ldr	r3, [pc, #180]	; (81540 <xQueueGenericSend+0x104>)
   8148a:	4798      	blx	r3
   8148c:	2801      	cmp	r0, #1
   8148e:	d101      	bne.n	81494 <xQueueGenericSend+0x58>
   81490:	4b2c      	ldr	r3, [pc, #176]	; (81544 <xQueueGenericSend+0x108>)
   81492:	4798      	blx	r3
   81494:	4b28      	ldr	r3, [pc, #160]	; (81538 <xQueueGenericSend+0xfc>)
   81496:	4798      	blx	r3
   81498:	2001      	movs	r0, #1
   8149a:	e046      	b.n	8152a <xQueueGenericSend+0xee>
   8149c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   814a0:	b91b      	cbnz	r3, 814aa <xQueueGenericSend+0x6e>
   814a2:	4b25      	ldr	r3, [pc, #148]	; (81538 <xQueueGenericSend+0xfc>)
   814a4:	4798      	blx	r3
   814a6:	2000      	movs	r0, #0
   814a8:	e03f      	b.n	8152a <xQueueGenericSend+0xee>
   814aa:	b91f      	cbnz	r7, 814b4 <xQueueGenericSend+0x78>
   814ac:	a802      	add	r0, sp, #8
   814ae:	4b26      	ldr	r3, [pc, #152]	; (81548 <xQueueGenericSend+0x10c>)
   814b0:	4798      	blx	r3
   814b2:	2701      	movs	r7, #1
   814b4:	47a8      	blx	r5
   814b6:	4b25      	ldr	r3, [pc, #148]	; (8154c <xQueueGenericSend+0x110>)
   814b8:	4798      	blx	r3
   814ba:	47b0      	blx	r6
   814bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
   814be:	f1b3 3fff 	cmp.w	r3, #4294967295
   814c2:	bf04      	itt	eq
   814c4:	2300      	moveq	r3, #0
   814c6:	6463      	streq	r3, [r4, #68]	; 0x44
   814c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   814ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   814ce:	bf04      	itt	eq
   814d0:	2300      	moveq	r3, #0
   814d2:	64a3      	streq	r3, [r4, #72]	; 0x48
   814d4:	47a8      	blx	r5
   814d6:	a802      	add	r0, sp, #8
   814d8:	f10d 0106 	add.w	r1, sp, #6
   814dc:	4b1c      	ldr	r3, [pc, #112]	; (81550 <xQueueGenericSend+0x114>)
   814de:	4798      	blx	r3
   814e0:	b9e8      	cbnz	r0, 8151e <xQueueGenericSend+0xe2>
   814e2:	47b0      	blx	r6
   814e4:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   814e8:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
   814ec:	47a8      	blx	r5
   814ee:	45c1      	cmp	r9, r8
   814f0:	d10f      	bne.n	81512 <xQueueGenericSend+0xd6>
   814f2:	f104 0010 	add.w	r0, r4, #16
   814f6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   814fa:	4b16      	ldr	r3, [pc, #88]	; (81554 <xQueueGenericSend+0x118>)
   814fc:	4798      	blx	r3
   814fe:	4620      	mov	r0, r4
   81500:	4b15      	ldr	r3, [pc, #84]	; (81558 <xQueueGenericSend+0x11c>)
   81502:	4798      	blx	r3
   81504:	4b15      	ldr	r3, [pc, #84]	; (8155c <xQueueGenericSend+0x120>)
   81506:	4798      	blx	r3
   81508:	2800      	cmp	r0, #0
   8150a:	d1af      	bne.n	8146c <xQueueGenericSend+0x30>
   8150c:	4b0d      	ldr	r3, [pc, #52]	; (81544 <xQueueGenericSend+0x108>)
   8150e:	4798      	blx	r3
   81510:	e7ac      	b.n	8146c <xQueueGenericSend+0x30>
   81512:	4620      	mov	r0, r4
   81514:	4b10      	ldr	r3, [pc, #64]	; (81558 <xQueueGenericSend+0x11c>)
   81516:	4798      	blx	r3
   81518:	4b10      	ldr	r3, [pc, #64]	; (8155c <xQueueGenericSend+0x120>)
   8151a:	4798      	blx	r3
   8151c:	e7a6      	b.n	8146c <xQueueGenericSend+0x30>
   8151e:	4620      	mov	r0, r4
   81520:	4b0d      	ldr	r3, [pc, #52]	; (81558 <xQueueGenericSend+0x11c>)
   81522:	4798      	blx	r3
   81524:	4b0d      	ldr	r3, [pc, #52]	; (8155c <xQueueGenericSend+0x120>)
   81526:	4798      	blx	r3
   81528:	2000      	movs	r0, #0
   8152a:	b005      	add	sp, #20
   8152c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81530:	00080ffd 	.word	0x00080ffd
   81534:	0008100d 	.word	0x0008100d
   81538:	0008102d 	.word	0x0008102d
   8153c:	00081251 	.word	0x00081251
   81540:	00081f2d 	.word	0x00081f2d
   81544:	00080fed 	.word	0x00080fed
   81548:	00081fb1 	.word	0x00081fb1
   8154c:	00081a71 	.word	0x00081a71
   81550:	00081fd9 	.word	0x00081fd9
   81554:	00081e81 	.word	0x00081e81
   81558:	000812dd 	.word	0x000812dd
   8155c:	00081bcd 	.word	0x00081bcd

00081560 <xQueueGenericSendFromISR>:
   81560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81564:	460e      	mov	r6, r1
   81566:	4615      	mov	r5, r2
   81568:	4698      	mov	r8, r3
   8156a:	4604      	mov	r4, r0
   8156c:	b918      	cbnz	r0, 81576 <xQueueGenericSendFromISR+0x16>
   8156e:	4b1c      	ldr	r3, [pc, #112]	; (815e0 <xQueueGenericSendFromISR+0x80>)
   81570:	4798      	blx	r3
   81572:	bf00      	nop
   81574:	e7fd      	b.n	81572 <xQueueGenericSendFromISR+0x12>
   81576:	b929      	cbnz	r1, 81584 <xQueueGenericSendFromISR+0x24>
   81578:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8157a:	b11b      	cbz	r3, 81584 <xQueueGenericSendFromISR+0x24>
   8157c:	4b18      	ldr	r3, [pc, #96]	; (815e0 <xQueueGenericSendFromISR+0x80>)
   8157e:	4798      	blx	r3
   81580:	bf00      	nop
   81582:	e7fd      	b.n	81580 <xQueueGenericSendFromISR+0x20>
   81584:	4b16      	ldr	r3, [pc, #88]	; (815e0 <xQueueGenericSendFromISR+0x80>)
   81586:	4798      	blx	r3
   81588:	4607      	mov	r7, r0
   8158a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8158c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8158e:	429a      	cmp	r2, r3
   81590:	d218      	bcs.n	815c4 <xQueueGenericSendFromISR+0x64>
   81592:	4620      	mov	r0, r4
   81594:	4631      	mov	r1, r6
   81596:	4642      	mov	r2, r8
   81598:	4b12      	ldr	r3, [pc, #72]	; (815e4 <xQueueGenericSendFromISR+0x84>)
   8159a:	4798      	blx	r3
   8159c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8159e:	f1b3 3fff 	cmp.w	r3, #4294967295
   815a2:	d10a      	bne.n	815ba <xQueueGenericSendFromISR+0x5a>
   815a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   815a6:	b17b      	cbz	r3, 815c8 <xQueueGenericSendFromISR+0x68>
   815a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
   815ac:	4b0e      	ldr	r3, [pc, #56]	; (815e8 <xQueueGenericSendFromISR+0x88>)
   815ae:	4798      	blx	r3
   815b0:	b160      	cbz	r0, 815cc <xQueueGenericSendFromISR+0x6c>
   815b2:	b16d      	cbz	r5, 815d0 <xQueueGenericSendFromISR+0x70>
   815b4:	2401      	movs	r4, #1
   815b6:	602c      	str	r4, [r5, #0]
   815b8:	e00b      	b.n	815d2 <xQueueGenericSendFromISR+0x72>
   815ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815bc:	3301      	adds	r3, #1
   815be:	64a3      	str	r3, [r4, #72]	; 0x48
   815c0:	2401      	movs	r4, #1
   815c2:	e006      	b.n	815d2 <xQueueGenericSendFromISR+0x72>
   815c4:	2400      	movs	r4, #0
   815c6:	e004      	b.n	815d2 <xQueueGenericSendFromISR+0x72>
   815c8:	2401      	movs	r4, #1
   815ca:	e002      	b.n	815d2 <xQueueGenericSendFromISR+0x72>
   815cc:	2401      	movs	r4, #1
   815ce:	e000      	b.n	815d2 <xQueueGenericSendFromISR+0x72>
   815d0:	2401      	movs	r4, #1
   815d2:	4638      	mov	r0, r7
   815d4:	4b05      	ldr	r3, [pc, #20]	; (815ec <xQueueGenericSendFromISR+0x8c>)
   815d6:	4798      	blx	r3
   815d8:	4620      	mov	r0, r4
   815da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   815de:	bf00      	nop
   815e0:	00080ffd 	.word	0x00080ffd
   815e4:	00081251 	.word	0x00081251
   815e8:	00081f2d 	.word	0x00081f2d
   815ec:	00081025 	.word	0x00081025

000815f0 <xQueueGenericReceive>:
   815f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   815f4:	b085      	sub	sp, #20
   815f6:	4689      	mov	r9, r1
   815f8:	469a      	mov	sl, r3
   815fa:	f8ad 2006 	strh.w	r2, [sp, #6]
   815fe:	4604      	mov	r4, r0
   81600:	b918      	cbnz	r0, 8160a <xQueueGenericReceive+0x1a>
   81602:	4b46      	ldr	r3, [pc, #280]	; (8171c <xQueueGenericReceive+0x12c>)
   81604:	4798      	blx	r3
   81606:	bf00      	nop
   81608:	e7fd      	b.n	81606 <xQueueGenericReceive+0x16>
   8160a:	b909      	cbnz	r1, 81610 <xQueueGenericReceive+0x20>
   8160c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8160e:	b92b      	cbnz	r3, 8161c <xQueueGenericReceive+0x2c>
   81610:	2700      	movs	r7, #0
   81612:	4e43      	ldr	r6, [pc, #268]	; (81720 <xQueueGenericReceive+0x130>)
   81614:	f8df b138 	ldr.w	fp, [pc, #312]	; 81750 <xQueueGenericReceive+0x160>
   81618:	4d42      	ldr	r5, [pc, #264]	; (81724 <xQueueGenericReceive+0x134>)
   8161a:	e003      	b.n	81624 <xQueueGenericReceive+0x34>
   8161c:	4b3f      	ldr	r3, [pc, #252]	; (8171c <xQueueGenericReceive+0x12c>)
   8161e:	4798      	blx	r3
   81620:	bf00      	nop
   81622:	e7fd      	b.n	81620 <xQueueGenericReceive+0x30>
   81624:	47b0      	blx	r6
   81626:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81628:	2b00      	cmp	r3, #0
   8162a:	d028      	beq.n	8167e <xQueueGenericReceive+0x8e>
   8162c:	68e5      	ldr	r5, [r4, #12]
   8162e:	4620      	mov	r0, r4
   81630:	4649      	mov	r1, r9
   81632:	4b3d      	ldr	r3, [pc, #244]	; (81728 <xQueueGenericReceive+0x138>)
   81634:	4798      	blx	r3
   81636:	f1ba 0f00 	cmp.w	sl, #0
   8163a:	d112      	bne.n	81662 <xQueueGenericReceive+0x72>
   8163c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8163e:	3b01      	subs	r3, #1
   81640:	63a3      	str	r3, [r4, #56]	; 0x38
   81642:	6823      	ldr	r3, [r4, #0]
   81644:	b913      	cbnz	r3, 8164c <xQueueGenericReceive+0x5c>
   81646:	4b39      	ldr	r3, [pc, #228]	; (8172c <xQueueGenericReceive+0x13c>)
   81648:	4798      	blx	r3
   8164a:	6060      	str	r0, [r4, #4]
   8164c:	6923      	ldr	r3, [r4, #16]
   8164e:	b193      	cbz	r3, 81676 <xQueueGenericReceive+0x86>
   81650:	f104 0010 	add.w	r0, r4, #16
   81654:	4b36      	ldr	r3, [pc, #216]	; (81730 <xQueueGenericReceive+0x140>)
   81656:	4798      	blx	r3
   81658:	2801      	cmp	r0, #1
   8165a:	d10c      	bne.n	81676 <xQueueGenericReceive+0x86>
   8165c:	4b35      	ldr	r3, [pc, #212]	; (81734 <xQueueGenericReceive+0x144>)
   8165e:	4798      	blx	r3
   81660:	e009      	b.n	81676 <xQueueGenericReceive+0x86>
   81662:	60e5      	str	r5, [r4, #12]
   81664:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81666:	b133      	cbz	r3, 81676 <xQueueGenericReceive+0x86>
   81668:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8166c:	4b30      	ldr	r3, [pc, #192]	; (81730 <xQueueGenericReceive+0x140>)
   8166e:	4798      	blx	r3
   81670:	b108      	cbz	r0, 81676 <xQueueGenericReceive+0x86>
   81672:	4b30      	ldr	r3, [pc, #192]	; (81734 <xQueueGenericReceive+0x144>)
   81674:	4798      	blx	r3
   81676:	4b2b      	ldr	r3, [pc, #172]	; (81724 <xQueueGenericReceive+0x134>)
   81678:	4798      	blx	r3
   8167a:	2001      	movs	r0, #1
   8167c:	e04b      	b.n	81716 <xQueueGenericReceive+0x126>
   8167e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81682:	b91b      	cbnz	r3, 8168c <xQueueGenericReceive+0x9c>
   81684:	4b27      	ldr	r3, [pc, #156]	; (81724 <xQueueGenericReceive+0x134>)
   81686:	4798      	blx	r3
   81688:	2000      	movs	r0, #0
   8168a:	e044      	b.n	81716 <xQueueGenericReceive+0x126>
   8168c:	b917      	cbnz	r7, 81694 <xQueueGenericReceive+0xa4>
   8168e:	a802      	add	r0, sp, #8
   81690:	47d8      	blx	fp
   81692:	2701      	movs	r7, #1
   81694:	47a8      	blx	r5
   81696:	4b28      	ldr	r3, [pc, #160]	; (81738 <xQueueGenericReceive+0x148>)
   81698:	4798      	blx	r3
   8169a:	47b0      	blx	r6
   8169c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8169e:	f1b3 3fff 	cmp.w	r3, #4294967295
   816a2:	bf04      	itt	eq
   816a4:	2300      	moveq	r3, #0
   816a6:	6463      	streq	r3, [r4, #68]	; 0x44
   816a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   816aa:	f1b3 3fff 	cmp.w	r3, #4294967295
   816ae:	bf04      	itt	eq
   816b0:	2300      	moveq	r3, #0
   816b2:	64a3      	streq	r3, [r4, #72]	; 0x48
   816b4:	47a8      	blx	r5
   816b6:	a802      	add	r0, sp, #8
   816b8:	f10d 0106 	add.w	r1, sp, #6
   816bc:	4b1f      	ldr	r3, [pc, #124]	; (8173c <xQueueGenericReceive+0x14c>)
   816be:	4798      	blx	r3
   816c0:	bb18      	cbnz	r0, 8170a <xQueueGenericReceive+0x11a>
   816c2:	47b0      	blx	r6
   816c4:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
   816c8:	47a8      	blx	r5
   816ca:	f1b8 0f00 	cmp.w	r8, #0
   816ce:	d116      	bne.n	816fe <xQueueGenericReceive+0x10e>
   816d0:	6823      	ldr	r3, [r4, #0]
   816d2:	b923      	cbnz	r3, 816de <xQueueGenericReceive+0xee>
   816d4:	47b0      	blx	r6
   816d6:	6860      	ldr	r0, [r4, #4]
   816d8:	4b19      	ldr	r3, [pc, #100]	; (81740 <xQueueGenericReceive+0x150>)
   816da:	4798      	blx	r3
   816dc:	47a8      	blx	r5
   816de:	f104 0024 	add.w	r0, r4, #36	; 0x24
   816e2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   816e6:	4b17      	ldr	r3, [pc, #92]	; (81744 <xQueueGenericReceive+0x154>)
   816e8:	4798      	blx	r3
   816ea:	4620      	mov	r0, r4
   816ec:	4b16      	ldr	r3, [pc, #88]	; (81748 <xQueueGenericReceive+0x158>)
   816ee:	4798      	blx	r3
   816f0:	4b16      	ldr	r3, [pc, #88]	; (8174c <xQueueGenericReceive+0x15c>)
   816f2:	4798      	blx	r3
   816f4:	2800      	cmp	r0, #0
   816f6:	d195      	bne.n	81624 <xQueueGenericReceive+0x34>
   816f8:	4b0e      	ldr	r3, [pc, #56]	; (81734 <xQueueGenericReceive+0x144>)
   816fa:	4798      	blx	r3
   816fc:	e792      	b.n	81624 <xQueueGenericReceive+0x34>
   816fe:	4620      	mov	r0, r4
   81700:	4b11      	ldr	r3, [pc, #68]	; (81748 <xQueueGenericReceive+0x158>)
   81702:	4798      	blx	r3
   81704:	4b11      	ldr	r3, [pc, #68]	; (8174c <xQueueGenericReceive+0x15c>)
   81706:	4798      	blx	r3
   81708:	e78c      	b.n	81624 <xQueueGenericReceive+0x34>
   8170a:	4620      	mov	r0, r4
   8170c:	4b0e      	ldr	r3, [pc, #56]	; (81748 <xQueueGenericReceive+0x158>)
   8170e:	4798      	blx	r3
   81710:	4b0e      	ldr	r3, [pc, #56]	; (8174c <xQueueGenericReceive+0x15c>)
   81712:	4798      	blx	r3
   81714:	2000      	movs	r0, #0
   81716:	b005      	add	sp, #20
   81718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8171c:	00080ffd 	.word	0x00080ffd
   81720:	0008100d 	.word	0x0008100d
   81724:	0008102d 	.word	0x0008102d
   81728:	000812b5 	.word	0x000812b5
   8172c:	00082071 	.word	0x00082071
   81730:	00081f2d 	.word	0x00081f2d
   81734:	00080fed 	.word	0x00080fed
   81738:	00081a71 	.word	0x00081a71
   8173c:	00081fd9 	.word	0x00081fd9
   81740:	0008209d 	.word	0x0008209d
   81744:	00081e81 	.word	0x00081e81
   81748:	000812dd 	.word	0x000812dd
   8174c:	00081bcd 	.word	0x00081bcd
   81750:	00081fb1 	.word	0x00081fb1

00081754 <vQueueWaitForMessageRestricted>:
   81754:	b538      	push	{r3, r4, r5, lr}
   81756:	4604      	mov	r4, r0
   81758:	460d      	mov	r5, r1
   8175a:	4b0d      	ldr	r3, [pc, #52]	; (81790 <vQueueWaitForMessageRestricted+0x3c>)
   8175c:	4798      	blx	r3
   8175e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81760:	f1b3 3fff 	cmp.w	r3, #4294967295
   81764:	bf04      	itt	eq
   81766:	2300      	moveq	r3, #0
   81768:	6463      	streq	r3, [r4, #68]	; 0x44
   8176a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8176c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81770:	bf04      	itt	eq
   81772:	2300      	moveq	r3, #0
   81774:	64a3      	streq	r3, [r4, #72]	; 0x48
   81776:	4b07      	ldr	r3, [pc, #28]	; (81794 <vQueueWaitForMessageRestricted+0x40>)
   81778:	4798      	blx	r3
   8177a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8177c:	b923      	cbnz	r3, 81788 <vQueueWaitForMessageRestricted+0x34>
   8177e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81782:	4629      	mov	r1, r5
   81784:	4b04      	ldr	r3, [pc, #16]	; (81798 <vQueueWaitForMessageRestricted+0x44>)
   81786:	4798      	blx	r3
   81788:	4620      	mov	r0, r4
   8178a:	4b04      	ldr	r3, [pc, #16]	; (8179c <vQueueWaitForMessageRestricted+0x48>)
   8178c:	4798      	blx	r3
   8178e:	bd38      	pop	{r3, r4, r5, pc}
   81790:	0008100d 	.word	0x0008100d
   81794:	0008102d 	.word	0x0008102d
   81798:	00081ee5 	.word	0x00081ee5
   8179c:	000812dd 	.word	0x000812dd

000817a0 <prvAddCurrentTaskToDelayedList>:
   817a0:	b510      	push	{r4, lr}
   817a2:	4604      	mov	r4, r0
   817a4:	4b0f      	ldr	r3, [pc, #60]	; (817e4 <prvAddCurrentTaskToDelayedList+0x44>)
   817a6:	681b      	ldr	r3, [r3, #0]
   817a8:	8098      	strh	r0, [r3, #4]
   817aa:	4b0f      	ldr	r3, [pc, #60]	; (817e8 <prvAddCurrentTaskToDelayedList+0x48>)
   817ac:	881b      	ldrh	r3, [r3, #0]
   817ae:	b29b      	uxth	r3, r3
   817b0:	4298      	cmp	r0, r3
   817b2:	d207      	bcs.n	817c4 <prvAddCurrentTaskToDelayedList+0x24>
   817b4:	4b0d      	ldr	r3, [pc, #52]	; (817ec <prvAddCurrentTaskToDelayedList+0x4c>)
   817b6:	6818      	ldr	r0, [r3, #0]
   817b8:	4b0a      	ldr	r3, [pc, #40]	; (817e4 <prvAddCurrentTaskToDelayedList+0x44>)
   817ba:	6819      	ldr	r1, [r3, #0]
   817bc:	3104      	adds	r1, #4
   817be:	4b0c      	ldr	r3, [pc, #48]	; (817f0 <prvAddCurrentTaskToDelayedList+0x50>)
   817c0:	4798      	blx	r3
   817c2:	bd10      	pop	{r4, pc}
   817c4:	4b0b      	ldr	r3, [pc, #44]	; (817f4 <prvAddCurrentTaskToDelayedList+0x54>)
   817c6:	6818      	ldr	r0, [r3, #0]
   817c8:	4b06      	ldr	r3, [pc, #24]	; (817e4 <prvAddCurrentTaskToDelayedList+0x44>)
   817ca:	6819      	ldr	r1, [r3, #0]
   817cc:	3104      	adds	r1, #4
   817ce:	4b08      	ldr	r3, [pc, #32]	; (817f0 <prvAddCurrentTaskToDelayedList+0x50>)
   817d0:	4798      	blx	r3
   817d2:	4b09      	ldr	r3, [pc, #36]	; (817f8 <prvAddCurrentTaskToDelayedList+0x58>)
   817d4:	881b      	ldrh	r3, [r3, #0]
   817d6:	b29b      	uxth	r3, r3
   817d8:	429c      	cmp	r4, r3
   817da:	bf3c      	itt	cc
   817dc:	4b06      	ldrcc	r3, [pc, #24]	; (817f8 <prvAddCurrentTaskToDelayedList+0x58>)
   817de:	801c      	strhcc	r4, [r3, #0]
   817e0:	bd10      	pop	{r4, pc}
   817e2:	bf00      	nop
   817e4:	20078b88 	.word	0x20078b88
   817e8:	20078ba4 	.word	0x20078ba4
   817ec:	20078ba8 	.word	0x20078ba8
   817f0:	00080f31 	.word	0x00080f31
   817f4:	20078a84 	.word	0x20078a84
   817f8:	20070164 	.word	0x20070164

000817fc <xTaskGenericCreate>:
   817fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81800:	460e      	mov	r6, r1
   81802:	4617      	mov	r7, r2
   81804:	469a      	mov	sl, r3
   81806:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81808:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   8180c:	4681      	mov	r9, r0
   8180e:	b918      	cbnz	r0, 81818 <xTaskGenericCreate+0x1c>
   81810:	4b62      	ldr	r3, [pc, #392]	; (8199c <xTaskGenericCreate+0x1a0>)
   81812:	4798      	blx	r3
   81814:	bf00      	nop
   81816:	e7fd      	b.n	81814 <xTaskGenericCreate+0x18>
   81818:	2d09      	cmp	r5, #9
   8181a:	d903      	bls.n	81824 <xTaskGenericCreate+0x28>
   8181c:	4b5f      	ldr	r3, [pc, #380]	; (8199c <xTaskGenericCreate+0x1a0>)
   8181e:	4798      	blx	r3
   81820:	bf00      	nop
   81822:	e7fd      	b.n	81820 <xTaskGenericCreate+0x24>
   81824:	2050      	movs	r0, #80	; 0x50
   81826:	4b5e      	ldr	r3, [pc, #376]	; (819a0 <xTaskGenericCreate+0x1a4>)
   81828:	4798      	blx	r3
   8182a:	4604      	mov	r4, r0
   8182c:	2800      	cmp	r0, #0
   8182e:	f000 80b1 	beq.w	81994 <xTaskGenericCreate+0x198>
   81832:	f1b8 0f00 	cmp.w	r8, #0
   81836:	f040 80a9 	bne.w	8198c <xTaskGenericCreate+0x190>
   8183a:	00b8      	lsls	r0, r7, #2
   8183c:	4b58      	ldr	r3, [pc, #352]	; (819a0 <xTaskGenericCreate+0x1a4>)
   8183e:	4798      	blx	r3
   81840:	6320      	str	r0, [r4, #48]	; 0x30
   81842:	b918      	cbnz	r0, 8184c <xTaskGenericCreate+0x50>
   81844:	4620      	mov	r0, r4
   81846:	4b57      	ldr	r3, [pc, #348]	; (819a4 <xTaskGenericCreate+0x1a8>)
   81848:	4798      	blx	r3
   8184a:	e0a3      	b.n	81994 <xTaskGenericCreate+0x198>
   8184c:	21a5      	movs	r1, #165	; 0xa5
   8184e:	00ba      	lsls	r2, r7, #2
   81850:	4b55      	ldr	r3, [pc, #340]	; (819a8 <xTaskGenericCreate+0x1ac>)
   81852:	4798      	blx	r3
   81854:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   81858:	3f01      	subs	r7, #1
   8185a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8185c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
   81860:	f023 0b07 	bic.w	fp, r3, #7
   81864:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81868:	4631      	mov	r1, r6
   8186a:	2210      	movs	r2, #16
   8186c:	4b4f      	ldr	r3, [pc, #316]	; (819ac <xTaskGenericCreate+0x1b0>)
   8186e:	4798      	blx	r3
   81870:	2300      	movs	r3, #0
   81872:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81876:	2d09      	cmp	r5, #9
   81878:	bf34      	ite	cc
   8187a:	462e      	movcc	r6, r5
   8187c:	2609      	movcs	r6, #9
   8187e:	62e6      	str	r6, [r4, #44]	; 0x2c
   81880:	64e6      	str	r6, [r4, #76]	; 0x4c
   81882:	1d27      	adds	r7, r4, #4
   81884:	4638      	mov	r0, r7
   81886:	f8df 8170 	ldr.w	r8, [pc, #368]	; 819f8 <xTaskGenericCreate+0x1fc>
   8188a:	47c0      	blx	r8
   8188c:	f104 0018 	add.w	r0, r4, #24
   81890:	47c0      	blx	r8
   81892:	6124      	str	r4, [r4, #16]
   81894:	f1c6 060a 	rsb	r6, r6, #10
   81898:	8326      	strh	r6, [r4, #24]
   8189a:	6264      	str	r4, [r4, #36]	; 0x24
   8189c:	4658      	mov	r0, fp
   8189e:	4649      	mov	r1, r9
   818a0:	4652      	mov	r2, sl
   818a2:	4b43      	ldr	r3, [pc, #268]	; (819b0 <xTaskGenericCreate+0x1b4>)
   818a4:	4798      	blx	r3
   818a6:	6020      	str	r0, [r4, #0]
   818a8:	f010 0f07 	tst.w	r0, #7
   818ac:	d003      	beq.n	818b6 <xTaskGenericCreate+0xba>
   818ae:	4b3b      	ldr	r3, [pc, #236]	; (8199c <xTaskGenericCreate+0x1a0>)
   818b0:	4798      	blx	r3
   818b2:	bf00      	nop
   818b4:	e7fd      	b.n	818b2 <xTaskGenericCreate+0xb6>
   818b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   818b8:	b103      	cbz	r3, 818bc <xTaskGenericCreate+0xc0>
   818ba:	601c      	str	r4, [r3, #0]
   818bc:	4b3d      	ldr	r3, [pc, #244]	; (819b4 <xTaskGenericCreate+0x1b8>)
   818be:	4798      	blx	r3
   818c0:	4b3d      	ldr	r3, [pc, #244]	; (819b8 <xTaskGenericCreate+0x1bc>)
   818c2:	681a      	ldr	r2, [r3, #0]
   818c4:	3201      	adds	r2, #1
   818c6:	601a      	str	r2, [r3, #0]
   818c8:	4b3c      	ldr	r3, [pc, #240]	; (819bc <xTaskGenericCreate+0x1c0>)
   818ca:	681b      	ldr	r3, [r3, #0]
   818cc:	bb2b      	cbnz	r3, 8191a <xTaskGenericCreate+0x11e>
   818ce:	4b3b      	ldr	r3, [pc, #236]	; (819bc <xTaskGenericCreate+0x1c0>)
   818d0:	601c      	str	r4, [r3, #0]
   818d2:	4b39      	ldr	r3, [pc, #228]	; (819b8 <xTaskGenericCreate+0x1bc>)
   818d4:	681b      	ldr	r3, [r3, #0]
   818d6:	2b01      	cmp	r3, #1
   818d8:	d129      	bne.n	8192e <xTaskGenericCreate+0x132>
   818da:	4e39      	ldr	r6, [pc, #228]	; (819c0 <xTaskGenericCreate+0x1c4>)
   818dc:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
   818e0:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 819c4 <xTaskGenericCreate+0x1c8>
   818e4:	4630      	mov	r0, r6
   818e6:	47c0      	blx	r8
   818e8:	3614      	adds	r6, #20
   818ea:	454e      	cmp	r6, r9
   818ec:	d1fa      	bne.n	818e4 <xTaskGenericCreate+0xe8>
   818ee:	f8df 910c 	ldr.w	r9, [pc, #268]	; 819fc <xTaskGenericCreate+0x200>
   818f2:	4648      	mov	r0, r9
   818f4:	4e33      	ldr	r6, [pc, #204]	; (819c4 <xTaskGenericCreate+0x1c8>)
   818f6:	47b0      	blx	r6
   818f8:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81a00 <xTaskGenericCreate+0x204>
   818fc:	4640      	mov	r0, r8
   818fe:	47b0      	blx	r6
   81900:	4831      	ldr	r0, [pc, #196]	; (819c8 <xTaskGenericCreate+0x1cc>)
   81902:	47b0      	blx	r6
   81904:	4831      	ldr	r0, [pc, #196]	; (819cc <xTaskGenericCreate+0x1d0>)
   81906:	47b0      	blx	r6
   81908:	4831      	ldr	r0, [pc, #196]	; (819d0 <xTaskGenericCreate+0x1d4>)
   8190a:	47b0      	blx	r6
   8190c:	4b31      	ldr	r3, [pc, #196]	; (819d4 <xTaskGenericCreate+0x1d8>)
   8190e:	f8c3 9000 	str.w	r9, [r3]
   81912:	4b31      	ldr	r3, [pc, #196]	; (819d8 <xTaskGenericCreate+0x1dc>)
   81914:	f8c3 8000 	str.w	r8, [r3]
   81918:	e009      	b.n	8192e <xTaskGenericCreate+0x132>
   8191a:	4b30      	ldr	r3, [pc, #192]	; (819dc <xTaskGenericCreate+0x1e0>)
   8191c:	681b      	ldr	r3, [r3, #0]
   8191e:	b933      	cbnz	r3, 8192e <xTaskGenericCreate+0x132>
   81920:	4b26      	ldr	r3, [pc, #152]	; (819bc <xTaskGenericCreate+0x1c0>)
   81922:	681b      	ldr	r3, [r3, #0]
   81924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81926:	429d      	cmp	r5, r3
   81928:	bf24      	itt	cs
   8192a:	4b24      	ldrcs	r3, [pc, #144]	; (819bc <xTaskGenericCreate+0x1c0>)
   8192c:	601c      	strcs	r4, [r3, #0]
   8192e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81930:	4a2b      	ldr	r2, [pc, #172]	; (819e0 <xTaskGenericCreate+0x1e4>)
   81932:	6812      	ldr	r2, [r2, #0]
   81934:	4293      	cmp	r3, r2
   81936:	bf84      	itt	hi
   81938:	4a29      	ldrhi	r2, [pc, #164]	; (819e0 <xTaskGenericCreate+0x1e4>)
   8193a:	6013      	strhi	r3, [r2, #0]
   8193c:	4a29      	ldr	r2, [pc, #164]	; (819e4 <xTaskGenericCreate+0x1e8>)
   8193e:	6811      	ldr	r1, [r2, #0]
   81940:	6461      	str	r1, [r4, #68]	; 0x44
   81942:	3101      	adds	r1, #1
   81944:	6011      	str	r1, [r2, #0]
   81946:	4a28      	ldr	r2, [pc, #160]	; (819e8 <xTaskGenericCreate+0x1ec>)
   81948:	6812      	ldr	r2, [r2, #0]
   8194a:	4293      	cmp	r3, r2
   8194c:	bf84      	itt	hi
   8194e:	4a26      	ldrhi	r2, [pc, #152]	; (819e8 <xTaskGenericCreate+0x1ec>)
   81950:	6013      	strhi	r3, [r2, #0]
   81952:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81956:	481a      	ldr	r0, [pc, #104]	; (819c0 <xTaskGenericCreate+0x1c4>)
   81958:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8195c:	4639      	mov	r1, r7
   8195e:	4b23      	ldr	r3, [pc, #140]	; (819ec <xTaskGenericCreate+0x1f0>)
   81960:	4798      	blx	r3
   81962:	4b23      	ldr	r3, [pc, #140]	; (819f0 <xTaskGenericCreate+0x1f4>)
   81964:	4798      	blx	r3
   81966:	4b1d      	ldr	r3, [pc, #116]	; (819dc <xTaskGenericCreate+0x1e0>)
   81968:	681b      	ldr	r3, [r3, #0]
   8196a:	b14b      	cbz	r3, 81980 <xTaskGenericCreate+0x184>
   8196c:	4b13      	ldr	r3, [pc, #76]	; (819bc <xTaskGenericCreate+0x1c0>)
   8196e:	681b      	ldr	r3, [r3, #0]
   81970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81972:	429d      	cmp	r5, r3
   81974:	d907      	bls.n	81986 <xTaskGenericCreate+0x18a>
   81976:	4b1f      	ldr	r3, [pc, #124]	; (819f4 <xTaskGenericCreate+0x1f8>)
   81978:	4798      	blx	r3
   8197a:	2001      	movs	r0, #1
   8197c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81980:	2001      	movs	r0, #1
   81982:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81986:	2001      	movs	r0, #1
   81988:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8198c:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81990:	4640      	mov	r0, r8
   81992:	e75b      	b.n	8184c <xTaskGenericCreate+0x50>
   81994:	f04f 30ff 	mov.w	r0, #4294967295
   81998:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8199c:	00080ffd 	.word	0x00080ffd
   819a0:	00081159 	.word	0x00081159
   819a4:	0008121d 	.word	0x0008121d
   819a8:	00083041 	.word	0x00083041
   819ac:	000830d5 	.word	0x000830d5
   819b0:	00080fb1 	.word	0x00080fb1
   819b4:	0008100d 	.word	0x0008100d
   819b8:	20078bc8 	.word	0x20078bc8
   819bc:	20078b88 	.word	0x20078b88
   819c0:	20078abc 	.word	0x20078abc
   819c4:	00080ef5 	.word	0x00080ef5
   819c8:	20078b8c 	.word	0x20078b8c
   819cc:	20078a90 	.word	0x20078a90
   819d0:	20078a70 	.word	0x20078a70
   819d4:	20078a84 	.word	0x20078a84
   819d8:	20078ba8 	.word	0x20078ba8
   819dc:	20078a88 	.word	0x20078a88
   819e0:	20078bcc 	.word	0x20078bcc
   819e4:	20078bac 	.word	0x20078bac
   819e8:	20078ab8 	.word	0x20078ab8
   819ec:	00080f15 	.word	0x00080f15
   819f0:	0008102d 	.word	0x0008102d
   819f4:	00080fed 	.word	0x00080fed
   819f8:	00080f0d 	.word	0x00080f0d
   819fc:	20078bb0 	.word	0x20078bb0
   81a00:	20078aa4 	.word	0x20078aa4

00081a04 <vTaskStartScheduler>:
   81a04:	b510      	push	{r4, lr}
   81a06:	b084      	sub	sp, #16
   81a08:	2300      	movs	r3, #0
   81a0a:	9300      	str	r3, [sp, #0]
   81a0c:	9301      	str	r3, [sp, #4]
   81a0e:	9302      	str	r3, [sp, #8]
   81a10:	9303      	str	r3, [sp, #12]
   81a12:	480f      	ldr	r0, [pc, #60]	; (81a50 <vTaskStartScheduler+0x4c>)
   81a14:	490f      	ldr	r1, [pc, #60]	; (81a54 <vTaskStartScheduler+0x50>)
   81a16:	f44f 7280 	mov.w	r2, #256	; 0x100
   81a1a:	4c0f      	ldr	r4, [pc, #60]	; (81a58 <vTaskStartScheduler+0x54>)
   81a1c:	47a0      	blx	r4
   81a1e:	2801      	cmp	r0, #1
   81a20:	d10e      	bne.n	81a40 <vTaskStartScheduler+0x3c>
   81a22:	4b0e      	ldr	r3, [pc, #56]	; (81a5c <vTaskStartScheduler+0x58>)
   81a24:	4798      	blx	r3
   81a26:	2801      	cmp	r0, #1
   81a28:	d10a      	bne.n	81a40 <vTaskStartScheduler+0x3c>
   81a2a:	4b0d      	ldr	r3, [pc, #52]	; (81a60 <vTaskStartScheduler+0x5c>)
   81a2c:	4798      	blx	r3
   81a2e:	2201      	movs	r2, #1
   81a30:	4b0c      	ldr	r3, [pc, #48]	; (81a64 <vTaskStartScheduler+0x60>)
   81a32:	601a      	str	r2, [r3, #0]
   81a34:	2200      	movs	r2, #0
   81a36:	4b0c      	ldr	r3, [pc, #48]	; (81a68 <vTaskStartScheduler+0x64>)
   81a38:	801a      	strh	r2, [r3, #0]
   81a3a:	4b0c      	ldr	r3, [pc, #48]	; (81a6c <vTaskStartScheduler+0x68>)
   81a3c:	4798      	blx	r3
   81a3e:	e004      	b.n	81a4a <vTaskStartScheduler+0x46>
   81a40:	b918      	cbnz	r0, 81a4a <vTaskStartScheduler+0x46>
   81a42:	4b07      	ldr	r3, [pc, #28]	; (81a60 <vTaskStartScheduler+0x5c>)
   81a44:	4798      	blx	r3
   81a46:	bf00      	nop
   81a48:	e7fd      	b.n	81a46 <vTaskStartScheduler+0x42>
   81a4a:	b004      	add	sp, #16
   81a4c:	bd10      	pop	{r4, pc}
   81a4e:	bf00      	nop
   81a50:	00081d6d 	.word	0x00081d6d
   81a54:	000839ec 	.word	0x000839ec
   81a58:	000817fd 	.word	0x000817fd
   81a5c:	00082215 	.word	0x00082215
   81a60:	00080ffd 	.word	0x00080ffd
   81a64:	20078a88 	.word	0x20078a88
   81a68:	20078ba4 	.word	0x20078ba4
   81a6c:	000810c9 	.word	0x000810c9

00081a70 <vTaskSuspendAll>:
   81a70:	4b02      	ldr	r3, [pc, #8]	; (81a7c <vTaskSuspendAll+0xc>)
   81a72:	681a      	ldr	r2, [r3, #0]
   81a74:	3201      	adds	r2, #1
   81a76:	601a      	str	r2, [r3, #0]
   81a78:	4770      	bx	lr
   81a7a:	bf00      	nop
   81a7c:	20078b84 	.word	0x20078b84

00081a80 <xTaskGetTickCount>:
   81a80:	b510      	push	{r4, lr}
   81a82:	4b04      	ldr	r3, [pc, #16]	; (81a94 <xTaskGetTickCount+0x14>)
   81a84:	4798      	blx	r3
   81a86:	4b04      	ldr	r3, [pc, #16]	; (81a98 <xTaskGetTickCount+0x18>)
   81a88:	881c      	ldrh	r4, [r3, #0]
   81a8a:	b2a4      	uxth	r4, r4
   81a8c:	4b03      	ldr	r3, [pc, #12]	; (81a9c <xTaskGetTickCount+0x1c>)
   81a8e:	4798      	blx	r3
   81a90:	4620      	mov	r0, r4
   81a92:	bd10      	pop	{r4, pc}
   81a94:	0008100d 	.word	0x0008100d
   81a98:	20078ba4 	.word	0x20078ba4
   81a9c:	0008102d 	.word	0x0008102d

00081aa0 <vTaskIncrementTick>:
   81aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81aa4:	4b3d      	ldr	r3, [pc, #244]	; (81b9c <vTaskIncrementTick+0xfc>)
   81aa6:	681b      	ldr	r3, [r3, #0]
   81aa8:	2b00      	cmp	r3, #0
   81aaa:	d171      	bne.n	81b90 <vTaskIncrementTick+0xf0>
   81aac:	4b3c      	ldr	r3, [pc, #240]	; (81ba0 <vTaskIncrementTick+0x100>)
   81aae:	881a      	ldrh	r2, [r3, #0]
   81ab0:	3201      	adds	r2, #1
   81ab2:	b292      	uxth	r2, r2
   81ab4:	801a      	strh	r2, [r3, #0]
   81ab6:	881b      	ldrh	r3, [r3, #0]
   81ab8:	b29b      	uxth	r3, r3
   81aba:	bb03      	cbnz	r3, 81afe <vTaskIncrementTick+0x5e>
   81abc:	4b39      	ldr	r3, [pc, #228]	; (81ba4 <vTaskIncrementTick+0x104>)
   81abe:	681b      	ldr	r3, [r3, #0]
   81ac0:	681b      	ldr	r3, [r3, #0]
   81ac2:	b11b      	cbz	r3, 81acc <vTaskIncrementTick+0x2c>
   81ac4:	4b38      	ldr	r3, [pc, #224]	; (81ba8 <vTaskIncrementTick+0x108>)
   81ac6:	4798      	blx	r3
   81ac8:	bf00      	nop
   81aca:	e7fd      	b.n	81ac8 <vTaskIncrementTick+0x28>
   81acc:	4b35      	ldr	r3, [pc, #212]	; (81ba4 <vTaskIncrementTick+0x104>)
   81ace:	6819      	ldr	r1, [r3, #0]
   81ad0:	4a36      	ldr	r2, [pc, #216]	; (81bac <vTaskIncrementTick+0x10c>)
   81ad2:	6810      	ldr	r0, [r2, #0]
   81ad4:	6018      	str	r0, [r3, #0]
   81ad6:	6011      	str	r1, [r2, #0]
   81ad8:	4a35      	ldr	r2, [pc, #212]	; (81bb0 <vTaskIncrementTick+0x110>)
   81ada:	6811      	ldr	r1, [r2, #0]
   81adc:	3101      	adds	r1, #1
   81ade:	6011      	str	r1, [r2, #0]
   81ae0:	681b      	ldr	r3, [r3, #0]
   81ae2:	681b      	ldr	r3, [r3, #0]
   81ae4:	b923      	cbnz	r3, 81af0 <vTaskIncrementTick+0x50>
   81ae6:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81aea:	4b32      	ldr	r3, [pc, #200]	; (81bb4 <vTaskIncrementTick+0x114>)
   81aec:	801a      	strh	r2, [r3, #0]
   81aee:	e006      	b.n	81afe <vTaskIncrementTick+0x5e>
   81af0:	4b2c      	ldr	r3, [pc, #176]	; (81ba4 <vTaskIncrementTick+0x104>)
   81af2:	681b      	ldr	r3, [r3, #0]
   81af4:	68db      	ldr	r3, [r3, #12]
   81af6:	68db      	ldr	r3, [r3, #12]
   81af8:	889a      	ldrh	r2, [r3, #4]
   81afa:	4b2e      	ldr	r3, [pc, #184]	; (81bb4 <vTaskIncrementTick+0x114>)
   81afc:	801a      	strh	r2, [r3, #0]
   81afe:	4b28      	ldr	r3, [pc, #160]	; (81ba0 <vTaskIncrementTick+0x100>)
   81b00:	881a      	ldrh	r2, [r3, #0]
   81b02:	b292      	uxth	r2, r2
   81b04:	4b2b      	ldr	r3, [pc, #172]	; (81bb4 <vTaskIncrementTick+0x114>)
   81b06:	881b      	ldrh	r3, [r3, #0]
   81b08:	b29b      	uxth	r3, r3
   81b0a:	429a      	cmp	r2, r3
   81b0c:	d344      	bcc.n	81b98 <vTaskIncrementTick+0xf8>
   81b0e:	4b25      	ldr	r3, [pc, #148]	; (81ba4 <vTaskIncrementTick+0x104>)
   81b10:	681b      	ldr	r3, [r3, #0]
   81b12:	681b      	ldr	r3, [r3, #0]
   81b14:	b153      	cbz	r3, 81b2c <vTaskIncrementTick+0x8c>
   81b16:	4b23      	ldr	r3, [pc, #140]	; (81ba4 <vTaskIncrementTick+0x104>)
   81b18:	681b      	ldr	r3, [r3, #0]
   81b1a:	68db      	ldr	r3, [r3, #12]
   81b1c:	68dc      	ldr	r4, [r3, #12]
   81b1e:	88a3      	ldrh	r3, [r4, #4]
   81b20:	4a1f      	ldr	r2, [pc, #124]	; (81ba0 <vTaskIncrementTick+0x100>)
   81b22:	8812      	ldrh	r2, [r2, #0]
   81b24:	b292      	uxth	r2, r2
   81b26:	4293      	cmp	r3, r2
   81b28:	d914      	bls.n	81b54 <vTaskIncrementTick+0xb4>
   81b2a:	e00f      	b.n	81b4c <vTaskIncrementTick+0xac>
   81b2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81b30:	4b20      	ldr	r3, [pc, #128]	; (81bb4 <vTaskIncrementTick+0x114>)
   81b32:	801a      	strh	r2, [r3, #0]
   81b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81b38:	4b1a      	ldr	r3, [pc, #104]	; (81ba4 <vTaskIncrementTick+0x104>)
   81b3a:	681b      	ldr	r3, [r3, #0]
   81b3c:	68db      	ldr	r3, [r3, #12]
   81b3e:	68dc      	ldr	r4, [r3, #12]
   81b40:	88a3      	ldrh	r3, [r4, #4]
   81b42:	4a17      	ldr	r2, [pc, #92]	; (81ba0 <vTaskIncrementTick+0x100>)
   81b44:	8812      	ldrh	r2, [r2, #0]
   81b46:	b292      	uxth	r2, r2
   81b48:	4293      	cmp	r3, r2
   81b4a:	d907      	bls.n	81b5c <vTaskIncrementTick+0xbc>
   81b4c:	4a19      	ldr	r2, [pc, #100]	; (81bb4 <vTaskIncrementTick+0x114>)
   81b4e:	8013      	strh	r3, [r2, #0]
   81b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81b54:	4e18      	ldr	r6, [pc, #96]	; (81bb8 <vTaskIncrementTick+0x118>)
   81b56:	4f19      	ldr	r7, [pc, #100]	; (81bbc <vTaskIncrementTick+0x11c>)
   81b58:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81bc8 <vTaskIncrementTick+0x128>
   81b5c:	1d25      	adds	r5, r4, #4
   81b5e:	4628      	mov	r0, r5
   81b60:	47b0      	blx	r6
   81b62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81b64:	b113      	cbz	r3, 81b6c <vTaskIncrementTick+0xcc>
   81b66:	f104 0018 	add.w	r0, r4, #24
   81b6a:	47b0      	blx	r6
   81b6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81b6e:	683a      	ldr	r2, [r7, #0]
   81b70:	4293      	cmp	r3, r2
   81b72:	bf88      	it	hi
   81b74:	603b      	strhi	r3, [r7, #0]
   81b76:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81b7a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81b7e:	4629      	mov	r1, r5
   81b80:	4b0f      	ldr	r3, [pc, #60]	; (81bc0 <vTaskIncrementTick+0x120>)
   81b82:	4798      	blx	r3
   81b84:	4b07      	ldr	r3, [pc, #28]	; (81ba4 <vTaskIncrementTick+0x104>)
   81b86:	681b      	ldr	r3, [r3, #0]
   81b88:	681b      	ldr	r3, [r3, #0]
   81b8a:	2b00      	cmp	r3, #0
   81b8c:	d1d4      	bne.n	81b38 <vTaskIncrementTick+0x98>
   81b8e:	e7cd      	b.n	81b2c <vTaskIncrementTick+0x8c>
   81b90:	4b0c      	ldr	r3, [pc, #48]	; (81bc4 <vTaskIncrementTick+0x124>)
   81b92:	681a      	ldr	r2, [r3, #0]
   81b94:	3201      	adds	r2, #1
   81b96:	601a      	str	r2, [r3, #0]
   81b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81b9c:	20078b84 	.word	0x20078b84
   81ba0:	20078ba4 	.word	0x20078ba4
   81ba4:	20078a84 	.word	0x20078a84
   81ba8:	00080ffd 	.word	0x00080ffd
   81bac:	20078ba8 	.word	0x20078ba8
   81bb0:	20078ba0 	.word	0x20078ba0
   81bb4:	20070164 	.word	0x20070164
   81bb8:	00080f75 	.word	0x00080f75
   81bbc:	20078ab8 	.word	0x20078ab8
   81bc0:	00080f15 	.word	0x00080f15
   81bc4:	20078a6c 	.word	0x20078a6c
   81bc8:	20078abc 	.word	0x20078abc

00081bcc <xTaskResumeAll>:
   81bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81bd0:	4b31      	ldr	r3, [pc, #196]	; (81c98 <xTaskResumeAll+0xcc>)
   81bd2:	681b      	ldr	r3, [r3, #0]
   81bd4:	b91b      	cbnz	r3, 81bde <xTaskResumeAll+0x12>
   81bd6:	4b31      	ldr	r3, [pc, #196]	; (81c9c <xTaskResumeAll+0xd0>)
   81bd8:	4798      	blx	r3
   81bda:	bf00      	nop
   81bdc:	e7fd      	b.n	81bda <xTaskResumeAll+0xe>
   81bde:	4b30      	ldr	r3, [pc, #192]	; (81ca0 <xTaskResumeAll+0xd4>)
   81be0:	4798      	blx	r3
   81be2:	4b2d      	ldr	r3, [pc, #180]	; (81c98 <xTaskResumeAll+0xcc>)
   81be4:	681a      	ldr	r2, [r3, #0]
   81be6:	3a01      	subs	r2, #1
   81be8:	601a      	str	r2, [r3, #0]
   81bea:	681b      	ldr	r3, [r3, #0]
   81bec:	2b00      	cmp	r3, #0
   81bee:	d148      	bne.n	81c82 <xTaskResumeAll+0xb6>
   81bf0:	4b2c      	ldr	r3, [pc, #176]	; (81ca4 <xTaskResumeAll+0xd8>)
   81bf2:	681b      	ldr	r3, [r3, #0]
   81bf4:	2b00      	cmp	r3, #0
   81bf6:	d046      	beq.n	81c86 <xTaskResumeAll+0xba>
   81bf8:	2500      	movs	r5, #0
   81bfa:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81cd0 <xTaskResumeAll+0x104>
   81bfe:	4f2a      	ldr	r7, [pc, #168]	; (81ca8 <xTaskResumeAll+0xdc>)
   81c00:	4e2a      	ldr	r6, [pc, #168]	; (81cac <xTaskResumeAll+0xe0>)
   81c02:	e01d      	b.n	81c40 <xTaskResumeAll+0x74>
   81c04:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81c08:	68dc      	ldr	r4, [r3, #12]
   81c0a:	f104 0018 	add.w	r0, r4, #24
   81c0e:	47b8      	blx	r7
   81c10:	f104 0904 	add.w	r9, r4, #4
   81c14:	4648      	mov	r0, r9
   81c16:	47b8      	blx	r7
   81c18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81c1a:	6832      	ldr	r2, [r6, #0]
   81c1c:	4293      	cmp	r3, r2
   81c1e:	bf88      	it	hi
   81c20:	6033      	strhi	r3, [r6, #0]
   81c22:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81c26:	4822      	ldr	r0, [pc, #136]	; (81cb0 <xTaskResumeAll+0xe4>)
   81c28:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81c2c:	4649      	mov	r1, r9
   81c2e:	4b21      	ldr	r3, [pc, #132]	; (81cb4 <xTaskResumeAll+0xe8>)
   81c30:	4798      	blx	r3
   81c32:	4b21      	ldr	r3, [pc, #132]	; (81cb8 <xTaskResumeAll+0xec>)
   81c34:	681b      	ldr	r3, [r3, #0]
   81c36:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81c3a:	429a      	cmp	r2, r3
   81c3c:	bf28      	it	cs
   81c3e:	2501      	movcs	r5, #1
   81c40:	f8d8 3000 	ldr.w	r3, [r8]
   81c44:	2b00      	cmp	r3, #0
   81c46:	d1dd      	bne.n	81c04 <xTaskResumeAll+0x38>
   81c48:	4b1c      	ldr	r3, [pc, #112]	; (81cbc <xTaskResumeAll+0xf0>)
   81c4a:	681b      	ldr	r3, [r3, #0]
   81c4c:	b163      	cbz	r3, 81c68 <xTaskResumeAll+0x9c>
   81c4e:	4b1b      	ldr	r3, [pc, #108]	; (81cbc <xTaskResumeAll+0xf0>)
   81c50:	681b      	ldr	r3, [r3, #0]
   81c52:	b17b      	cbz	r3, 81c74 <xTaskResumeAll+0xa8>
   81c54:	4d1a      	ldr	r5, [pc, #104]	; (81cc0 <xTaskResumeAll+0xf4>)
   81c56:	4c19      	ldr	r4, [pc, #100]	; (81cbc <xTaskResumeAll+0xf0>)
   81c58:	47a8      	blx	r5
   81c5a:	6823      	ldr	r3, [r4, #0]
   81c5c:	3b01      	subs	r3, #1
   81c5e:	6023      	str	r3, [r4, #0]
   81c60:	6823      	ldr	r3, [r4, #0]
   81c62:	2b00      	cmp	r3, #0
   81c64:	d1f8      	bne.n	81c58 <xTaskResumeAll+0x8c>
   81c66:	e005      	b.n	81c74 <xTaskResumeAll+0xa8>
   81c68:	2d01      	cmp	r5, #1
   81c6a:	d003      	beq.n	81c74 <xTaskResumeAll+0xa8>
   81c6c:	4b15      	ldr	r3, [pc, #84]	; (81cc4 <xTaskResumeAll+0xf8>)
   81c6e:	681b      	ldr	r3, [r3, #0]
   81c70:	2b01      	cmp	r3, #1
   81c72:	d10a      	bne.n	81c8a <xTaskResumeAll+0xbe>
   81c74:	2200      	movs	r2, #0
   81c76:	4b13      	ldr	r3, [pc, #76]	; (81cc4 <xTaskResumeAll+0xf8>)
   81c78:	601a      	str	r2, [r3, #0]
   81c7a:	4b13      	ldr	r3, [pc, #76]	; (81cc8 <xTaskResumeAll+0xfc>)
   81c7c:	4798      	blx	r3
   81c7e:	2401      	movs	r4, #1
   81c80:	e004      	b.n	81c8c <xTaskResumeAll+0xc0>
   81c82:	2400      	movs	r4, #0
   81c84:	e002      	b.n	81c8c <xTaskResumeAll+0xc0>
   81c86:	2400      	movs	r4, #0
   81c88:	e000      	b.n	81c8c <xTaskResumeAll+0xc0>
   81c8a:	2400      	movs	r4, #0
   81c8c:	4b0f      	ldr	r3, [pc, #60]	; (81ccc <xTaskResumeAll+0x100>)
   81c8e:	4798      	blx	r3
   81c90:	4620      	mov	r0, r4
   81c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81c96:	bf00      	nop
   81c98:	20078b84 	.word	0x20078b84
   81c9c:	00080ffd 	.word	0x00080ffd
   81ca0:	0008100d 	.word	0x0008100d
   81ca4:	20078bc8 	.word	0x20078bc8
   81ca8:	00080f75 	.word	0x00080f75
   81cac:	20078ab8 	.word	0x20078ab8
   81cb0:	20078abc 	.word	0x20078abc
   81cb4:	00080f15 	.word	0x00080f15
   81cb8:	20078b88 	.word	0x20078b88
   81cbc:	20078a6c 	.word	0x20078a6c
   81cc0:	00081aa1 	.word	0x00081aa1
   81cc4:	20078bc4 	.word	0x20078bc4
   81cc8:	00080fed 	.word	0x00080fed
   81ccc:	0008102d 	.word	0x0008102d
   81cd0:	20078b8c 	.word	0x20078b8c

00081cd4 <vTaskDelayUntil>:
   81cd4:	b538      	push	{r3, r4, r5, lr}
   81cd6:	460c      	mov	r4, r1
   81cd8:	4605      	mov	r5, r0
   81cda:	b918      	cbnz	r0, 81ce4 <vTaskDelayUntil+0x10>
   81cdc:	4b1b      	ldr	r3, [pc, #108]	; (81d4c <vTaskDelayUntil+0x78>)
   81cde:	4798      	blx	r3
   81ce0:	bf00      	nop
   81ce2:	e7fd      	b.n	81ce0 <vTaskDelayUntil+0xc>
   81ce4:	b919      	cbnz	r1, 81cee <vTaskDelayUntil+0x1a>
   81ce6:	4b19      	ldr	r3, [pc, #100]	; (81d4c <vTaskDelayUntil+0x78>)
   81ce8:	4798      	blx	r3
   81cea:	bf00      	nop
   81cec:	e7fd      	b.n	81cea <vTaskDelayUntil+0x16>
   81cee:	4b18      	ldr	r3, [pc, #96]	; (81d50 <vTaskDelayUntil+0x7c>)
   81cf0:	4798      	blx	r3
   81cf2:	882b      	ldrh	r3, [r5, #0]
   81cf4:	441c      	add	r4, r3
   81cf6:	b2a4      	uxth	r4, r4
   81cf8:	4a16      	ldr	r2, [pc, #88]	; (81d54 <vTaskDelayUntil+0x80>)
   81cfa:	8812      	ldrh	r2, [r2, #0]
   81cfc:	b292      	uxth	r2, r2
   81cfe:	4293      	cmp	r3, r2
   81d00:	d908      	bls.n	81d14 <vTaskDelayUntil+0x40>
   81d02:	42a3      	cmp	r3, r4
   81d04:	d91e      	bls.n	81d44 <vTaskDelayUntil+0x70>
   81d06:	4b13      	ldr	r3, [pc, #76]	; (81d54 <vTaskDelayUntil+0x80>)
   81d08:	881b      	ldrh	r3, [r3, #0]
   81d0a:	b29b      	uxth	r3, r3
   81d0c:	802c      	strh	r4, [r5, #0]
   81d0e:	429c      	cmp	r4, r3
   81d10:	d910      	bls.n	81d34 <vTaskDelayUntil+0x60>
   81d12:	e007      	b.n	81d24 <vTaskDelayUntil+0x50>
   81d14:	42a3      	cmp	r3, r4
   81d16:	d813      	bhi.n	81d40 <vTaskDelayUntil+0x6c>
   81d18:	4b0e      	ldr	r3, [pc, #56]	; (81d54 <vTaskDelayUntil+0x80>)
   81d1a:	881b      	ldrh	r3, [r3, #0]
   81d1c:	b29b      	uxth	r3, r3
   81d1e:	429c      	cmp	r4, r3
   81d20:	d80e      	bhi.n	81d40 <vTaskDelayUntil+0x6c>
   81d22:	e00f      	b.n	81d44 <vTaskDelayUntil+0x70>
   81d24:	4b0c      	ldr	r3, [pc, #48]	; (81d58 <vTaskDelayUntil+0x84>)
   81d26:	6818      	ldr	r0, [r3, #0]
   81d28:	3004      	adds	r0, #4
   81d2a:	4b0c      	ldr	r3, [pc, #48]	; (81d5c <vTaskDelayUntil+0x88>)
   81d2c:	4798      	blx	r3
   81d2e:	4620      	mov	r0, r4
   81d30:	4b0b      	ldr	r3, [pc, #44]	; (81d60 <vTaskDelayUntil+0x8c>)
   81d32:	4798      	blx	r3
   81d34:	4b0b      	ldr	r3, [pc, #44]	; (81d64 <vTaskDelayUntil+0x90>)
   81d36:	4798      	blx	r3
   81d38:	b930      	cbnz	r0, 81d48 <vTaskDelayUntil+0x74>
   81d3a:	4b0b      	ldr	r3, [pc, #44]	; (81d68 <vTaskDelayUntil+0x94>)
   81d3c:	4798      	blx	r3
   81d3e:	bd38      	pop	{r3, r4, r5, pc}
   81d40:	802c      	strh	r4, [r5, #0]
   81d42:	e7ef      	b.n	81d24 <vTaskDelayUntil+0x50>
   81d44:	802c      	strh	r4, [r5, #0]
   81d46:	e7f5      	b.n	81d34 <vTaskDelayUntil+0x60>
   81d48:	bd38      	pop	{r3, r4, r5, pc}
   81d4a:	bf00      	nop
   81d4c:	00080ffd 	.word	0x00080ffd
   81d50:	00081a71 	.word	0x00081a71
   81d54:	20078ba4 	.word	0x20078ba4
   81d58:	20078b88 	.word	0x20078b88
   81d5c:	00080f75 	.word	0x00080f75
   81d60:	000817a1 	.word	0x000817a1
   81d64:	00081bcd 	.word	0x00081bcd
   81d68:	00080fed 	.word	0x00080fed

00081d6c <prvIdleTask>:
   81d6c:	b580      	push	{r7, lr}
   81d6e:	4d15      	ldr	r5, [pc, #84]	; (81dc4 <prvIdleTask+0x58>)
   81d70:	4e15      	ldr	r6, [pc, #84]	; (81dc8 <prvIdleTask+0x5c>)
   81d72:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81dec <prvIdleTask+0x80>
   81d76:	e01c      	b.n	81db2 <prvIdleTask+0x46>
   81d78:	4b14      	ldr	r3, [pc, #80]	; (81dcc <prvIdleTask+0x60>)
   81d7a:	4798      	blx	r3
   81d7c:	4b14      	ldr	r3, [pc, #80]	; (81dd0 <prvIdleTask+0x64>)
   81d7e:	681c      	ldr	r4, [r3, #0]
   81d80:	4b14      	ldr	r3, [pc, #80]	; (81dd4 <prvIdleTask+0x68>)
   81d82:	4798      	blx	r3
   81d84:	b1ac      	cbz	r4, 81db2 <prvIdleTask+0x46>
   81d86:	4b14      	ldr	r3, [pc, #80]	; (81dd8 <prvIdleTask+0x6c>)
   81d88:	4798      	blx	r3
   81d8a:	4b11      	ldr	r3, [pc, #68]	; (81dd0 <prvIdleTask+0x64>)
   81d8c:	68db      	ldr	r3, [r3, #12]
   81d8e:	68dc      	ldr	r4, [r3, #12]
   81d90:	1d20      	adds	r0, r4, #4
   81d92:	4b12      	ldr	r3, [pc, #72]	; (81ddc <prvIdleTask+0x70>)
   81d94:	4798      	blx	r3
   81d96:	4b12      	ldr	r3, [pc, #72]	; (81de0 <prvIdleTask+0x74>)
   81d98:	681a      	ldr	r2, [r3, #0]
   81d9a:	3a01      	subs	r2, #1
   81d9c:	601a      	str	r2, [r3, #0]
   81d9e:	682b      	ldr	r3, [r5, #0]
   81da0:	3b01      	subs	r3, #1
   81da2:	602b      	str	r3, [r5, #0]
   81da4:	4b0f      	ldr	r3, [pc, #60]	; (81de4 <prvIdleTask+0x78>)
   81da6:	4798      	blx	r3
   81da8:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81daa:	4f0f      	ldr	r7, [pc, #60]	; (81de8 <prvIdleTask+0x7c>)
   81dac:	47b8      	blx	r7
   81dae:	4620      	mov	r0, r4
   81db0:	47b8      	blx	r7
   81db2:	682b      	ldr	r3, [r5, #0]
   81db4:	2b00      	cmp	r3, #0
   81db6:	d1df      	bne.n	81d78 <prvIdleTask+0xc>
   81db8:	6833      	ldr	r3, [r6, #0]
   81dba:	2b01      	cmp	r3, #1
   81dbc:	d9f9      	bls.n	81db2 <prvIdleTask+0x46>
   81dbe:	47c0      	blx	r8
   81dc0:	e7f7      	b.n	81db2 <prvIdleTask+0x46>
   81dc2:	bf00      	nop
   81dc4:	20078a8c 	.word	0x20078a8c
   81dc8:	20078abc 	.word	0x20078abc
   81dcc:	00081a71 	.word	0x00081a71
   81dd0:	20078a90 	.word	0x20078a90
   81dd4:	00081bcd 	.word	0x00081bcd
   81dd8:	0008100d 	.word	0x0008100d
   81ddc:	00080f75 	.word	0x00080f75
   81de0:	20078bc8 	.word	0x20078bc8
   81de4:	0008102d 	.word	0x0008102d
   81de8:	0008121d 	.word	0x0008121d
   81dec:	00080fed 	.word	0x00080fed

00081df0 <vTaskSwitchContext>:
   81df0:	b508      	push	{r3, lr}
   81df2:	4b1d      	ldr	r3, [pc, #116]	; (81e68 <vTaskSwitchContext+0x78>)
   81df4:	681b      	ldr	r3, [r3, #0]
   81df6:	b95b      	cbnz	r3, 81e10 <vTaskSwitchContext+0x20>
   81df8:	4b1c      	ldr	r3, [pc, #112]	; (81e6c <vTaskSwitchContext+0x7c>)
   81dfa:	681b      	ldr	r3, [r3, #0]
   81dfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81e00:	009b      	lsls	r3, r3, #2
   81e02:	4a1b      	ldr	r2, [pc, #108]	; (81e70 <vTaskSwitchContext+0x80>)
   81e04:	58d3      	ldr	r3, [r2, r3]
   81e06:	b9cb      	cbnz	r3, 81e3c <vTaskSwitchContext+0x4c>
   81e08:	4b18      	ldr	r3, [pc, #96]	; (81e6c <vTaskSwitchContext+0x7c>)
   81e0a:	681b      	ldr	r3, [r3, #0]
   81e0c:	b953      	cbnz	r3, 81e24 <vTaskSwitchContext+0x34>
   81e0e:	e005      	b.n	81e1c <vTaskSwitchContext+0x2c>
   81e10:	2201      	movs	r2, #1
   81e12:	4b18      	ldr	r3, [pc, #96]	; (81e74 <vTaskSwitchContext+0x84>)
   81e14:	601a      	str	r2, [r3, #0]
   81e16:	bd08      	pop	{r3, pc}
   81e18:	681a      	ldr	r2, [r3, #0]
   81e1a:	b92a      	cbnz	r2, 81e28 <vTaskSwitchContext+0x38>
   81e1c:	4b16      	ldr	r3, [pc, #88]	; (81e78 <vTaskSwitchContext+0x88>)
   81e1e:	4798      	blx	r3
   81e20:	bf00      	nop
   81e22:	e7fd      	b.n	81e20 <vTaskSwitchContext+0x30>
   81e24:	4b11      	ldr	r3, [pc, #68]	; (81e6c <vTaskSwitchContext+0x7c>)
   81e26:	4912      	ldr	r1, [pc, #72]	; (81e70 <vTaskSwitchContext+0x80>)
   81e28:	681a      	ldr	r2, [r3, #0]
   81e2a:	3a01      	subs	r2, #1
   81e2c:	601a      	str	r2, [r3, #0]
   81e2e:	681a      	ldr	r2, [r3, #0]
   81e30:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81e34:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81e38:	2a00      	cmp	r2, #0
   81e3a:	d0ed      	beq.n	81e18 <vTaskSwitchContext+0x28>
   81e3c:	4b0b      	ldr	r3, [pc, #44]	; (81e6c <vTaskSwitchContext+0x7c>)
   81e3e:	681b      	ldr	r3, [r3, #0]
   81e40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81e44:	4a0a      	ldr	r2, [pc, #40]	; (81e70 <vTaskSwitchContext+0x80>)
   81e46:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81e4a:	685a      	ldr	r2, [r3, #4]
   81e4c:	6852      	ldr	r2, [r2, #4]
   81e4e:	605a      	str	r2, [r3, #4]
   81e50:	f103 0108 	add.w	r1, r3, #8
   81e54:	428a      	cmp	r2, r1
   81e56:	bf04      	itt	eq
   81e58:	6852      	ldreq	r2, [r2, #4]
   81e5a:	605a      	streq	r2, [r3, #4]
   81e5c:	685b      	ldr	r3, [r3, #4]
   81e5e:	68da      	ldr	r2, [r3, #12]
   81e60:	4b06      	ldr	r3, [pc, #24]	; (81e7c <vTaskSwitchContext+0x8c>)
   81e62:	601a      	str	r2, [r3, #0]
   81e64:	bd08      	pop	{r3, pc}
   81e66:	bf00      	nop
   81e68:	20078b84 	.word	0x20078b84
   81e6c:	20078ab8 	.word	0x20078ab8
   81e70:	20078abc 	.word	0x20078abc
   81e74:	20078bc4 	.word	0x20078bc4
   81e78:	00080ffd 	.word	0x00080ffd
   81e7c:	20078b88 	.word	0x20078b88

00081e80 <vTaskPlaceOnEventList>:
   81e80:	b538      	push	{r3, r4, r5, lr}
   81e82:	460c      	mov	r4, r1
   81e84:	b918      	cbnz	r0, 81e8e <vTaskPlaceOnEventList+0xe>
   81e86:	4b0f      	ldr	r3, [pc, #60]	; (81ec4 <vTaskPlaceOnEventList+0x44>)
   81e88:	4798      	blx	r3
   81e8a:	bf00      	nop
   81e8c:	e7fd      	b.n	81e8a <vTaskPlaceOnEventList+0xa>
   81e8e:	4d0e      	ldr	r5, [pc, #56]	; (81ec8 <vTaskPlaceOnEventList+0x48>)
   81e90:	6829      	ldr	r1, [r5, #0]
   81e92:	3118      	adds	r1, #24
   81e94:	4b0d      	ldr	r3, [pc, #52]	; (81ecc <vTaskPlaceOnEventList+0x4c>)
   81e96:	4798      	blx	r3
   81e98:	6828      	ldr	r0, [r5, #0]
   81e9a:	3004      	adds	r0, #4
   81e9c:	4b0c      	ldr	r3, [pc, #48]	; (81ed0 <vTaskPlaceOnEventList+0x50>)
   81e9e:	4798      	blx	r3
   81ea0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81ea4:	429c      	cmp	r4, r3
   81ea6:	d105      	bne.n	81eb4 <vTaskPlaceOnEventList+0x34>
   81ea8:	6829      	ldr	r1, [r5, #0]
   81eaa:	480a      	ldr	r0, [pc, #40]	; (81ed4 <vTaskPlaceOnEventList+0x54>)
   81eac:	3104      	adds	r1, #4
   81eae:	4b0a      	ldr	r3, [pc, #40]	; (81ed8 <vTaskPlaceOnEventList+0x58>)
   81eb0:	4798      	blx	r3
   81eb2:	bd38      	pop	{r3, r4, r5, pc}
   81eb4:	4b09      	ldr	r3, [pc, #36]	; (81edc <vTaskPlaceOnEventList+0x5c>)
   81eb6:	8818      	ldrh	r0, [r3, #0]
   81eb8:	4420      	add	r0, r4
   81eba:	b280      	uxth	r0, r0
   81ebc:	4b08      	ldr	r3, [pc, #32]	; (81ee0 <vTaskPlaceOnEventList+0x60>)
   81ebe:	4798      	blx	r3
   81ec0:	bd38      	pop	{r3, r4, r5, pc}
   81ec2:	bf00      	nop
   81ec4:	00080ffd 	.word	0x00080ffd
   81ec8:	20078b88 	.word	0x20078b88
   81ecc:	00080f31 	.word	0x00080f31
   81ed0:	00080f75 	.word	0x00080f75
   81ed4:	20078a70 	.word	0x20078a70
   81ed8:	00080f15 	.word	0x00080f15
   81edc:	20078ba4 	.word	0x20078ba4
   81ee0:	000817a1 	.word	0x000817a1

00081ee4 <vTaskPlaceOnEventListRestricted>:
   81ee4:	b538      	push	{r3, r4, r5, lr}
   81ee6:	460d      	mov	r5, r1
   81ee8:	b918      	cbnz	r0, 81ef2 <vTaskPlaceOnEventListRestricted+0xe>
   81eea:	4b0a      	ldr	r3, [pc, #40]	; (81f14 <vTaskPlaceOnEventListRestricted+0x30>)
   81eec:	4798      	blx	r3
   81eee:	bf00      	nop
   81ef0:	e7fd      	b.n	81eee <vTaskPlaceOnEventListRestricted+0xa>
   81ef2:	4c09      	ldr	r4, [pc, #36]	; (81f18 <vTaskPlaceOnEventListRestricted+0x34>)
   81ef4:	6821      	ldr	r1, [r4, #0]
   81ef6:	3118      	adds	r1, #24
   81ef8:	4b08      	ldr	r3, [pc, #32]	; (81f1c <vTaskPlaceOnEventListRestricted+0x38>)
   81efa:	4798      	blx	r3
   81efc:	6820      	ldr	r0, [r4, #0]
   81efe:	3004      	adds	r0, #4
   81f00:	4b07      	ldr	r3, [pc, #28]	; (81f20 <vTaskPlaceOnEventListRestricted+0x3c>)
   81f02:	4798      	blx	r3
   81f04:	4b07      	ldr	r3, [pc, #28]	; (81f24 <vTaskPlaceOnEventListRestricted+0x40>)
   81f06:	8818      	ldrh	r0, [r3, #0]
   81f08:	4428      	add	r0, r5
   81f0a:	b280      	uxth	r0, r0
   81f0c:	4b06      	ldr	r3, [pc, #24]	; (81f28 <vTaskPlaceOnEventListRestricted+0x44>)
   81f0e:	4798      	blx	r3
   81f10:	bd38      	pop	{r3, r4, r5, pc}
   81f12:	bf00      	nop
   81f14:	00080ffd 	.word	0x00080ffd
   81f18:	20078b88 	.word	0x20078b88
   81f1c:	00080f15 	.word	0x00080f15
   81f20:	00080f75 	.word	0x00080f75
   81f24:	20078ba4 	.word	0x20078ba4
   81f28:	000817a1 	.word	0x000817a1

00081f2c <xTaskRemoveFromEventList>:
   81f2c:	b538      	push	{r3, r4, r5, lr}
   81f2e:	68c3      	ldr	r3, [r0, #12]
   81f30:	68dc      	ldr	r4, [r3, #12]
   81f32:	b91c      	cbnz	r4, 81f3c <xTaskRemoveFromEventList+0x10>
   81f34:	4b16      	ldr	r3, [pc, #88]	; (81f90 <xTaskRemoveFromEventList+0x64>)
   81f36:	4798      	blx	r3
   81f38:	bf00      	nop
   81f3a:	e7fd      	b.n	81f38 <xTaskRemoveFromEventList+0xc>
   81f3c:	f104 0518 	add.w	r5, r4, #24
   81f40:	4628      	mov	r0, r5
   81f42:	4b14      	ldr	r3, [pc, #80]	; (81f94 <xTaskRemoveFromEventList+0x68>)
   81f44:	4798      	blx	r3
   81f46:	4b14      	ldr	r3, [pc, #80]	; (81f98 <xTaskRemoveFromEventList+0x6c>)
   81f48:	681b      	ldr	r3, [r3, #0]
   81f4a:	b99b      	cbnz	r3, 81f74 <xTaskRemoveFromEventList+0x48>
   81f4c:	1d25      	adds	r5, r4, #4
   81f4e:	4628      	mov	r0, r5
   81f50:	4b10      	ldr	r3, [pc, #64]	; (81f94 <xTaskRemoveFromEventList+0x68>)
   81f52:	4798      	blx	r3
   81f54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81f56:	4a11      	ldr	r2, [pc, #68]	; (81f9c <xTaskRemoveFromEventList+0x70>)
   81f58:	6812      	ldr	r2, [r2, #0]
   81f5a:	4293      	cmp	r3, r2
   81f5c:	bf84      	itt	hi
   81f5e:	4a0f      	ldrhi	r2, [pc, #60]	; (81f9c <xTaskRemoveFromEventList+0x70>)
   81f60:	6013      	strhi	r3, [r2, #0]
   81f62:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81f66:	480e      	ldr	r0, [pc, #56]	; (81fa0 <xTaskRemoveFromEventList+0x74>)
   81f68:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81f6c:	4629      	mov	r1, r5
   81f6e:	4b0d      	ldr	r3, [pc, #52]	; (81fa4 <xTaskRemoveFromEventList+0x78>)
   81f70:	4798      	blx	r3
   81f72:	e003      	b.n	81f7c <xTaskRemoveFromEventList+0x50>
   81f74:	480c      	ldr	r0, [pc, #48]	; (81fa8 <xTaskRemoveFromEventList+0x7c>)
   81f76:	4629      	mov	r1, r5
   81f78:	4b0a      	ldr	r3, [pc, #40]	; (81fa4 <xTaskRemoveFromEventList+0x78>)
   81f7a:	4798      	blx	r3
   81f7c:	4b0b      	ldr	r3, [pc, #44]	; (81fac <xTaskRemoveFromEventList+0x80>)
   81f7e:	681b      	ldr	r3, [r3, #0]
   81f80:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81f84:	4298      	cmp	r0, r3
   81f86:	bf34      	ite	cc
   81f88:	2000      	movcc	r0, #0
   81f8a:	2001      	movcs	r0, #1
   81f8c:	bd38      	pop	{r3, r4, r5, pc}
   81f8e:	bf00      	nop
   81f90:	00080ffd 	.word	0x00080ffd
   81f94:	00080f75 	.word	0x00080f75
   81f98:	20078b84 	.word	0x20078b84
   81f9c:	20078ab8 	.word	0x20078ab8
   81fa0:	20078abc 	.word	0x20078abc
   81fa4:	00080f15 	.word	0x00080f15
   81fa8:	20078b8c 	.word	0x20078b8c
   81fac:	20078b88 	.word	0x20078b88

00081fb0 <vTaskSetTimeOutState>:
   81fb0:	b508      	push	{r3, lr}
   81fb2:	b918      	cbnz	r0, 81fbc <vTaskSetTimeOutState+0xc>
   81fb4:	4b05      	ldr	r3, [pc, #20]	; (81fcc <vTaskSetTimeOutState+0x1c>)
   81fb6:	4798      	blx	r3
   81fb8:	bf00      	nop
   81fba:	e7fd      	b.n	81fb8 <vTaskSetTimeOutState+0x8>
   81fbc:	4a04      	ldr	r2, [pc, #16]	; (81fd0 <vTaskSetTimeOutState+0x20>)
   81fbe:	6812      	ldr	r2, [r2, #0]
   81fc0:	6002      	str	r2, [r0, #0]
   81fc2:	4a04      	ldr	r2, [pc, #16]	; (81fd4 <vTaskSetTimeOutState+0x24>)
   81fc4:	8812      	ldrh	r2, [r2, #0]
   81fc6:	8082      	strh	r2, [r0, #4]
   81fc8:	bd08      	pop	{r3, pc}
   81fca:	bf00      	nop
   81fcc:	00080ffd 	.word	0x00080ffd
   81fd0:	20078ba0 	.word	0x20078ba0
   81fd4:	20078ba4 	.word	0x20078ba4

00081fd8 <xTaskCheckForTimeOut>:
   81fd8:	b538      	push	{r3, r4, r5, lr}
   81fda:	460d      	mov	r5, r1
   81fdc:	4604      	mov	r4, r0
   81fde:	b918      	cbnz	r0, 81fe8 <xTaskCheckForTimeOut+0x10>
   81fe0:	4b1a      	ldr	r3, [pc, #104]	; (8204c <xTaskCheckForTimeOut+0x74>)
   81fe2:	4798      	blx	r3
   81fe4:	bf00      	nop
   81fe6:	e7fd      	b.n	81fe4 <xTaskCheckForTimeOut+0xc>
   81fe8:	b919      	cbnz	r1, 81ff2 <xTaskCheckForTimeOut+0x1a>
   81fea:	4b18      	ldr	r3, [pc, #96]	; (8204c <xTaskCheckForTimeOut+0x74>)
   81fec:	4798      	blx	r3
   81fee:	bf00      	nop
   81ff0:	e7fd      	b.n	81fee <xTaskCheckForTimeOut+0x16>
   81ff2:	4b17      	ldr	r3, [pc, #92]	; (82050 <xTaskCheckForTimeOut+0x78>)
   81ff4:	4798      	blx	r3
   81ff6:	882b      	ldrh	r3, [r5, #0]
   81ff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81ffc:	4293      	cmp	r3, r2
   81ffe:	d01c      	beq.n	8203a <xTaskCheckForTimeOut+0x62>
   82000:	4a14      	ldr	r2, [pc, #80]	; (82054 <xTaskCheckForTimeOut+0x7c>)
   82002:	6811      	ldr	r1, [r2, #0]
   82004:	6822      	ldr	r2, [r4, #0]
   82006:	428a      	cmp	r2, r1
   82008:	d005      	beq.n	82016 <xTaskCheckForTimeOut+0x3e>
   8200a:	4a13      	ldr	r2, [pc, #76]	; (82058 <xTaskCheckForTimeOut+0x80>)
   8200c:	8812      	ldrh	r2, [r2, #0]
   8200e:	b292      	uxth	r2, r2
   82010:	88a1      	ldrh	r1, [r4, #4]
   82012:	4291      	cmp	r1, r2
   82014:	d913      	bls.n	8203e <xTaskCheckForTimeOut+0x66>
   82016:	4a10      	ldr	r2, [pc, #64]	; (82058 <xTaskCheckForTimeOut+0x80>)
   82018:	8811      	ldrh	r1, [r2, #0]
   8201a:	88a2      	ldrh	r2, [r4, #4]
   8201c:	1a89      	subs	r1, r1, r2
   8201e:	b289      	uxth	r1, r1
   82020:	428b      	cmp	r3, r1
   82022:	d90e      	bls.n	82042 <xTaskCheckForTimeOut+0x6a>
   82024:	490c      	ldr	r1, [pc, #48]	; (82058 <xTaskCheckForTimeOut+0x80>)
   82026:	8809      	ldrh	r1, [r1, #0]
   82028:	b289      	uxth	r1, r1
   8202a:	1a52      	subs	r2, r2, r1
   8202c:	4413      	add	r3, r2
   8202e:	802b      	strh	r3, [r5, #0]
   82030:	4620      	mov	r0, r4
   82032:	4b0a      	ldr	r3, [pc, #40]	; (8205c <xTaskCheckForTimeOut+0x84>)
   82034:	4798      	blx	r3
   82036:	2400      	movs	r4, #0
   82038:	e004      	b.n	82044 <xTaskCheckForTimeOut+0x6c>
   8203a:	2400      	movs	r4, #0
   8203c:	e002      	b.n	82044 <xTaskCheckForTimeOut+0x6c>
   8203e:	2401      	movs	r4, #1
   82040:	e000      	b.n	82044 <xTaskCheckForTimeOut+0x6c>
   82042:	2401      	movs	r4, #1
   82044:	4b06      	ldr	r3, [pc, #24]	; (82060 <xTaskCheckForTimeOut+0x88>)
   82046:	4798      	blx	r3
   82048:	4620      	mov	r0, r4
   8204a:	bd38      	pop	{r3, r4, r5, pc}
   8204c:	00080ffd 	.word	0x00080ffd
   82050:	0008100d 	.word	0x0008100d
   82054:	20078ba0 	.word	0x20078ba0
   82058:	20078ba4 	.word	0x20078ba4
   8205c:	00081fb1 	.word	0x00081fb1
   82060:	0008102d 	.word	0x0008102d

00082064 <vTaskMissedYield>:
   82064:	2201      	movs	r2, #1
   82066:	4b01      	ldr	r3, [pc, #4]	; (8206c <vTaskMissedYield+0x8>)
   82068:	601a      	str	r2, [r3, #0]
   8206a:	4770      	bx	lr
   8206c:	20078bc4 	.word	0x20078bc4

00082070 <xTaskGetCurrentTaskHandle>:
   82070:	4b01      	ldr	r3, [pc, #4]	; (82078 <xTaskGetCurrentTaskHandle+0x8>)
   82072:	6818      	ldr	r0, [r3, #0]
   82074:	4770      	bx	lr
   82076:	bf00      	nop
   82078:	20078b88 	.word	0x20078b88

0008207c <xTaskGetSchedulerState>:
   8207c:	4b05      	ldr	r3, [pc, #20]	; (82094 <xTaskGetSchedulerState+0x18>)
   8207e:	681b      	ldr	r3, [r3, #0]
   82080:	b133      	cbz	r3, 82090 <xTaskGetSchedulerState+0x14>
   82082:	4b05      	ldr	r3, [pc, #20]	; (82098 <xTaskGetSchedulerState+0x1c>)
   82084:	681b      	ldr	r3, [r3, #0]
   82086:	2b00      	cmp	r3, #0
   82088:	bf14      	ite	ne
   8208a:	2002      	movne	r0, #2
   8208c:	2001      	moveq	r0, #1
   8208e:	4770      	bx	lr
   82090:	2000      	movs	r0, #0
   82092:	4770      	bx	lr
   82094:	20078a88 	.word	0x20078a88
   82098:	20078b84 	.word	0x20078b84

0008209c <vTaskPriorityInherit>:
   8209c:	b538      	push	{r3, r4, r5, lr}
   8209e:	4604      	mov	r4, r0
   820a0:	2800      	cmp	r0, #0
   820a2:	d02e      	beq.n	82102 <vTaskPriorityInherit+0x66>
   820a4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   820a6:	4a17      	ldr	r2, [pc, #92]	; (82104 <vTaskPriorityInherit+0x68>)
   820a8:	6812      	ldr	r2, [r2, #0]
   820aa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   820ac:	4293      	cmp	r3, r2
   820ae:	d228      	bcs.n	82102 <vTaskPriorityInherit+0x66>
   820b0:	4a14      	ldr	r2, [pc, #80]	; (82104 <vTaskPriorityInherit+0x68>)
   820b2:	6812      	ldr	r2, [r2, #0]
   820b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   820b6:	f1c2 020a 	rsb	r2, r2, #10
   820ba:	8302      	strh	r2, [r0, #24]
   820bc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   820c0:	4a11      	ldr	r2, [pc, #68]	; (82108 <vTaskPriorityInherit+0x6c>)
   820c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   820c6:	6942      	ldr	r2, [r0, #20]
   820c8:	429a      	cmp	r2, r3
   820ca:	d116      	bne.n	820fa <vTaskPriorityInherit+0x5e>
   820cc:	1d05      	adds	r5, r0, #4
   820ce:	4628      	mov	r0, r5
   820d0:	4b0e      	ldr	r3, [pc, #56]	; (8210c <vTaskPriorityInherit+0x70>)
   820d2:	4798      	blx	r3
   820d4:	4b0b      	ldr	r3, [pc, #44]	; (82104 <vTaskPriorityInherit+0x68>)
   820d6:	681b      	ldr	r3, [r3, #0]
   820d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   820da:	62e3      	str	r3, [r4, #44]	; 0x2c
   820dc:	4a0c      	ldr	r2, [pc, #48]	; (82110 <vTaskPriorityInherit+0x74>)
   820de:	6812      	ldr	r2, [r2, #0]
   820e0:	4293      	cmp	r3, r2
   820e2:	bf84      	itt	hi
   820e4:	4a0a      	ldrhi	r2, [pc, #40]	; (82110 <vTaskPriorityInherit+0x74>)
   820e6:	6013      	strhi	r3, [r2, #0]
   820e8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   820ec:	4806      	ldr	r0, [pc, #24]	; (82108 <vTaskPriorityInherit+0x6c>)
   820ee:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   820f2:	4629      	mov	r1, r5
   820f4:	4b07      	ldr	r3, [pc, #28]	; (82114 <vTaskPriorityInherit+0x78>)
   820f6:	4798      	blx	r3
   820f8:	bd38      	pop	{r3, r4, r5, pc}
   820fa:	4b02      	ldr	r3, [pc, #8]	; (82104 <vTaskPriorityInherit+0x68>)
   820fc:	681b      	ldr	r3, [r3, #0]
   820fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82100:	62c3      	str	r3, [r0, #44]	; 0x2c
   82102:	bd38      	pop	{r3, r4, r5, pc}
   82104:	20078b88 	.word	0x20078b88
   82108:	20078abc 	.word	0x20078abc
   8210c:	00080f75 	.word	0x00080f75
   82110:	20078ab8 	.word	0x20078ab8
   82114:	00080f15 	.word	0x00080f15

00082118 <vTaskPriorityDisinherit>:
   82118:	b538      	push	{r3, r4, r5, lr}
   8211a:	4604      	mov	r4, r0
   8211c:	b1d0      	cbz	r0, 82154 <vTaskPriorityDisinherit+0x3c>
   8211e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82120:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   82122:	429a      	cmp	r2, r3
   82124:	d016      	beq.n	82154 <vTaskPriorityDisinherit+0x3c>
   82126:	1d05      	adds	r5, r0, #4
   82128:	4628      	mov	r0, r5
   8212a:	4b0b      	ldr	r3, [pc, #44]	; (82158 <vTaskPriorityDisinherit+0x40>)
   8212c:	4798      	blx	r3
   8212e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   82130:	62e3      	str	r3, [r4, #44]	; 0x2c
   82132:	f1c3 020a 	rsb	r2, r3, #10
   82136:	8322      	strh	r2, [r4, #24]
   82138:	4a08      	ldr	r2, [pc, #32]	; (8215c <vTaskPriorityDisinherit+0x44>)
   8213a:	6812      	ldr	r2, [r2, #0]
   8213c:	4293      	cmp	r3, r2
   8213e:	bf84      	itt	hi
   82140:	4a06      	ldrhi	r2, [pc, #24]	; (8215c <vTaskPriorityDisinherit+0x44>)
   82142:	6013      	strhi	r3, [r2, #0]
   82144:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82148:	4805      	ldr	r0, [pc, #20]	; (82160 <vTaskPriorityDisinherit+0x48>)
   8214a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8214e:	4629      	mov	r1, r5
   82150:	4b04      	ldr	r3, [pc, #16]	; (82164 <vTaskPriorityDisinherit+0x4c>)
   82152:	4798      	blx	r3
   82154:	bd38      	pop	{r3, r4, r5, pc}
   82156:	bf00      	nop
   82158:	00080f75 	.word	0x00080f75
   8215c:	20078ab8 	.word	0x20078ab8
   82160:	20078abc 	.word	0x20078abc
   82164:	00080f15 	.word	0x00080f15

00082168 <prvInsertTimerInActiveList>:
   82168:	b510      	push	{r4, lr}
   8216a:	4604      	mov	r4, r0
   8216c:	8081      	strh	r1, [r0, #4]
   8216e:	6120      	str	r0, [r4, #16]
   82170:	4291      	cmp	r1, r2
   82172:	d80b      	bhi.n	8218c <prvInsertTimerInActiveList+0x24>
   82174:	1ad3      	subs	r3, r2, r3
   82176:	8b01      	ldrh	r1, [r0, #24]
   82178:	b29b      	uxth	r3, r3
   8217a:	4299      	cmp	r1, r3
   8217c:	d911      	bls.n	821a2 <prvInsertTimerInActiveList+0x3a>
   8217e:	4b0b      	ldr	r3, [pc, #44]	; (821ac <prvInsertTimerInActiveList+0x44>)
   82180:	6818      	ldr	r0, [r3, #0]
   82182:	1d21      	adds	r1, r4, #4
   82184:	4b0a      	ldr	r3, [pc, #40]	; (821b0 <prvInsertTimerInActiveList+0x48>)
   82186:	4798      	blx	r3
   82188:	2000      	movs	r0, #0
   8218a:	bd10      	pop	{r4, pc}
   8218c:	429a      	cmp	r2, r3
   8218e:	d201      	bcs.n	82194 <prvInsertTimerInActiveList+0x2c>
   82190:	4299      	cmp	r1, r3
   82192:	d208      	bcs.n	821a6 <prvInsertTimerInActiveList+0x3e>
   82194:	4b07      	ldr	r3, [pc, #28]	; (821b4 <prvInsertTimerInActiveList+0x4c>)
   82196:	6818      	ldr	r0, [r3, #0]
   82198:	1d21      	adds	r1, r4, #4
   8219a:	4b05      	ldr	r3, [pc, #20]	; (821b0 <prvInsertTimerInActiveList+0x48>)
   8219c:	4798      	blx	r3
   8219e:	2000      	movs	r0, #0
   821a0:	bd10      	pop	{r4, pc}
   821a2:	2001      	movs	r0, #1
   821a4:	bd10      	pop	{r4, pc}
   821a6:	2001      	movs	r0, #1
   821a8:	bd10      	pop	{r4, pc}
   821aa:	bf00      	nop
   821ac:	20078c04 	.word	0x20078c04
   821b0:	00080f31 	.word	0x00080f31
   821b4:	20078bd0 	.word	0x20078bd0

000821b8 <prvCheckForValidListAndQueue>:
   821b8:	b570      	push	{r4, r5, r6, lr}
   821ba:	4b0d      	ldr	r3, [pc, #52]	; (821f0 <prvCheckForValidListAndQueue+0x38>)
   821bc:	4798      	blx	r3
   821be:	4b0d      	ldr	r3, [pc, #52]	; (821f4 <prvCheckForValidListAndQueue+0x3c>)
   821c0:	681b      	ldr	r3, [r3, #0]
   821c2:	b98b      	cbnz	r3, 821e8 <prvCheckForValidListAndQueue+0x30>
   821c4:	4d0c      	ldr	r5, [pc, #48]	; (821f8 <prvCheckForValidListAndQueue+0x40>)
   821c6:	4628      	mov	r0, r5
   821c8:	4e0c      	ldr	r6, [pc, #48]	; (821fc <prvCheckForValidListAndQueue+0x44>)
   821ca:	47b0      	blx	r6
   821cc:	4c0c      	ldr	r4, [pc, #48]	; (82200 <prvCheckForValidListAndQueue+0x48>)
   821ce:	4620      	mov	r0, r4
   821d0:	47b0      	blx	r6
   821d2:	4b0c      	ldr	r3, [pc, #48]	; (82204 <prvCheckForValidListAndQueue+0x4c>)
   821d4:	601d      	str	r5, [r3, #0]
   821d6:	4b0c      	ldr	r3, [pc, #48]	; (82208 <prvCheckForValidListAndQueue+0x50>)
   821d8:	601c      	str	r4, [r3, #0]
   821da:	2005      	movs	r0, #5
   821dc:	210c      	movs	r1, #12
   821de:	2200      	movs	r2, #0
   821e0:	4b0a      	ldr	r3, [pc, #40]	; (8220c <prvCheckForValidListAndQueue+0x54>)
   821e2:	4798      	blx	r3
   821e4:	4b03      	ldr	r3, [pc, #12]	; (821f4 <prvCheckForValidListAndQueue+0x3c>)
   821e6:	6018      	str	r0, [r3, #0]
   821e8:	4b09      	ldr	r3, [pc, #36]	; (82210 <prvCheckForValidListAndQueue+0x58>)
   821ea:	4798      	blx	r3
   821ec:	bd70      	pop	{r4, r5, r6, pc}
   821ee:	bf00      	nop
   821f0:	0008100d 	.word	0x0008100d
   821f4:	20078c00 	.word	0x20078c00
   821f8:	20078bd4 	.word	0x20078bd4
   821fc:	00080ef5 	.word	0x00080ef5
   82200:	20078be8 	.word	0x20078be8
   82204:	20078bd0 	.word	0x20078bd0
   82208:	20078c04 	.word	0x20078c04
   8220c:	000813e5 	.word	0x000813e5
   82210:	0008102d 	.word	0x0008102d

00082214 <xTimerCreateTimerTask>:
   82214:	b510      	push	{r4, lr}
   82216:	b084      	sub	sp, #16
   82218:	4b0b      	ldr	r3, [pc, #44]	; (82248 <xTimerCreateTimerTask+0x34>)
   8221a:	4798      	blx	r3
   8221c:	4b0b      	ldr	r3, [pc, #44]	; (8224c <xTimerCreateTimerTask+0x38>)
   8221e:	681b      	ldr	r3, [r3, #0]
   82220:	b163      	cbz	r3, 8223c <xTimerCreateTimerTask+0x28>
   82222:	2309      	movs	r3, #9
   82224:	9300      	str	r3, [sp, #0]
   82226:	2300      	movs	r3, #0
   82228:	9301      	str	r3, [sp, #4]
   8222a:	9302      	str	r3, [sp, #8]
   8222c:	9303      	str	r3, [sp, #12]
   8222e:	4808      	ldr	r0, [pc, #32]	; (82250 <xTimerCreateTimerTask+0x3c>)
   82230:	4908      	ldr	r1, [pc, #32]	; (82254 <xTimerCreateTimerTask+0x40>)
   82232:	f44f 7200 	mov.w	r2, #512	; 0x200
   82236:	4c08      	ldr	r4, [pc, #32]	; (82258 <xTimerCreateTimerTask+0x44>)
   82238:	47a0      	blx	r4
   8223a:	b918      	cbnz	r0, 82244 <xTimerCreateTimerTask+0x30>
   8223c:	4b07      	ldr	r3, [pc, #28]	; (8225c <xTimerCreateTimerTask+0x48>)
   8223e:	4798      	blx	r3
   82240:	bf00      	nop
   82242:	e7fd      	b.n	82240 <xTimerCreateTimerTask+0x2c>
   82244:	b004      	add	sp, #16
   82246:	bd10      	pop	{r4, pc}
   82248:	000821b9 	.word	0x000821b9
   8224c:	20078c00 	.word	0x20078c00
   82250:	00082375 	.word	0x00082375
   82254:	000839f8 	.word	0x000839f8
   82258:	000817fd 	.word	0x000817fd
   8225c:	00080ffd 	.word	0x00080ffd

00082260 <xTimerGenericCommand>:
   82260:	b510      	push	{r4, lr}
   82262:	b084      	sub	sp, #16
   82264:	4c10      	ldr	r4, [pc, #64]	; (822a8 <xTimerGenericCommand+0x48>)
   82266:	6824      	ldr	r4, [r4, #0]
   82268:	b1d4      	cbz	r4, 822a0 <xTimerGenericCommand+0x40>
   8226a:	9101      	str	r1, [sp, #4]
   8226c:	f8ad 2008 	strh.w	r2, [sp, #8]
   82270:	9003      	str	r0, [sp, #12]
   82272:	b973      	cbnz	r3, 82292 <xTimerGenericCommand+0x32>
   82274:	4b0d      	ldr	r3, [pc, #52]	; (822ac <xTimerGenericCommand+0x4c>)
   82276:	4798      	blx	r3
   82278:	2801      	cmp	r0, #1
   8227a:	4b0b      	ldr	r3, [pc, #44]	; (822a8 <xTimerGenericCommand+0x48>)
   8227c:	6818      	ldr	r0, [r3, #0]
   8227e:	a901      	add	r1, sp, #4
   82280:	bf07      	ittee	eq
   82282:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   82286:	2300      	moveq	r3, #0
   82288:	2200      	movne	r2, #0
   8228a:	4613      	movne	r3, r2
   8228c:	4c08      	ldr	r4, [pc, #32]	; (822b0 <xTimerGenericCommand+0x50>)
   8228e:	47a0      	blx	r4
   82290:	e007      	b.n	822a2 <xTimerGenericCommand+0x42>
   82292:	4620      	mov	r0, r4
   82294:	a901      	add	r1, sp, #4
   82296:	461a      	mov	r2, r3
   82298:	2300      	movs	r3, #0
   8229a:	4c06      	ldr	r4, [pc, #24]	; (822b4 <xTimerGenericCommand+0x54>)
   8229c:	47a0      	blx	r4
   8229e:	e000      	b.n	822a2 <xTimerGenericCommand+0x42>
   822a0:	2000      	movs	r0, #0
   822a2:	b004      	add	sp, #16
   822a4:	bd10      	pop	{r4, pc}
   822a6:	bf00      	nop
   822a8:	20078c00 	.word	0x20078c00
   822ac:	0008207d 	.word	0x0008207d
   822b0:	0008143d 	.word	0x0008143d
   822b4:	00081561 	.word	0x00081561

000822b8 <prvSampleTimeNow>:
   822b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   822bc:	b082      	sub	sp, #8
   822be:	4681      	mov	r9, r0
   822c0:	4b24      	ldr	r3, [pc, #144]	; (82354 <prvSampleTimeNow+0x9c>)
   822c2:	4798      	blx	r3
   822c4:	4680      	mov	r8, r0
   822c6:	4b24      	ldr	r3, [pc, #144]	; (82358 <prvSampleTimeNow+0xa0>)
   822c8:	881b      	ldrh	r3, [r3, #0]
   822ca:	4283      	cmp	r3, r0
   822cc:	d937      	bls.n	8233e <prvSampleTimeNow+0x86>
   822ce:	4e23      	ldr	r6, [pc, #140]	; (8235c <prvSampleTimeNow+0xa4>)
   822d0:	4f23      	ldr	r7, [pc, #140]	; (82360 <prvSampleTimeNow+0xa8>)
   822d2:	e027      	b.n	82324 <prvSampleTimeNow+0x6c>
   822d4:	68da      	ldr	r2, [r3, #12]
   822d6:	f8b2 a000 	ldrh.w	sl, [r2]
   822da:	fa1f fa8a 	uxth.w	sl, sl
   822de:	68db      	ldr	r3, [r3, #12]
   822e0:	68dc      	ldr	r4, [r3, #12]
   822e2:	1d25      	adds	r5, r4, #4
   822e4:	4628      	mov	r0, r5
   822e6:	47b8      	blx	r7
   822e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   822ea:	4620      	mov	r0, r4
   822ec:	4798      	blx	r3
   822ee:	69e3      	ldr	r3, [r4, #28]
   822f0:	2b01      	cmp	r3, #1
   822f2:	d117      	bne.n	82324 <prvSampleTimeNow+0x6c>
   822f4:	8b23      	ldrh	r3, [r4, #24]
   822f6:	4453      	add	r3, sl
   822f8:	b29b      	uxth	r3, r3
   822fa:	4553      	cmp	r3, sl
   822fc:	d906      	bls.n	8230c <prvSampleTimeNow+0x54>
   822fe:	80a3      	strh	r3, [r4, #4]
   82300:	6124      	str	r4, [r4, #16]
   82302:	6830      	ldr	r0, [r6, #0]
   82304:	4629      	mov	r1, r5
   82306:	4b17      	ldr	r3, [pc, #92]	; (82364 <prvSampleTimeNow+0xac>)
   82308:	4798      	blx	r3
   8230a:	e00b      	b.n	82324 <prvSampleTimeNow+0x6c>
   8230c:	2300      	movs	r3, #0
   8230e:	9300      	str	r3, [sp, #0]
   82310:	4620      	mov	r0, r4
   82312:	4619      	mov	r1, r3
   82314:	4652      	mov	r2, sl
   82316:	4c14      	ldr	r4, [pc, #80]	; (82368 <prvSampleTimeNow+0xb0>)
   82318:	47a0      	blx	r4
   8231a:	b918      	cbnz	r0, 82324 <prvSampleTimeNow+0x6c>
   8231c:	4b13      	ldr	r3, [pc, #76]	; (8236c <prvSampleTimeNow+0xb4>)
   8231e:	4798      	blx	r3
   82320:	bf00      	nop
   82322:	e7fd      	b.n	82320 <prvSampleTimeNow+0x68>
   82324:	6833      	ldr	r3, [r6, #0]
   82326:	681a      	ldr	r2, [r3, #0]
   82328:	2a00      	cmp	r2, #0
   8232a:	d1d3      	bne.n	822d4 <prvSampleTimeNow+0x1c>
   8232c:	4a10      	ldr	r2, [pc, #64]	; (82370 <prvSampleTimeNow+0xb8>)
   8232e:	6811      	ldr	r1, [r2, #0]
   82330:	480a      	ldr	r0, [pc, #40]	; (8235c <prvSampleTimeNow+0xa4>)
   82332:	6001      	str	r1, [r0, #0]
   82334:	6013      	str	r3, [r2, #0]
   82336:	2301      	movs	r3, #1
   82338:	f8c9 3000 	str.w	r3, [r9]
   8233c:	e002      	b.n	82344 <prvSampleTimeNow+0x8c>
   8233e:	2300      	movs	r3, #0
   82340:	f8c9 3000 	str.w	r3, [r9]
   82344:	4b04      	ldr	r3, [pc, #16]	; (82358 <prvSampleTimeNow+0xa0>)
   82346:	f8a3 8000 	strh.w	r8, [r3]
   8234a:	4640      	mov	r0, r8
   8234c:	b002      	add	sp, #8
   8234e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82352:	bf00      	nop
   82354:	00081a81 	.word	0x00081a81
   82358:	20078bfc 	.word	0x20078bfc
   8235c:	20078bd0 	.word	0x20078bd0
   82360:	00080f75 	.word	0x00080f75
   82364:	00080f31 	.word	0x00080f31
   82368:	00082261 	.word	0x00082261
   8236c:	00080ffd 	.word	0x00080ffd
   82370:	20078c04 	.word	0x20078c04

00082374 <prvTimerTask>:
   82374:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82378:	b087      	sub	sp, #28
   8237a:	4d51      	ldr	r5, [pc, #324]	; (824c0 <prvTimerTask+0x14c>)
   8237c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 824f0 <prvTimerTask+0x17c>
   82380:	4b50      	ldr	r3, [pc, #320]	; (824c4 <prvTimerTask+0x150>)
   82382:	681b      	ldr	r3, [r3, #0]
   82384:	681a      	ldr	r2, [r3, #0]
   82386:	2a00      	cmp	r2, #0
   82388:	f000 8090 	beq.w	824ac <prvTimerTask+0x138>
   8238c:	68db      	ldr	r3, [r3, #12]
   8238e:	881e      	ldrh	r6, [r3, #0]
   82390:	b2b6      	uxth	r6, r6
   82392:	4b4d      	ldr	r3, [pc, #308]	; (824c8 <prvTimerTask+0x154>)
   82394:	4798      	blx	r3
   82396:	a803      	add	r0, sp, #12
   82398:	4b4c      	ldr	r3, [pc, #304]	; (824cc <prvTimerTask+0x158>)
   8239a:	4798      	blx	r3
   8239c:	4607      	mov	r7, r0
   8239e:	9b03      	ldr	r3, [sp, #12]
   823a0:	2b00      	cmp	r3, #0
   823a2:	d132      	bne.n	8240a <prvTimerTask+0x96>
   823a4:	4286      	cmp	r6, r0
   823a6:	d825      	bhi.n	823f4 <prvTimerTask+0x80>
   823a8:	4b49      	ldr	r3, [pc, #292]	; (824d0 <prvTimerTask+0x15c>)
   823aa:	4798      	blx	r3
   823ac:	4b45      	ldr	r3, [pc, #276]	; (824c4 <prvTimerTask+0x150>)
   823ae:	681b      	ldr	r3, [r3, #0]
   823b0:	68db      	ldr	r3, [r3, #12]
   823b2:	68dc      	ldr	r4, [r3, #12]
   823b4:	1d20      	adds	r0, r4, #4
   823b6:	47c0      	blx	r8
   823b8:	69e3      	ldr	r3, [r4, #28]
   823ba:	2b01      	cmp	r3, #1
   823bc:	d115      	bne.n	823ea <prvTimerTask+0x76>
   823be:	8b21      	ldrh	r1, [r4, #24]
   823c0:	4431      	add	r1, r6
   823c2:	4620      	mov	r0, r4
   823c4:	b289      	uxth	r1, r1
   823c6:	463a      	mov	r2, r7
   823c8:	4633      	mov	r3, r6
   823ca:	4f42      	ldr	r7, [pc, #264]	; (824d4 <prvTimerTask+0x160>)
   823cc:	47b8      	blx	r7
   823ce:	2801      	cmp	r0, #1
   823d0:	d10b      	bne.n	823ea <prvTimerTask+0x76>
   823d2:	2300      	movs	r3, #0
   823d4:	9300      	str	r3, [sp, #0]
   823d6:	4620      	mov	r0, r4
   823d8:	4619      	mov	r1, r3
   823da:	4632      	mov	r2, r6
   823dc:	4e3e      	ldr	r6, [pc, #248]	; (824d8 <prvTimerTask+0x164>)
   823de:	47b0      	blx	r6
   823e0:	b918      	cbnz	r0, 823ea <prvTimerTask+0x76>
   823e2:	4b3e      	ldr	r3, [pc, #248]	; (824dc <prvTimerTask+0x168>)
   823e4:	4798      	blx	r3
   823e6:	bf00      	nop
   823e8:	e7fd      	b.n	823e6 <prvTimerTask+0x72>
   823ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
   823ec:	4620      	mov	r0, r4
   823ee:	4798      	blx	r3
   823f0:	e00d      	b.n	8240e <prvTimerTask+0x9a>
   823f2:	2600      	movs	r6, #0
   823f4:	1bf1      	subs	r1, r6, r7
   823f6:	6828      	ldr	r0, [r5, #0]
   823f8:	b289      	uxth	r1, r1
   823fa:	4b39      	ldr	r3, [pc, #228]	; (824e0 <prvTimerTask+0x16c>)
   823fc:	4798      	blx	r3
   823fe:	4b34      	ldr	r3, [pc, #208]	; (824d0 <prvTimerTask+0x15c>)
   82400:	4798      	blx	r3
   82402:	b920      	cbnz	r0, 8240e <prvTimerTask+0x9a>
   82404:	4b37      	ldr	r3, [pc, #220]	; (824e4 <prvTimerTask+0x170>)
   82406:	4798      	blx	r3
   82408:	e001      	b.n	8240e <prvTimerTask+0x9a>
   8240a:	4b31      	ldr	r3, [pc, #196]	; (824d0 <prvTimerTask+0x15c>)
   8240c:	4798      	blx	r3
   8240e:	a802      	add	r0, sp, #8
   82410:	4b2e      	ldr	r3, [pc, #184]	; (824cc <prvTimerTask+0x158>)
   82412:	4798      	blx	r3
   82414:	4607      	mov	r7, r0
   82416:	4e34      	ldr	r6, [pc, #208]	; (824e8 <prvTimerTask+0x174>)
   82418:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 824d4 <prvTimerTask+0x160>
   8241c:	e03e      	b.n	8249c <prvTimerTask+0x128>
   8241e:	9c05      	ldr	r4, [sp, #20]
   82420:	b11c      	cbz	r4, 8242a <prvTimerTask+0xb6>
   82422:	6961      	ldr	r1, [r4, #20]
   82424:	b109      	cbz	r1, 8242a <prvTimerTask+0xb6>
   82426:	1d20      	adds	r0, r4, #4
   82428:	47c0      	blx	r8
   8242a:	9903      	ldr	r1, [sp, #12]
   8242c:	2902      	cmp	r1, #2
   8242e:	d023      	beq.n	82478 <prvTimerTask+0x104>
   82430:	2903      	cmp	r1, #3
   82432:	d030      	beq.n	82496 <prvTimerTask+0x122>
   82434:	2900      	cmp	r1, #0
   82436:	d131      	bne.n	8249c <prvTimerTask+0x128>
   82438:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8243c:	8b21      	ldrh	r1, [r4, #24]
   8243e:	4419      	add	r1, r3
   82440:	4620      	mov	r0, r4
   82442:	b289      	uxth	r1, r1
   82444:	463a      	mov	r2, r7
   82446:	47c8      	blx	r9
   82448:	2801      	cmp	r0, #1
   8244a:	d127      	bne.n	8249c <prvTimerTask+0x128>
   8244c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8244e:	4620      	mov	r0, r4
   82450:	4798      	blx	r3
   82452:	69e3      	ldr	r3, [r4, #28]
   82454:	2b01      	cmp	r3, #1
   82456:	d121      	bne.n	8249c <prvTimerTask+0x128>
   82458:	8b22      	ldrh	r2, [r4, #24]
   8245a:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8245e:	441a      	add	r2, r3
   82460:	2300      	movs	r3, #0
   82462:	9300      	str	r3, [sp, #0]
   82464:	4620      	mov	r0, r4
   82466:	4619      	mov	r1, r3
   82468:	b292      	uxth	r2, r2
   8246a:	4c1b      	ldr	r4, [pc, #108]	; (824d8 <prvTimerTask+0x164>)
   8246c:	47a0      	blx	r4
   8246e:	b9a8      	cbnz	r0, 8249c <prvTimerTask+0x128>
   82470:	4b1a      	ldr	r3, [pc, #104]	; (824dc <prvTimerTask+0x168>)
   82472:	4798      	blx	r3
   82474:	bf00      	nop
   82476:	e7fd      	b.n	82474 <prvTimerTask+0x100>
   82478:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8247c:	8323      	strh	r3, [r4, #24]
   8247e:	b91b      	cbnz	r3, 82488 <prvTimerTask+0x114>
   82480:	4b16      	ldr	r3, [pc, #88]	; (824dc <prvTimerTask+0x168>)
   82482:	4798      	blx	r3
   82484:	bf00      	nop
   82486:	e7fd      	b.n	82484 <prvTimerTask+0x110>
   82488:	18f9      	adds	r1, r7, r3
   8248a:	4620      	mov	r0, r4
   8248c:	b289      	uxth	r1, r1
   8248e:	463a      	mov	r2, r7
   82490:	463b      	mov	r3, r7
   82492:	47c8      	blx	r9
   82494:	e002      	b.n	8249c <prvTimerTask+0x128>
   82496:	4620      	mov	r0, r4
   82498:	4b14      	ldr	r3, [pc, #80]	; (824ec <prvTimerTask+0x178>)
   8249a:	4798      	blx	r3
   8249c:	6828      	ldr	r0, [r5, #0]
   8249e:	a903      	add	r1, sp, #12
   824a0:	2200      	movs	r2, #0
   824a2:	4613      	mov	r3, r2
   824a4:	47b0      	blx	r6
   824a6:	2800      	cmp	r0, #0
   824a8:	d1b9      	bne.n	8241e <prvTimerTask+0xaa>
   824aa:	e769      	b.n	82380 <prvTimerTask+0xc>
   824ac:	4b06      	ldr	r3, [pc, #24]	; (824c8 <prvTimerTask+0x154>)
   824ae:	4798      	blx	r3
   824b0:	a803      	add	r0, sp, #12
   824b2:	4b06      	ldr	r3, [pc, #24]	; (824cc <prvTimerTask+0x158>)
   824b4:	4798      	blx	r3
   824b6:	4607      	mov	r7, r0
   824b8:	9b03      	ldr	r3, [sp, #12]
   824ba:	2b00      	cmp	r3, #0
   824bc:	d099      	beq.n	823f2 <prvTimerTask+0x7e>
   824be:	e7a4      	b.n	8240a <prvTimerTask+0x96>
   824c0:	20078c00 	.word	0x20078c00
   824c4:	20078bd0 	.word	0x20078bd0
   824c8:	00081a71 	.word	0x00081a71
   824cc:	000822b9 	.word	0x000822b9
   824d0:	00081bcd 	.word	0x00081bcd
   824d4:	00082169 	.word	0x00082169
   824d8:	00082261 	.word	0x00082261
   824dc:	00080ffd 	.word	0x00080ffd
   824e0:	00081755 	.word	0x00081755
   824e4:	00080fed 	.word	0x00080fed
   824e8:	000815f1 	.word	0x000815f1
   824ec:	0008121d 	.word	0x0008121d
   824f0:	00080f75 	.word	0x00080f75

000824f4 <USART0_Handler>:
   824f4:	b500      	push	{lr}
   824f6:	b083      	sub	sp, #12
   824f8:	4813      	ldr	r0, [pc, #76]	; (82548 <USART0_Handler+0x54>)
   824fa:	f10d 0107 	add.w	r1, sp, #7
   824fe:	2201      	movs	r2, #1
   82500:	4b12      	ldr	r3, [pc, #72]	; (8254c <USART0_Handler+0x58>)
   82502:	4798      	blx	r3
   82504:	b672      	cpsid	i
   82506:	f3bf 8f5f 	dmb	sy
   8250a:	2200      	movs	r2, #0
   8250c:	4b10      	ldr	r3, [pc, #64]	; (82550 <USART0_Handler+0x5c>)
   8250e:	701a      	strb	r2, [r3, #0]
   82510:	4b10      	ldr	r3, [pc, #64]	; (82554 <USART0_Handler+0x60>)
   82512:	781a      	ldrb	r2, [r3, #0]
   82514:	3201      	adds	r2, #1
   82516:	701a      	strb	r2, [r3, #0]
   82518:	4b0f      	ldr	r3, [pc, #60]	; (82558 <USART0_Handler+0x64>)
   8251a:	781b      	ldrb	r3, [r3, #0]
   8251c:	f89d 1007 	ldrb.w	r1, [sp, #7]
   82520:	4a0e      	ldr	r2, [pc, #56]	; (8255c <USART0_Handler+0x68>)
   82522:	54d1      	strb	r1, [r2, r3]
   82524:	2b9b      	cmp	r3, #155	; 0x9b
   82526:	d103      	bne.n	82530 <USART0_Handler+0x3c>
   82528:	2200      	movs	r2, #0
   8252a:	4b0b      	ldr	r3, [pc, #44]	; (82558 <USART0_Handler+0x64>)
   8252c:	701a      	strb	r2, [r3, #0]
   8252e:	e002      	b.n	82536 <USART0_Handler+0x42>
   82530:	3301      	adds	r3, #1
   82532:	4a09      	ldr	r2, [pc, #36]	; (82558 <USART0_Handler+0x64>)
   82534:	7013      	strb	r3, [r2, #0]
   82536:	2201      	movs	r2, #1
   82538:	4b05      	ldr	r3, [pc, #20]	; (82550 <USART0_Handler+0x5c>)
   8253a:	701a      	strb	r2, [r3, #0]
   8253c:	f3bf 8f5f 	dmb	sy
   82540:	b662      	cpsie	i
   82542:	b003      	add	sp, #12
   82544:	f85d fb04 	ldr.w	pc, [sp], #4
   82548:	40098000 	.word	0x40098000
   8254c:	00080755 	.word	0x00080755
   82550:	20070154 	.word	0x20070154
   82554:	20078ca5 	.word	0x20078ca5
   82558:	20078ca4 	.word	0x20078ca4
   8255c:	20078c08 	.word	0x20078c08

00082560 <main>:
#include "Task/task_blink.h"
#include "Task/task_motor.h"


int main (void)
{
   82560:	b500      	push	{lr}
   82562:	b085      	sub	sp, #20
	//alla inits
	board_init();
   82564:	4b1c      	ldr	r3, [pc, #112]	; (825d8 <main+0x78>)
   82566:	4798      	blx	r3
	sysclk_init();
   82568:	4b1c      	ldr	r3, [pc, #112]	; (825dc <main+0x7c>)
   8256a:	4798      	blx	r3
	init_sensor();
   8256c:	4b1c      	ldr	r3, [pc, #112]	; (825e0 <main+0x80>)
   8256e:	4798      	blx	r3
	delayInit();
   82570:	4b1c      	ldr	r3, [pc, #112]	; (825e4 <main+0x84>)
   82572:	4798      	blx	r3
	initMotor2();
   82574:	4b1c      	ldr	r3, [pc, #112]	; (825e8 <main+0x88>)
   82576:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   82578:	200b      	movs	r0, #11
   8257a:	4c1c      	ldr	r4, [pc, #112]	; (825ec <main+0x8c>)
   8257c:	47a0      	blx	r4
   8257e:	200c      	movs	r0, #12
   82580:	47a0      	blx	r4
   82582:	200d      	movs	r0, #13
   82584:	47a0      	blx	r4
   82586:	200e      	movs	r0, #14
   82588:	47a0      	blx	r4
	ioport_init();
	
	xTaskCreate(task_motor,(const signed char* const) "Motor",TASK_MOTOR_STACK_SIZE,NULL,TASK_MOTOR_PRIORITY,NULL);
   8258a:	2306      	movs	r3, #6
   8258c:	9300      	str	r3, [sp, #0]
   8258e:	2400      	movs	r4, #0
   82590:	9401      	str	r4, [sp, #4]
   82592:	9402      	str	r4, [sp, #8]
   82594:	9403      	str	r4, [sp, #12]
   82596:	4816      	ldr	r0, [pc, #88]	; (825f0 <main+0x90>)
   82598:	4916      	ldr	r1, [pc, #88]	; (825f4 <main+0x94>)
   8259a:	f44f 7280 	mov.w	r2, #256	; 0x100
   8259e:	4623      	mov	r3, r4
   825a0:	4d15      	ldr	r5, [pc, #84]	; (825f8 <main+0x98>)
   825a2:	47a8      	blx	r5
	xTaskCreate(task_soundsensor,(const signed char* const) "Soundsensor",TASK_SOUNDSENSOR_STACK_SIZE,NULL,TASK_SOUNDSENSOR_STACK_PRIORITY,NULL);
   825a4:	2304      	movs	r3, #4
   825a6:	9300      	str	r3, [sp, #0]
   825a8:	9401      	str	r4, [sp, #4]
   825aa:	9402      	str	r4, [sp, #8]
   825ac:	9403      	str	r4, [sp, #12]
   825ae:	4813      	ldr	r0, [pc, #76]	; (825fc <main+0x9c>)
   825b0:	4913      	ldr	r1, [pc, #76]	; (82600 <main+0xa0>)
   825b2:	f44f 7280 	mov.w	r2, #256	; 0x100
   825b6:	4623      	mov	r3, r4
   825b8:	47a8      	blx	r5
	xTaskCreate(task_blink,(const signed char* const) "BlINK",TASK_BLINK_STACK_SIZE,NULL,TASK_BLINK_PRIORITY,NULL);
   825ba:	2301      	movs	r3, #1
   825bc:	9300      	str	r3, [sp, #0]
   825be:	9401      	str	r4, [sp, #4]
   825c0:	9402      	str	r4, [sp, #8]
   825c2:	9403      	str	r4, [sp, #12]
   825c4:	480f      	ldr	r0, [pc, #60]	; (82604 <main+0xa4>)
   825c6:	4910      	ldr	r1, [pc, #64]	; (82608 <main+0xa8>)
   825c8:	f44f 7280 	mov.w	r2, #256	; 0x100
   825cc:	4623      	mov	r3, r4
   825ce:	47a8      	blx	r5
	vTaskStartScheduler();
   825d0:	4b0e      	ldr	r3, [pc, #56]	; (8260c <main+0xac>)
   825d2:	4798      	blx	r3
   825d4:	e7fe      	b.n	825d4 <main+0x74>
   825d6:	bf00      	nop
   825d8:	00080819 	.word	0x00080819
   825dc:	000806f1 	.word	0x000806f1
   825e0:	00080635 	.word	0x00080635
   825e4:	00080149 	.word	0x00080149
   825e8:	000801c1 	.word	0x000801c1
   825ec:	00080c31 	.word	0x00080c31
   825f0:	00080581 	.word	0x00080581
   825f4:	00083a00 	.word	0x00083a00
   825f8:	000817fd 	.word	0x000817fd
   825fc:	00080651 	.word	0x00080651
   82600:	00083a08 	.word	0x00083a08
   82604:	0008053d 	.word	0x0008053d
   82608:	00083a14 	.word	0x00083a14
   8260c:	00081a05 	.word	0x00081a05

00082610 <__aeabi_drsub>:
   82610:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82614:	e002      	b.n	8261c <__adddf3>
   82616:	bf00      	nop

00082618 <__aeabi_dsub>:
   82618:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008261c <__adddf3>:
   8261c:	b530      	push	{r4, r5, lr}
   8261e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82622:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82626:	ea94 0f05 	teq	r4, r5
   8262a:	bf08      	it	eq
   8262c:	ea90 0f02 	teqeq	r0, r2
   82630:	bf1f      	itttt	ne
   82632:	ea54 0c00 	orrsne.w	ip, r4, r0
   82636:	ea55 0c02 	orrsne.w	ip, r5, r2
   8263a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8263e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82642:	f000 80e2 	beq.w	8280a <__adddf3+0x1ee>
   82646:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8264a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8264e:	bfb8      	it	lt
   82650:	426d      	neglt	r5, r5
   82652:	dd0c      	ble.n	8266e <__adddf3+0x52>
   82654:	442c      	add	r4, r5
   82656:	ea80 0202 	eor.w	r2, r0, r2
   8265a:	ea81 0303 	eor.w	r3, r1, r3
   8265e:	ea82 0000 	eor.w	r0, r2, r0
   82662:	ea83 0101 	eor.w	r1, r3, r1
   82666:	ea80 0202 	eor.w	r2, r0, r2
   8266a:	ea81 0303 	eor.w	r3, r1, r3
   8266e:	2d36      	cmp	r5, #54	; 0x36
   82670:	bf88      	it	hi
   82672:	bd30      	pophi	{r4, r5, pc}
   82674:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82678:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8267c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82680:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82684:	d002      	beq.n	8268c <__adddf3+0x70>
   82686:	4240      	negs	r0, r0
   82688:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8268c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82690:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82694:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82698:	d002      	beq.n	826a0 <__adddf3+0x84>
   8269a:	4252      	negs	r2, r2
   8269c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   826a0:	ea94 0f05 	teq	r4, r5
   826a4:	f000 80a7 	beq.w	827f6 <__adddf3+0x1da>
   826a8:	f1a4 0401 	sub.w	r4, r4, #1
   826ac:	f1d5 0e20 	rsbs	lr, r5, #32
   826b0:	db0d      	blt.n	826ce <__adddf3+0xb2>
   826b2:	fa02 fc0e 	lsl.w	ip, r2, lr
   826b6:	fa22 f205 	lsr.w	r2, r2, r5
   826ba:	1880      	adds	r0, r0, r2
   826bc:	f141 0100 	adc.w	r1, r1, #0
   826c0:	fa03 f20e 	lsl.w	r2, r3, lr
   826c4:	1880      	adds	r0, r0, r2
   826c6:	fa43 f305 	asr.w	r3, r3, r5
   826ca:	4159      	adcs	r1, r3
   826cc:	e00e      	b.n	826ec <__adddf3+0xd0>
   826ce:	f1a5 0520 	sub.w	r5, r5, #32
   826d2:	f10e 0e20 	add.w	lr, lr, #32
   826d6:	2a01      	cmp	r2, #1
   826d8:	fa03 fc0e 	lsl.w	ip, r3, lr
   826dc:	bf28      	it	cs
   826de:	f04c 0c02 	orrcs.w	ip, ip, #2
   826e2:	fa43 f305 	asr.w	r3, r3, r5
   826e6:	18c0      	adds	r0, r0, r3
   826e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   826ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   826f0:	d507      	bpl.n	82702 <__adddf3+0xe6>
   826f2:	f04f 0e00 	mov.w	lr, #0
   826f6:	f1dc 0c00 	rsbs	ip, ip, #0
   826fa:	eb7e 0000 	sbcs.w	r0, lr, r0
   826fe:	eb6e 0101 	sbc.w	r1, lr, r1
   82702:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82706:	d31b      	bcc.n	82740 <__adddf3+0x124>
   82708:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8270c:	d30c      	bcc.n	82728 <__adddf3+0x10c>
   8270e:	0849      	lsrs	r1, r1, #1
   82710:	ea5f 0030 	movs.w	r0, r0, rrx
   82714:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82718:	f104 0401 	add.w	r4, r4, #1
   8271c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82720:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82724:	f080 809a 	bcs.w	8285c <__adddf3+0x240>
   82728:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8272c:	bf08      	it	eq
   8272e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82732:	f150 0000 	adcs.w	r0, r0, #0
   82736:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8273a:	ea41 0105 	orr.w	r1, r1, r5
   8273e:	bd30      	pop	{r4, r5, pc}
   82740:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82744:	4140      	adcs	r0, r0
   82746:	eb41 0101 	adc.w	r1, r1, r1
   8274a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8274e:	f1a4 0401 	sub.w	r4, r4, #1
   82752:	d1e9      	bne.n	82728 <__adddf3+0x10c>
   82754:	f091 0f00 	teq	r1, #0
   82758:	bf04      	itt	eq
   8275a:	4601      	moveq	r1, r0
   8275c:	2000      	moveq	r0, #0
   8275e:	fab1 f381 	clz	r3, r1
   82762:	bf08      	it	eq
   82764:	3320      	addeq	r3, #32
   82766:	f1a3 030b 	sub.w	r3, r3, #11
   8276a:	f1b3 0220 	subs.w	r2, r3, #32
   8276e:	da0c      	bge.n	8278a <__adddf3+0x16e>
   82770:	320c      	adds	r2, #12
   82772:	dd08      	ble.n	82786 <__adddf3+0x16a>
   82774:	f102 0c14 	add.w	ip, r2, #20
   82778:	f1c2 020c 	rsb	r2, r2, #12
   8277c:	fa01 f00c 	lsl.w	r0, r1, ip
   82780:	fa21 f102 	lsr.w	r1, r1, r2
   82784:	e00c      	b.n	827a0 <__adddf3+0x184>
   82786:	f102 0214 	add.w	r2, r2, #20
   8278a:	bfd8      	it	le
   8278c:	f1c2 0c20 	rsble	ip, r2, #32
   82790:	fa01 f102 	lsl.w	r1, r1, r2
   82794:	fa20 fc0c 	lsr.w	ip, r0, ip
   82798:	bfdc      	itt	le
   8279a:	ea41 010c 	orrle.w	r1, r1, ip
   8279e:	4090      	lslle	r0, r2
   827a0:	1ae4      	subs	r4, r4, r3
   827a2:	bfa2      	ittt	ge
   827a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   827a8:	4329      	orrge	r1, r5
   827aa:	bd30      	popge	{r4, r5, pc}
   827ac:	ea6f 0404 	mvn.w	r4, r4
   827b0:	3c1f      	subs	r4, #31
   827b2:	da1c      	bge.n	827ee <__adddf3+0x1d2>
   827b4:	340c      	adds	r4, #12
   827b6:	dc0e      	bgt.n	827d6 <__adddf3+0x1ba>
   827b8:	f104 0414 	add.w	r4, r4, #20
   827bc:	f1c4 0220 	rsb	r2, r4, #32
   827c0:	fa20 f004 	lsr.w	r0, r0, r4
   827c4:	fa01 f302 	lsl.w	r3, r1, r2
   827c8:	ea40 0003 	orr.w	r0, r0, r3
   827cc:	fa21 f304 	lsr.w	r3, r1, r4
   827d0:	ea45 0103 	orr.w	r1, r5, r3
   827d4:	bd30      	pop	{r4, r5, pc}
   827d6:	f1c4 040c 	rsb	r4, r4, #12
   827da:	f1c4 0220 	rsb	r2, r4, #32
   827de:	fa20 f002 	lsr.w	r0, r0, r2
   827e2:	fa01 f304 	lsl.w	r3, r1, r4
   827e6:	ea40 0003 	orr.w	r0, r0, r3
   827ea:	4629      	mov	r1, r5
   827ec:	bd30      	pop	{r4, r5, pc}
   827ee:	fa21 f004 	lsr.w	r0, r1, r4
   827f2:	4629      	mov	r1, r5
   827f4:	bd30      	pop	{r4, r5, pc}
   827f6:	f094 0f00 	teq	r4, #0
   827fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   827fe:	bf06      	itte	eq
   82800:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82804:	3401      	addeq	r4, #1
   82806:	3d01      	subne	r5, #1
   82808:	e74e      	b.n	826a8 <__adddf3+0x8c>
   8280a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8280e:	bf18      	it	ne
   82810:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82814:	d029      	beq.n	8286a <__adddf3+0x24e>
   82816:	ea94 0f05 	teq	r4, r5
   8281a:	bf08      	it	eq
   8281c:	ea90 0f02 	teqeq	r0, r2
   82820:	d005      	beq.n	8282e <__adddf3+0x212>
   82822:	ea54 0c00 	orrs.w	ip, r4, r0
   82826:	bf04      	itt	eq
   82828:	4619      	moveq	r1, r3
   8282a:	4610      	moveq	r0, r2
   8282c:	bd30      	pop	{r4, r5, pc}
   8282e:	ea91 0f03 	teq	r1, r3
   82832:	bf1e      	ittt	ne
   82834:	2100      	movne	r1, #0
   82836:	2000      	movne	r0, #0
   82838:	bd30      	popne	{r4, r5, pc}
   8283a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8283e:	d105      	bne.n	8284c <__adddf3+0x230>
   82840:	0040      	lsls	r0, r0, #1
   82842:	4149      	adcs	r1, r1
   82844:	bf28      	it	cs
   82846:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8284a:	bd30      	pop	{r4, r5, pc}
   8284c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82850:	bf3c      	itt	cc
   82852:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82856:	bd30      	popcc	{r4, r5, pc}
   82858:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8285c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82860:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82864:	f04f 0000 	mov.w	r0, #0
   82868:	bd30      	pop	{r4, r5, pc}
   8286a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8286e:	bf1a      	itte	ne
   82870:	4619      	movne	r1, r3
   82872:	4610      	movne	r0, r2
   82874:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82878:	bf1c      	itt	ne
   8287a:	460b      	movne	r3, r1
   8287c:	4602      	movne	r2, r0
   8287e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82882:	bf06      	itte	eq
   82884:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82888:	ea91 0f03 	teqeq	r1, r3
   8288c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82890:	bd30      	pop	{r4, r5, pc}
   82892:	bf00      	nop

00082894 <__aeabi_ui2d>:
   82894:	f090 0f00 	teq	r0, #0
   82898:	bf04      	itt	eq
   8289a:	2100      	moveq	r1, #0
   8289c:	4770      	bxeq	lr
   8289e:	b530      	push	{r4, r5, lr}
   828a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   828a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   828a8:	f04f 0500 	mov.w	r5, #0
   828ac:	f04f 0100 	mov.w	r1, #0
   828b0:	e750      	b.n	82754 <__adddf3+0x138>
   828b2:	bf00      	nop

000828b4 <__aeabi_i2d>:
   828b4:	f090 0f00 	teq	r0, #0
   828b8:	bf04      	itt	eq
   828ba:	2100      	moveq	r1, #0
   828bc:	4770      	bxeq	lr
   828be:	b530      	push	{r4, r5, lr}
   828c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   828c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   828c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   828cc:	bf48      	it	mi
   828ce:	4240      	negmi	r0, r0
   828d0:	f04f 0100 	mov.w	r1, #0
   828d4:	e73e      	b.n	82754 <__adddf3+0x138>
   828d6:	bf00      	nop

000828d8 <__aeabi_f2d>:
   828d8:	0042      	lsls	r2, r0, #1
   828da:	ea4f 01e2 	mov.w	r1, r2, asr #3
   828de:	ea4f 0131 	mov.w	r1, r1, rrx
   828e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   828e6:	bf1f      	itttt	ne
   828e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   828ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   828f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   828f4:	4770      	bxne	lr
   828f6:	f092 0f00 	teq	r2, #0
   828fa:	bf14      	ite	ne
   828fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82900:	4770      	bxeq	lr
   82902:	b530      	push	{r4, r5, lr}
   82904:	f44f 7460 	mov.w	r4, #896	; 0x380
   82908:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8290c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82910:	e720      	b.n	82754 <__adddf3+0x138>
   82912:	bf00      	nop

00082914 <__aeabi_ul2d>:
   82914:	ea50 0201 	orrs.w	r2, r0, r1
   82918:	bf08      	it	eq
   8291a:	4770      	bxeq	lr
   8291c:	b530      	push	{r4, r5, lr}
   8291e:	f04f 0500 	mov.w	r5, #0
   82922:	e00a      	b.n	8293a <__aeabi_l2d+0x16>

00082924 <__aeabi_l2d>:
   82924:	ea50 0201 	orrs.w	r2, r0, r1
   82928:	bf08      	it	eq
   8292a:	4770      	bxeq	lr
   8292c:	b530      	push	{r4, r5, lr}
   8292e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82932:	d502      	bpl.n	8293a <__aeabi_l2d+0x16>
   82934:	4240      	negs	r0, r0
   82936:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8293a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8293e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82942:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82946:	f43f aedc 	beq.w	82702 <__adddf3+0xe6>
   8294a:	f04f 0203 	mov.w	r2, #3
   8294e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82952:	bf18      	it	ne
   82954:	3203      	addne	r2, #3
   82956:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8295a:	bf18      	it	ne
   8295c:	3203      	addne	r2, #3
   8295e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82962:	f1c2 0320 	rsb	r3, r2, #32
   82966:	fa00 fc03 	lsl.w	ip, r0, r3
   8296a:	fa20 f002 	lsr.w	r0, r0, r2
   8296e:	fa01 fe03 	lsl.w	lr, r1, r3
   82972:	ea40 000e 	orr.w	r0, r0, lr
   82976:	fa21 f102 	lsr.w	r1, r1, r2
   8297a:	4414      	add	r4, r2
   8297c:	e6c1      	b.n	82702 <__adddf3+0xe6>
   8297e:	bf00      	nop

00082980 <__aeabi_dmul>:
   82980:	b570      	push	{r4, r5, r6, lr}
   82982:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82986:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8298a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8298e:	bf1d      	ittte	ne
   82990:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82994:	ea94 0f0c 	teqne	r4, ip
   82998:	ea95 0f0c 	teqne	r5, ip
   8299c:	f000 f8de 	bleq	82b5c <__aeabi_dmul+0x1dc>
   829a0:	442c      	add	r4, r5
   829a2:	ea81 0603 	eor.w	r6, r1, r3
   829a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   829aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   829ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   829b2:	bf18      	it	ne
   829b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   829b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   829bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   829c0:	d038      	beq.n	82a34 <__aeabi_dmul+0xb4>
   829c2:	fba0 ce02 	umull	ip, lr, r0, r2
   829c6:	f04f 0500 	mov.w	r5, #0
   829ca:	fbe1 e502 	umlal	lr, r5, r1, r2
   829ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   829d2:	fbe0 e503 	umlal	lr, r5, r0, r3
   829d6:	f04f 0600 	mov.w	r6, #0
   829da:	fbe1 5603 	umlal	r5, r6, r1, r3
   829de:	f09c 0f00 	teq	ip, #0
   829e2:	bf18      	it	ne
   829e4:	f04e 0e01 	orrne.w	lr, lr, #1
   829e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   829ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   829f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   829f4:	d204      	bcs.n	82a00 <__aeabi_dmul+0x80>
   829f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   829fa:	416d      	adcs	r5, r5
   829fc:	eb46 0606 	adc.w	r6, r6, r6
   82a00:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82a04:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82a08:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82a0c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82a10:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82a14:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82a18:	bf88      	it	hi
   82a1a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82a1e:	d81e      	bhi.n	82a5e <__aeabi_dmul+0xde>
   82a20:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82a24:	bf08      	it	eq
   82a26:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82a2a:	f150 0000 	adcs.w	r0, r0, #0
   82a2e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82a32:	bd70      	pop	{r4, r5, r6, pc}
   82a34:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82a38:	ea46 0101 	orr.w	r1, r6, r1
   82a3c:	ea40 0002 	orr.w	r0, r0, r2
   82a40:	ea81 0103 	eor.w	r1, r1, r3
   82a44:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82a48:	bfc2      	ittt	gt
   82a4a:	ebd4 050c 	rsbsgt	r5, r4, ip
   82a4e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82a52:	bd70      	popgt	{r4, r5, r6, pc}
   82a54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82a58:	f04f 0e00 	mov.w	lr, #0
   82a5c:	3c01      	subs	r4, #1
   82a5e:	f300 80ab 	bgt.w	82bb8 <__aeabi_dmul+0x238>
   82a62:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82a66:	bfde      	ittt	le
   82a68:	2000      	movle	r0, #0
   82a6a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82a6e:	bd70      	pople	{r4, r5, r6, pc}
   82a70:	f1c4 0400 	rsb	r4, r4, #0
   82a74:	3c20      	subs	r4, #32
   82a76:	da35      	bge.n	82ae4 <__aeabi_dmul+0x164>
   82a78:	340c      	adds	r4, #12
   82a7a:	dc1b      	bgt.n	82ab4 <__aeabi_dmul+0x134>
   82a7c:	f104 0414 	add.w	r4, r4, #20
   82a80:	f1c4 0520 	rsb	r5, r4, #32
   82a84:	fa00 f305 	lsl.w	r3, r0, r5
   82a88:	fa20 f004 	lsr.w	r0, r0, r4
   82a8c:	fa01 f205 	lsl.w	r2, r1, r5
   82a90:	ea40 0002 	orr.w	r0, r0, r2
   82a94:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82a98:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82a9c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82aa0:	fa21 f604 	lsr.w	r6, r1, r4
   82aa4:	eb42 0106 	adc.w	r1, r2, r6
   82aa8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82aac:	bf08      	it	eq
   82aae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ab2:	bd70      	pop	{r4, r5, r6, pc}
   82ab4:	f1c4 040c 	rsb	r4, r4, #12
   82ab8:	f1c4 0520 	rsb	r5, r4, #32
   82abc:	fa00 f304 	lsl.w	r3, r0, r4
   82ac0:	fa20 f005 	lsr.w	r0, r0, r5
   82ac4:	fa01 f204 	lsl.w	r2, r1, r4
   82ac8:	ea40 0002 	orr.w	r0, r0, r2
   82acc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82ad0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82ad4:	f141 0100 	adc.w	r1, r1, #0
   82ad8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82adc:	bf08      	it	eq
   82ade:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ae2:	bd70      	pop	{r4, r5, r6, pc}
   82ae4:	f1c4 0520 	rsb	r5, r4, #32
   82ae8:	fa00 f205 	lsl.w	r2, r0, r5
   82aec:	ea4e 0e02 	orr.w	lr, lr, r2
   82af0:	fa20 f304 	lsr.w	r3, r0, r4
   82af4:	fa01 f205 	lsl.w	r2, r1, r5
   82af8:	ea43 0302 	orr.w	r3, r3, r2
   82afc:	fa21 f004 	lsr.w	r0, r1, r4
   82b00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82b04:	fa21 f204 	lsr.w	r2, r1, r4
   82b08:	ea20 0002 	bic.w	r0, r0, r2
   82b0c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82b10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82b14:	bf08      	it	eq
   82b16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82b1a:	bd70      	pop	{r4, r5, r6, pc}
   82b1c:	f094 0f00 	teq	r4, #0
   82b20:	d10f      	bne.n	82b42 <__aeabi_dmul+0x1c2>
   82b22:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82b26:	0040      	lsls	r0, r0, #1
   82b28:	eb41 0101 	adc.w	r1, r1, r1
   82b2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82b30:	bf08      	it	eq
   82b32:	3c01      	subeq	r4, #1
   82b34:	d0f7      	beq.n	82b26 <__aeabi_dmul+0x1a6>
   82b36:	ea41 0106 	orr.w	r1, r1, r6
   82b3a:	f095 0f00 	teq	r5, #0
   82b3e:	bf18      	it	ne
   82b40:	4770      	bxne	lr
   82b42:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82b46:	0052      	lsls	r2, r2, #1
   82b48:	eb43 0303 	adc.w	r3, r3, r3
   82b4c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82b50:	bf08      	it	eq
   82b52:	3d01      	subeq	r5, #1
   82b54:	d0f7      	beq.n	82b46 <__aeabi_dmul+0x1c6>
   82b56:	ea43 0306 	orr.w	r3, r3, r6
   82b5a:	4770      	bx	lr
   82b5c:	ea94 0f0c 	teq	r4, ip
   82b60:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82b64:	bf18      	it	ne
   82b66:	ea95 0f0c 	teqne	r5, ip
   82b6a:	d00c      	beq.n	82b86 <__aeabi_dmul+0x206>
   82b6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82b70:	bf18      	it	ne
   82b72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82b76:	d1d1      	bne.n	82b1c <__aeabi_dmul+0x19c>
   82b78:	ea81 0103 	eor.w	r1, r1, r3
   82b7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82b80:	f04f 0000 	mov.w	r0, #0
   82b84:	bd70      	pop	{r4, r5, r6, pc}
   82b86:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82b8a:	bf06      	itte	eq
   82b8c:	4610      	moveq	r0, r2
   82b8e:	4619      	moveq	r1, r3
   82b90:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82b94:	d019      	beq.n	82bca <__aeabi_dmul+0x24a>
   82b96:	ea94 0f0c 	teq	r4, ip
   82b9a:	d102      	bne.n	82ba2 <__aeabi_dmul+0x222>
   82b9c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82ba0:	d113      	bne.n	82bca <__aeabi_dmul+0x24a>
   82ba2:	ea95 0f0c 	teq	r5, ip
   82ba6:	d105      	bne.n	82bb4 <__aeabi_dmul+0x234>
   82ba8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82bac:	bf1c      	itt	ne
   82bae:	4610      	movne	r0, r2
   82bb0:	4619      	movne	r1, r3
   82bb2:	d10a      	bne.n	82bca <__aeabi_dmul+0x24a>
   82bb4:	ea81 0103 	eor.w	r1, r1, r3
   82bb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82bbc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82bc0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82bc4:	f04f 0000 	mov.w	r0, #0
   82bc8:	bd70      	pop	{r4, r5, r6, pc}
   82bca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82bce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82bd2:	bd70      	pop	{r4, r5, r6, pc}

00082bd4 <__aeabi_ddiv>:
   82bd4:	b570      	push	{r4, r5, r6, lr}
   82bd6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82bda:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82bde:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82be2:	bf1d      	ittte	ne
   82be4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82be8:	ea94 0f0c 	teqne	r4, ip
   82bec:	ea95 0f0c 	teqne	r5, ip
   82bf0:	f000 f8a7 	bleq	82d42 <__aeabi_ddiv+0x16e>
   82bf4:	eba4 0405 	sub.w	r4, r4, r5
   82bf8:	ea81 0e03 	eor.w	lr, r1, r3
   82bfc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82c00:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82c04:	f000 8088 	beq.w	82d18 <__aeabi_ddiv+0x144>
   82c08:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82c0c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82c10:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82c14:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82c18:	ea4f 2202 	mov.w	r2, r2, lsl #8
   82c1c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   82c20:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82c24:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82c28:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82c2c:	429d      	cmp	r5, r3
   82c2e:	bf08      	it	eq
   82c30:	4296      	cmpeq	r6, r2
   82c32:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82c36:	f504 7440 	add.w	r4, r4, #768	; 0x300
   82c3a:	d202      	bcs.n	82c42 <__aeabi_ddiv+0x6e>
   82c3c:	085b      	lsrs	r3, r3, #1
   82c3e:	ea4f 0232 	mov.w	r2, r2, rrx
   82c42:	1ab6      	subs	r6, r6, r2
   82c44:	eb65 0503 	sbc.w	r5, r5, r3
   82c48:	085b      	lsrs	r3, r3, #1
   82c4a:	ea4f 0232 	mov.w	r2, r2, rrx
   82c4e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   82c52:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82c56:	ebb6 0e02 	subs.w	lr, r6, r2
   82c5a:	eb75 0e03 	sbcs.w	lr, r5, r3
   82c5e:	bf22      	ittt	cs
   82c60:	1ab6      	subcs	r6, r6, r2
   82c62:	4675      	movcs	r5, lr
   82c64:	ea40 000c 	orrcs.w	r0, r0, ip
   82c68:	085b      	lsrs	r3, r3, #1
   82c6a:	ea4f 0232 	mov.w	r2, r2, rrx
   82c6e:	ebb6 0e02 	subs.w	lr, r6, r2
   82c72:	eb75 0e03 	sbcs.w	lr, r5, r3
   82c76:	bf22      	ittt	cs
   82c78:	1ab6      	subcs	r6, r6, r2
   82c7a:	4675      	movcs	r5, lr
   82c7c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82c80:	085b      	lsrs	r3, r3, #1
   82c82:	ea4f 0232 	mov.w	r2, r2, rrx
   82c86:	ebb6 0e02 	subs.w	lr, r6, r2
   82c8a:	eb75 0e03 	sbcs.w	lr, r5, r3
   82c8e:	bf22      	ittt	cs
   82c90:	1ab6      	subcs	r6, r6, r2
   82c92:	4675      	movcs	r5, lr
   82c94:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82c98:	085b      	lsrs	r3, r3, #1
   82c9a:	ea4f 0232 	mov.w	r2, r2, rrx
   82c9e:	ebb6 0e02 	subs.w	lr, r6, r2
   82ca2:	eb75 0e03 	sbcs.w	lr, r5, r3
   82ca6:	bf22      	ittt	cs
   82ca8:	1ab6      	subcs	r6, r6, r2
   82caa:	4675      	movcs	r5, lr
   82cac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82cb0:	ea55 0e06 	orrs.w	lr, r5, r6
   82cb4:	d018      	beq.n	82ce8 <__aeabi_ddiv+0x114>
   82cb6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82cba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82cbe:	ea4f 1606 	mov.w	r6, r6, lsl #4
   82cc2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   82cc6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82cca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82cce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   82cd2:	d1c0      	bne.n	82c56 <__aeabi_ddiv+0x82>
   82cd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82cd8:	d10b      	bne.n	82cf2 <__aeabi_ddiv+0x11e>
   82cda:	ea41 0100 	orr.w	r1, r1, r0
   82cde:	f04f 0000 	mov.w	r0, #0
   82ce2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82ce6:	e7b6      	b.n	82c56 <__aeabi_ddiv+0x82>
   82ce8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82cec:	bf04      	itt	eq
   82cee:	4301      	orreq	r1, r0
   82cf0:	2000      	moveq	r0, #0
   82cf2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82cf6:	bf88      	it	hi
   82cf8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82cfc:	f63f aeaf 	bhi.w	82a5e <__aeabi_dmul+0xde>
   82d00:	ebb5 0c03 	subs.w	ip, r5, r3
   82d04:	bf04      	itt	eq
   82d06:	ebb6 0c02 	subseq.w	ip, r6, r2
   82d0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82d0e:	f150 0000 	adcs.w	r0, r0, #0
   82d12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82d16:	bd70      	pop	{r4, r5, r6, pc}
   82d18:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82d1c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82d20:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82d24:	bfc2      	ittt	gt
   82d26:	ebd4 050c 	rsbsgt	r5, r4, ip
   82d2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82d2e:	bd70      	popgt	{r4, r5, r6, pc}
   82d30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82d34:	f04f 0e00 	mov.w	lr, #0
   82d38:	3c01      	subs	r4, #1
   82d3a:	e690      	b.n	82a5e <__aeabi_dmul+0xde>
   82d3c:	ea45 0e06 	orr.w	lr, r5, r6
   82d40:	e68d      	b.n	82a5e <__aeabi_dmul+0xde>
   82d42:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82d46:	ea94 0f0c 	teq	r4, ip
   82d4a:	bf08      	it	eq
   82d4c:	ea95 0f0c 	teqeq	r5, ip
   82d50:	f43f af3b 	beq.w	82bca <__aeabi_dmul+0x24a>
   82d54:	ea94 0f0c 	teq	r4, ip
   82d58:	d10a      	bne.n	82d70 <__aeabi_ddiv+0x19c>
   82d5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82d5e:	f47f af34 	bne.w	82bca <__aeabi_dmul+0x24a>
   82d62:	ea95 0f0c 	teq	r5, ip
   82d66:	f47f af25 	bne.w	82bb4 <__aeabi_dmul+0x234>
   82d6a:	4610      	mov	r0, r2
   82d6c:	4619      	mov	r1, r3
   82d6e:	e72c      	b.n	82bca <__aeabi_dmul+0x24a>
   82d70:	ea95 0f0c 	teq	r5, ip
   82d74:	d106      	bne.n	82d84 <__aeabi_ddiv+0x1b0>
   82d76:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82d7a:	f43f aefd 	beq.w	82b78 <__aeabi_dmul+0x1f8>
   82d7e:	4610      	mov	r0, r2
   82d80:	4619      	mov	r1, r3
   82d82:	e722      	b.n	82bca <__aeabi_dmul+0x24a>
   82d84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82d88:	bf18      	it	ne
   82d8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82d8e:	f47f aec5 	bne.w	82b1c <__aeabi_dmul+0x19c>
   82d92:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   82d96:	f47f af0d 	bne.w	82bb4 <__aeabi_dmul+0x234>
   82d9a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   82d9e:	f47f aeeb 	bne.w	82b78 <__aeabi_dmul+0x1f8>
   82da2:	e712      	b.n	82bca <__aeabi_dmul+0x24a>

00082da4 <__gedf2>:
   82da4:	f04f 3cff 	mov.w	ip, #4294967295
   82da8:	e006      	b.n	82db8 <__cmpdf2+0x4>
   82daa:	bf00      	nop

00082dac <__ledf2>:
   82dac:	f04f 0c01 	mov.w	ip, #1
   82db0:	e002      	b.n	82db8 <__cmpdf2+0x4>
   82db2:	bf00      	nop

00082db4 <__cmpdf2>:
   82db4:	f04f 0c01 	mov.w	ip, #1
   82db8:	f84d cd04 	str.w	ip, [sp, #-4]!
   82dbc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82dc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82dc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82dc8:	bf18      	it	ne
   82dca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   82dce:	d01b      	beq.n	82e08 <__cmpdf2+0x54>
   82dd0:	b001      	add	sp, #4
   82dd2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   82dd6:	bf0c      	ite	eq
   82dd8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   82ddc:	ea91 0f03 	teqne	r1, r3
   82de0:	bf02      	ittt	eq
   82de2:	ea90 0f02 	teqeq	r0, r2
   82de6:	2000      	moveq	r0, #0
   82de8:	4770      	bxeq	lr
   82dea:	f110 0f00 	cmn.w	r0, #0
   82dee:	ea91 0f03 	teq	r1, r3
   82df2:	bf58      	it	pl
   82df4:	4299      	cmppl	r1, r3
   82df6:	bf08      	it	eq
   82df8:	4290      	cmpeq	r0, r2
   82dfa:	bf2c      	ite	cs
   82dfc:	17d8      	asrcs	r0, r3, #31
   82dfe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   82e02:	f040 0001 	orr.w	r0, r0, #1
   82e06:	4770      	bx	lr
   82e08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82e0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82e10:	d102      	bne.n	82e18 <__cmpdf2+0x64>
   82e12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   82e16:	d107      	bne.n	82e28 <__cmpdf2+0x74>
   82e18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82e1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82e20:	d1d6      	bne.n	82dd0 <__cmpdf2+0x1c>
   82e22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   82e26:	d0d3      	beq.n	82dd0 <__cmpdf2+0x1c>
   82e28:	f85d 0b04 	ldr.w	r0, [sp], #4
   82e2c:	4770      	bx	lr
   82e2e:	bf00      	nop

00082e30 <__aeabi_cdrcmple>:
   82e30:	4684      	mov	ip, r0
   82e32:	4610      	mov	r0, r2
   82e34:	4662      	mov	r2, ip
   82e36:	468c      	mov	ip, r1
   82e38:	4619      	mov	r1, r3
   82e3a:	4663      	mov	r3, ip
   82e3c:	e000      	b.n	82e40 <__aeabi_cdcmpeq>
   82e3e:	bf00      	nop

00082e40 <__aeabi_cdcmpeq>:
   82e40:	b501      	push	{r0, lr}
   82e42:	f7ff ffb7 	bl	82db4 <__cmpdf2>
   82e46:	2800      	cmp	r0, #0
   82e48:	bf48      	it	mi
   82e4a:	f110 0f00 	cmnmi.w	r0, #0
   82e4e:	bd01      	pop	{r0, pc}

00082e50 <__aeabi_dcmpeq>:
   82e50:	f84d ed08 	str.w	lr, [sp, #-8]!
   82e54:	f7ff fff4 	bl	82e40 <__aeabi_cdcmpeq>
   82e58:	bf0c      	ite	eq
   82e5a:	2001      	moveq	r0, #1
   82e5c:	2000      	movne	r0, #0
   82e5e:	f85d fb08 	ldr.w	pc, [sp], #8
   82e62:	bf00      	nop

00082e64 <__aeabi_dcmplt>:
   82e64:	f84d ed08 	str.w	lr, [sp, #-8]!
   82e68:	f7ff ffea 	bl	82e40 <__aeabi_cdcmpeq>
   82e6c:	bf34      	ite	cc
   82e6e:	2001      	movcc	r0, #1
   82e70:	2000      	movcs	r0, #0
   82e72:	f85d fb08 	ldr.w	pc, [sp], #8
   82e76:	bf00      	nop

00082e78 <__aeabi_dcmple>:
   82e78:	f84d ed08 	str.w	lr, [sp, #-8]!
   82e7c:	f7ff ffe0 	bl	82e40 <__aeabi_cdcmpeq>
   82e80:	bf94      	ite	ls
   82e82:	2001      	movls	r0, #1
   82e84:	2000      	movhi	r0, #0
   82e86:	f85d fb08 	ldr.w	pc, [sp], #8
   82e8a:	bf00      	nop

00082e8c <__aeabi_dcmpge>:
   82e8c:	f84d ed08 	str.w	lr, [sp, #-8]!
   82e90:	f7ff ffce 	bl	82e30 <__aeabi_cdrcmple>
   82e94:	bf94      	ite	ls
   82e96:	2001      	movls	r0, #1
   82e98:	2000      	movhi	r0, #0
   82e9a:	f85d fb08 	ldr.w	pc, [sp], #8
   82e9e:	bf00      	nop

00082ea0 <__aeabi_dcmpgt>:
   82ea0:	f84d ed08 	str.w	lr, [sp, #-8]!
   82ea4:	f7ff ffc4 	bl	82e30 <__aeabi_cdrcmple>
   82ea8:	bf34      	ite	cc
   82eaa:	2001      	movcc	r0, #1
   82eac:	2000      	movcs	r0, #0
   82eae:	f85d fb08 	ldr.w	pc, [sp], #8
   82eb2:	bf00      	nop

00082eb4 <__aeabi_d2iz>:
   82eb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82eb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82ebc:	d215      	bcs.n	82eea <__aeabi_d2iz+0x36>
   82ebe:	d511      	bpl.n	82ee4 <__aeabi_d2iz+0x30>
   82ec0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82ec4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82ec8:	d912      	bls.n	82ef0 <__aeabi_d2iz+0x3c>
   82eca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82ece:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82ed2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82ed6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82eda:	fa23 f002 	lsr.w	r0, r3, r2
   82ede:	bf18      	it	ne
   82ee0:	4240      	negne	r0, r0
   82ee2:	4770      	bx	lr
   82ee4:	f04f 0000 	mov.w	r0, #0
   82ee8:	4770      	bx	lr
   82eea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82eee:	d105      	bne.n	82efc <__aeabi_d2iz+0x48>
   82ef0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   82ef4:	bf08      	it	eq
   82ef6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82efa:	4770      	bx	lr
   82efc:	f04f 0000 	mov.w	r0, #0
   82f00:	4770      	bx	lr
   82f02:	bf00      	nop

00082f04 <__libc_init_array>:
   82f04:	b570      	push	{r4, r5, r6, lr}
   82f06:	4e0f      	ldr	r6, [pc, #60]	; (82f44 <__libc_init_array+0x40>)
   82f08:	4d0f      	ldr	r5, [pc, #60]	; (82f48 <__libc_init_array+0x44>)
   82f0a:	1b76      	subs	r6, r6, r5
   82f0c:	10b6      	asrs	r6, r6, #2
   82f0e:	d007      	beq.n	82f20 <__libc_init_array+0x1c>
   82f10:	3d04      	subs	r5, #4
   82f12:	2400      	movs	r4, #0
   82f14:	3401      	adds	r4, #1
   82f16:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82f1a:	4798      	blx	r3
   82f1c:	42a6      	cmp	r6, r4
   82f1e:	d1f9      	bne.n	82f14 <__libc_init_array+0x10>
   82f20:	4e0a      	ldr	r6, [pc, #40]	; (82f4c <__libc_init_array+0x48>)
   82f22:	4d0b      	ldr	r5, [pc, #44]	; (82f50 <__libc_init_array+0x4c>)
   82f24:	f000 fd7e 	bl	83a24 <_init>
   82f28:	1b76      	subs	r6, r6, r5
   82f2a:	10b6      	asrs	r6, r6, #2
   82f2c:	d008      	beq.n	82f40 <__libc_init_array+0x3c>
   82f2e:	3d04      	subs	r5, #4
   82f30:	2400      	movs	r4, #0
   82f32:	3401      	adds	r4, #1
   82f34:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82f38:	4798      	blx	r3
   82f3a:	42a6      	cmp	r6, r4
   82f3c:	d1f9      	bne.n	82f32 <__libc_init_array+0x2e>
   82f3e:	bd70      	pop	{r4, r5, r6, pc}
   82f40:	bd70      	pop	{r4, r5, r6, pc}
   82f42:	bf00      	nop
   82f44:	00083a30 	.word	0x00083a30
   82f48:	00083a30 	.word	0x00083a30
   82f4c:	00083a38 	.word	0x00083a38
   82f50:	00083a30 	.word	0x00083a30

00082f54 <memcpy>:
   82f54:	4684      	mov	ip, r0
   82f56:	ea41 0300 	orr.w	r3, r1, r0
   82f5a:	f013 0303 	ands.w	r3, r3, #3
   82f5e:	d149      	bne.n	82ff4 <memcpy+0xa0>
   82f60:	3a40      	subs	r2, #64	; 0x40
   82f62:	d323      	bcc.n	82fac <memcpy+0x58>
   82f64:	680b      	ldr	r3, [r1, #0]
   82f66:	6003      	str	r3, [r0, #0]
   82f68:	684b      	ldr	r3, [r1, #4]
   82f6a:	6043      	str	r3, [r0, #4]
   82f6c:	688b      	ldr	r3, [r1, #8]
   82f6e:	6083      	str	r3, [r0, #8]
   82f70:	68cb      	ldr	r3, [r1, #12]
   82f72:	60c3      	str	r3, [r0, #12]
   82f74:	690b      	ldr	r3, [r1, #16]
   82f76:	6103      	str	r3, [r0, #16]
   82f78:	694b      	ldr	r3, [r1, #20]
   82f7a:	6143      	str	r3, [r0, #20]
   82f7c:	698b      	ldr	r3, [r1, #24]
   82f7e:	6183      	str	r3, [r0, #24]
   82f80:	69cb      	ldr	r3, [r1, #28]
   82f82:	61c3      	str	r3, [r0, #28]
   82f84:	6a0b      	ldr	r3, [r1, #32]
   82f86:	6203      	str	r3, [r0, #32]
   82f88:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82f8a:	6243      	str	r3, [r0, #36]	; 0x24
   82f8c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82f8e:	6283      	str	r3, [r0, #40]	; 0x28
   82f90:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82f92:	62c3      	str	r3, [r0, #44]	; 0x2c
   82f94:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82f96:	6303      	str	r3, [r0, #48]	; 0x30
   82f98:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82f9a:	6343      	str	r3, [r0, #52]	; 0x34
   82f9c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82f9e:	6383      	str	r3, [r0, #56]	; 0x38
   82fa0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82fa2:	63c3      	str	r3, [r0, #60]	; 0x3c
   82fa4:	3040      	adds	r0, #64	; 0x40
   82fa6:	3140      	adds	r1, #64	; 0x40
   82fa8:	3a40      	subs	r2, #64	; 0x40
   82faa:	d2db      	bcs.n	82f64 <memcpy+0x10>
   82fac:	3230      	adds	r2, #48	; 0x30
   82fae:	d30b      	bcc.n	82fc8 <memcpy+0x74>
   82fb0:	680b      	ldr	r3, [r1, #0]
   82fb2:	6003      	str	r3, [r0, #0]
   82fb4:	684b      	ldr	r3, [r1, #4]
   82fb6:	6043      	str	r3, [r0, #4]
   82fb8:	688b      	ldr	r3, [r1, #8]
   82fba:	6083      	str	r3, [r0, #8]
   82fbc:	68cb      	ldr	r3, [r1, #12]
   82fbe:	60c3      	str	r3, [r0, #12]
   82fc0:	3010      	adds	r0, #16
   82fc2:	3110      	adds	r1, #16
   82fc4:	3a10      	subs	r2, #16
   82fc6:	d2f3      	bcs.n	82fb0 <memcpy+0x5c>
   82fc8:	320c      	adds	r2, #12
   82fca:	d305      	bcc.n	82fd8 <memcpy+0x84>
   82fcc:	f851 3b04 	ldr.w	r3, [r1], #4
   82fd0:	f840 3b04 	str.w	r3, [r0], #4
   82fd4:	3a04      	subs	r2, #4
   82fd6:	d2f9      	bcs.n	82fcc <memcpy+0x78>
   82fd8:	3204      	adds	r2, #4
   82fda:	d008      	beq.n	82fee <memcpy+0x9a>
   82fdc:	07d2      	lsls	r2, r2, #31
   82fde:	bf1c      	itt	ne
   82fe0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82fe4:	f800 3b01 	strbne.w	r3, [r0], #1
   82fe8:	d301      	bcc.n	82fee <memcpy+0x9a>
   82fea:	880b      	ldrh	r3, [r1, #0]
   82fec:	8003      	strh	r3, [r0, #0]
   82fee:	4660      	mov	r0, ip
   82ff0:	4770      	bx	lr
   82ff2:	bf00      	nop
   82ff4:	2a08      	cmp	r2, #8
   82ff6:	d313      	bcc.n	83020 <memcpy+0xcc>
   82ff8:	078b      	lsls	r3, r1, #30
   82ffa:	d0b1      	beq.n	82f60 <memcpy+0xc>
   82ffc:	f010 0303 	ands.w	r3, r0, #3
   83000:	d0ae      	beq.n	82f60 <memcpy+0xc>
   83002:	f1c3 0304 	rsb	r3, r3, #4
   83006:	1ad2      	subs	r2, r2, r3
   83008:	07db      	lsls	r3, r3, #31
   8300a:	bf1c      	itt	ne
   8300c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83010:	f800 3b01 	strbne.w	r3, [r0], #1
   83014:	d3a4      	bcc.n	82f60 <memcpy+0xc>
   83016:	f831 3b02 	ldrh.w	r3, [r1], #2
   8301a:	f820 3b02 	strh.w	r3, [r0], #2
   8301e:	e79f      	b.n	82f60 <memcpy+0xc>
   83020:	3a04      	subs	r2, #4
   83022:	d3d9      	bcc.n	82fd8 <memcpy+0x84>
   83024:	3a01      	subs	r2, #1
   83026:	f811 3b01 	ldrb.w	r3, [r1], #1
   8302a:	f800 3b01 	strb.w	r3, [r0], #1
   8302e:	d2f9      	bcs.n	83024 <memcpy+0xd0>
   83030:	780b      	ldrb	r3, [r1, #0]
   83032:	7003      	strb	r3, [r0, #0]
   83034:	784b      	ldrb	r3, [r1, #1]
   83036:	7043      	strb	r3, [r0, #1]
   83038:	788b      	ldrb	r3, [r1, #2]
   8303a:	7083      	strb	r3, [r0, #2]
   8303c:	4660      	mov	r0, ip
   8303e:	4770      	bx	lr

00083040 <memset>:
   83040:	b4f0      	push	{r4, r5, r6, r7}
   83042:	0784      	lsls	r4, r0, #30
   83044:	d043      	beq.n	830ce <memset+0x8e>
   83046:	1e54      	subs	r4, r2, #1
   83048:	2a00      	cmp	r2, #0
   8304a:	d03e      	beq.n	830ca <memset+0x8a>
   8304c:	b2cd      	uxtb	r5, r1
   8304e:	4603      	mov	r3, r0
   83050:	e003      	b.n	8305a <memset+0x1a>
   83052:	1e62      	subs	r2, r4, #1
   83054:	2c00      	cmp	r4, #0
   83056:	d038      	beq.n	830ca <memset+0x8a>
   83058:	4614      	mov	r4, r2
   8305a:	f803 5b01 	strb.w	r5, [r3], #1
   8305e:	079a      	lsls	r2, r3, #30
   83060:	d1f7      	bne.n	83052 <memset+0x12>
   83062:	2c03      	cmp	r4, #3
   83064:	d92a      	bls.n	830bc <memset+0x7c>
   83066:	b2cd      	uxtb	r5, r1
   83068:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8306c:	2c0f      	cmp	r4, #15
   8306e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83072:	d915      	bls.n	830a0 <memset+0x60>
   83074:	f1a4 0710 	sub.w	r7, r4, #16
   83078:	093f      	lsrs	r7, r7, #4
   8307a:	f103 0610 	add.w	r6, r3, #16
   8307e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83082:	461a      	mov	r2, r3
   83084:	6015      	str	r5, [r2, #0]
   83086:	6055      	str	r5, [r2, #4]
   83088:	6095      	str	r5, [r2, #8]
   8308a:	60d5      	str	r5, [r2, #12]
   8308c:	3210      	adds	r2, #16
   8308e:	42b2      	cmp	r2, r6
   83090:	d1f8      	bne.n	83084 <memset+0x44>
   83092:	f004 040f 	and.w	r4, r4, #15
   83096:	3701      	adds	r7, #1
   83098:	2c03      	cmp	r4, #3
   8309a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8309e:	d90d      	bls.n	830bc <memset+0x7c>
   830a0:	461e      	mov	r6, r3
   830a2:	4622      	mov	r2, r4
   830a4:	3a04      	subs	r2, #4
   830a6:	2a03      	cmp	r2, #3
   830a8:	f846 5b04 	str.w	r5, [r6], #4
   830ac:	d8fa      	bhi.n	830a4 <memset+0x64>
   830ae:	1f22      	subs	r2, r4, #4
   830b0:	f022 0203 	bic.w	r2, r2, #3
   830b4:	3204      	adds	r2, #4
   830b6:	4413      	add	r3, r2
   830b8:	f004 0403 	and.w	r4, r4, #3
   830bc:	b12c      	cbz	r4, 830ca <memset+0x8a>
   830be:	b2c9      	uxtb	r1, r1
   830c0:	441c      	add	r4, r3
   830c2:	f803 1b01 	strb.w	r1, [r3], #1
   830c6:	42a3      	cmp	r3, r4
   830c8:	d1fb      	bne.n	830c2 <memset+0x82>
   830ca:	bcf0      	pop	{r4, r5, r6, r7}
   830cc:	4770      	bx	lr
   830ce:	4614      	mov	r4, r2
   830d0:	4603      	mov	r3, r0
   830d2:	e7c6      	b.n	83062 <memset+0x22>

000830d4 <strncpy>:
   830d4:	ea40 0301 	orr.w	r3, r0, r1
   830d8:	079b      	lsls	r3, r3, #30
   830da:	b470      	push	{r4, r5, r6}
   830dc:	d12a      	bne.n	83134 <strncpy+0x60>
   830de:	2a03      	cmp	r2, #3
   830e0:	d928      	bls.n	83134 <strncpy+0x60>
   830e2:	460c      	mov	r4, r1
   830e4:	4603      	mov	r3, r0
   830e6:	4621      	mov	r1, r4
   830e8:	f854 5b04 	ldr.w	r5, [r4], #4
   830ec:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   830f0:	ea26 0605 	bic.w	r6, r6, r5
   830f4:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   830f8:	d105      	bne.n	83106 <strncpy+0x32>
   830fa:	3a04      	subs	r2, #4
   830fc:	2a03      	cmp	r2, #3
   830fe:	f843 5b04 	str.w	r5, [r3], #4
   83102:	4621      	mov	r1, r4
   83104:	d8ef      	bhi.n	830e6 <strncpy+0x12>
   83106:	b19a      	cbz	r2, 83130 <strncpy+0x5c>
   83108:	780c      	ldrb	r4, [r1, #0]
   8310a:	3a01      	subs	r2, #1
   8310c:	701c      	strb	r4, [r3, #0]
   8310e:	3301      	adds	r3, #1
   83110:	b13c      	cbz	r4, 83122 <strncpy+0x4e>
   83112:	b16a      	cbz	r2, 83130 <strncpy+0x5c>
   83114:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   83118:	3a01      	subs	r2, #1
   8311a:	f803 4b01 	strb.w	r4, [r3], #1
   8311e:	2c00      	cmp	r4, #0
   83120:	d1f7      	bne.n	83112 <strncpy+0x3e>
   83122:	b12a      	cbz	r2, 83130 <strncpy+0x5c>
   83124:	441a      	add	r2, r3
   83126:	2100      	movs	r1, #0
   83128:	f803 1b01 	strb.w	r1, [r3], #1
   8312c:	4293      	cmp	r3, r2
   8312e:	d1fb      	bne.n	83128 <strncpy+0x54>
   83130:	bc70      	pop	{r4, r5, r6}
   83132:	4770      	bx	lr
   83134:	4603      	mov	r3, r0
   83136:	e7e6      	b.n	83106 <strncpy+0x32>

00083138 <register_fini>:
   83138:	4b02      	ldr	r3, [pc, #8]	; (83144 <register_fini+0xc>)
   8313a:	b113      	cbz	r3, 83142 <register_fini+0xa>
   8313c:	4802      	ldr	r0, [pc, #8]	; (83148 <register_fini+0x10>)
   8313e:	f000 b805 	b.w	8314c <atexit>
   83142:	4770      	bx	lr
   83144:	00000000 	.word	0x00000000
   83148:	00083159 	.word	0x00083159

0008314c <atexit>:
   8314c:	4601      	mov	r1, r0
   8314e:	2000      	movs	r0, #0
   83150:	4602      	mov	r2, r0
   83152:	4603      	mov	r3, r0
   83154:	f000 bbec 	b.w	83930 <__register_exitproc>

00083158 <__libc_fini_array>:
   83158:	b538      	push	{r3, r4, r5, lr}
   8315a:	4d09      	ldr	r5, [pc, #36]	; (83180 <__libc_fini_array+0x28>)
   8315c:	4c09      	ldr	r4, [pc, #36]	; (83184 <__libc_fini_array+0x2c>)
   8315e:	1b64      	subs	r4, r4, r5
   83160:	10a4      	asrs	r4, r4, #2
   83162:	bf18      	it	ne
   83164:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83168:	d005      	beq.n	83176 <__libc_fini_array+0x1e>
   8316a:	3c01      	subs	r4, #1
   8316c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83170:	4798      	blx	r3
   83172:	2c00      	cmp	r4, #0
   83174:	d1f9      	bne.n	8316a <__libc_fini_array+0x12>
   83176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8317a:	f000 bc5d 	b.w	83a38 <_fini>
   8317e:	bf00      	nop
   83180:	00083a44 	.word	0x00083a44
   83184:	00083a48 	.word	0x00083a48

00083188 <_malloc_trim_r>:
   83188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8318a:	4d23      	ldr	r5, [pc, #140]	; (83218 <_malloc_trim_r+0x90>)
   8318c:	460f      	mov	r7, r1
   8318e:	4604      	mov	r4, r0
   83190:	f000 fbb8 	bl	83904 <__malloc_lock>
   83194:	68ab      	ldr	r3, [r5, #8]
   83196:	685e      	ldr	r6, [r3, #4]
   83198:	f026 0603 	bic.w	r6, r6, #3
   8319c:	1bf1      	subs	r1, r6, r7
   8319e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   831a2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   831a6:	f021 010f 	bic.w	r1, r1, #15
   831aa:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   831ae:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   831b2:	db07      	blt.n	831c4 <_malloc_trim_r+0x3c>
   831b4:	4620      	mov	r0, r4
   831b6:	2100      	movs	r1, #0
   831b8:	f000 fba8 	bl	8390c <_sbrk_r>
   831bc:	68ab      	ldr	r3, [r5, #8]
   831be:	4433      	add	r3, r6
   831c0:	4298      	cmp	r0, r3
   831c2:	d004      	beq.n	831ce <_malloc_trim_r+0x46>
   831c4:	4620      	mov	r0, r4
   831c6:	f000 fb9f 	bl	83908 <__malloc_unlock>
   831ca:	2000      	movs	r0, #0
   831cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   831ce:	4620      	mov	r0, r4
   831d0:	4279      	negs	r1, r7
   831d2:	f000 fb9b 	bl	8390c <_sbrk_r>
   831d6:	3001      	adds	r0, #1
   831d8:	d00d      	beq.n	831f6 <_malloc_trim_r+0x6e>
   831da:	4b10      	ldr	r3, [pc, #64]	; (8321c <_malloc_trim_r+0x94>)
   831dc:	68aa      	ldr	r2, [r5, #8]
   831de:	6819      	ldr	r1, [r3, #0]
   831e0:	1bf6      	subs	r6, r6, r7
   831e2:	f046 0601 	orr.w	r6, r6, #1
   831e6:	4620      	mov	r0, r4
   831e8:	1bc9      	subs	r1, r1, r7
   831ea:	6056      	str	r6, [r2, #4]
   831ec:	6019      	str	r1, [r3, #0]
   831ee:	f000 fb8b 	bl	83908 <__malloc_unlock>
   831f2:	2001      	movs	r0, #1
   831f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   831f6:	4620      	mov	r0, r4
   831f8:	2100      	movs	r1, #0
   831fa:	f000 fb87 	bl	8390c <_sbrk_r>
   831fe:	68ab      	ldr	r3, [r5, #8]
   83200:	1ac2      	subs	r2, r0, r3
   83202:	2a0f      	cmp	r2, #15
   83204:	ddde      	ble.n	831c4 <_malloc_trim_r+0x3c>
   83206:	4d06      	ldr	r5, [pc, #24]	; (83220 <_malloc_trim_r+0x98>)
   83208:	4904      	ldr	r1, [pc, #16]	; (8321c <_malloc_trim_r+0x94>)
   8320a:	682d      	ldr	r5, [r5, #0]
   8320c:	f042 0201 	orr.w	r2, r2, #1
   83210:	1b40      	subs	r0, r0, r5
   83212:	605a      	str	r2, [r3, #4]
   83214:	6008      	str	r0, [r1, #0]
   83216:	e7d5      	b.n	831c4 <_malloc_trim_r+0x3c>
   83218:	20070594 	.word	0x20070594
   8321c:	20078cb4 	.word	0x20078cb4
   83220:	200709a0 	.word	0x200709a0

00083224 <_free_r>:
   83224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83228:	460d      	mov	r5, r1
   8322a:	4606      	mov	r6, r0
   8322c:	2900      	cmp	r1, #0
   8322e:	d055      	beq.n	832dc <_free_r+0xb8>
   83230:	f000 fb68 	bl	83904 <__malloc_lock>
   83234:	f855 1c04 	ldr.w	r1, [r5, #-4]
   83238:	f8df c170 	ldr.w	ip, [pc, #368]	; 833ac <_free_r+0x188>
   8323c:	f1a5 0408 	sub.w	r4, r5, #8
   83240:	f021 0301 	bic.w	r3, r1, #1
   83244:	18e2      	adds	r2, r4, r3
   83246:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8324a:	6857      	ldr	r7, [r2, #4]
   8324c:	4290      	cmp	r0, r2
   8324e:	f027 0703 	bic.w	r7, r7, #3
   83252:	d068      	beq.n	83326 <_free_r+0x102>
   83254:	f011 0101 	ands.w	r1, r1, #1
   83258:	6057      	str	r7, [r2, #4]
   8325a:	d032      	beq.n	832c2 <_free_r+0x9e>
   8325c:	2100      	movs	r1, #0
   8325e:	19d0      	adds	r0, r2, r7
   83260:	6840      	ldr	r0, [r0, #4]
   83262:	07c0      	lsls	r0, r0, #31
   83264:	d406      	bmi.n	83274 <_free_r+0x50>
   83266:	443b      	add	r3, r7
   83268:	6890      	ldr	r0, [r2, #8]
   8326a:	2900      	cmp	r1, #0
   8326c:	d04d      	beq.n	8330a <_free_r+0xe6>
   8326e:	68d2      	ldr	r2, [r2, #12]
   83270:	60c2      	str	r2, [r0, #12]
   83272:	6090      	str	r0, [r2, #8]
   83274:	f043 0201 	orr.w	r2, r3, #1
   83278:	6062      	str	r2, [r4, #4]
   8327a:	50e3      	str	r3, [r4, r3]
   8327c:	b9e1      	cbnz	r1, 832b8 <_free_r+0x94>
   8327e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83282:	d32d      	bcc.n	832e0 <_free_r+0xbc>
   83284:	0a5a      	lsrs	r2, r3, #9
   83286:	2a04      	cmp	r2, #4
   83288:	d869      	bhi.n	8335e <_free_r+0x13a>
   8328a:	0998      	lsrs	r0, r3, #6
   8328c:	3038      	adds	r0, #56	; 0x38
   8328e:	0041      	lsls	r1, r0, #1
   83290:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83294:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83298:	4944      	ldr	r1, [pc, #272]	; (833ac <_free_r+0x188>)
   8329a:	4562      	cmp	r2, ip
   8329c:	d065      	beq.n	8336a <_free_r+0x146>
   8329e:	6851      	ldr	r1, [r2, #4]
   832a0:	f021 0103 	bic.w	r1, r1, #3
   832a4:	428b      	cmp	r3, r1
   832a6:	d202      	bcs.n	832ae <_free_r+0x8a>
   832a8:	6892      	ldr	r2, [r2, #8]
   832aa:	4594      	cmp	ip, r2
   832ac:	d1f7      	bne.n	8329e <_free_r+0x7a>
   832ae:	68d3      	ldr	r3, [r2, #12]
   832b0:	60e3      	str	r3, [r4, #12]
   832b2:	60a2      	str	r2, [r4, #8]
   832b4:	609c      	str	r4, [r3, #8]
   832b6:	60d4      	str	r4, [r2, #12]
   832b8:	4630      	mov	r0, r6
   832ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   832be:	f000 bb23 	b.w	83908 <__malloc_unlock>
   832c2:	f855 5c08 	ldr.w	r5, [r5, #-8]
   832c6:	f10c 0808 	add.w	r8, ip, #8
   832ca:	1b64      	subs	r4, r4, r5
   832cc:	68a0      	ldr	r0, [r4, #8]
   832ce:	442b      	add	r3, r5
   832d0:	4540      	cmp	r0, r8
   832d2:	d042      	beq.n	8335a <_free_r+0x136>
   832d4:	68e5      	ldr	r5, [r4, #12]
   832d6:	60c5      	str	r5, [r0, #12]
   832d8:	60a8      	str	r0, [r5, #8]
   832da:	e7c0      	b.n	8325e <_free_r+0x3a>
   832dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   832e0:	08db      	lsrs	r3, r3, #3
   832e2:	109a      	asrs	r2, r3, #2
   832e4:	2001      	movs	r0, #1
   832e6:	4090      	lsls	r0, r2
   832e8:	f8dc 1004 	ldr.w	r1, [ip, #4]
   832ec:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   832f0:	689a      	ldr	r2, [r3, #8]
   832f2:	4301      	orrs	r1, r0
   832f4:	60a2      	str	r2, [r4, #8]
   832f6:	60e3      	str	r3, [r4, #12]
   832f8:	f8cc 1004 	str.w	r1, [ip, #4]
   832fc:	4630      	mov	r0, r6
   832fe:	609c      	str	r4, [r3, #8]
   83300:	60d4      	str	r4, [r2, #12]
   83302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83306:	f000 baff 	b.w	83908 <__malloc_unlock>
   8330a:	4d29      	ldr	r5, [pc, #164]	; (833b0 <_free_r+0x18c>)
   8330c:	42a8      	cmp	r0, r5
   8330e:	d1ae      	bne.n	8326e <_free_r+0x4a>
   83310:	f043 0201 	orr.w	r2, r3, #1
   83314:	f8cc 4014 	str.w	r4, [ip, #20]
   83318:	f8cc 4010 	str.w	r4, [ip, #16]
   8331c:	60e0      	str	r0, [r4, #12]
   8331e:	60a0      	str	r0, [r4, #8]
   83320:	6062      	str	r2, [r4, #4]
   83322:	50e3      	str	r3, [r4, r3]
   83324:	e7c8      	b.n	832b8 <_free_r+0x94>
   83326:	441f      	add	r7, r3
   83328:	07cb      	lsls	r3, r1, #31
   8332a:	d407      	bmi.n	8333c <_free_r+0x118>
   8332c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   83330:	1a64      	subs	r4, r4, r1
   83332:	68e3      	ldr	r3, [r4, #12]
   83334:	68a2      	ldr	r2, [r4, #8]
   83336:	440f      	add	r7, r1
   83338:	60d3      	str	r3, [r2, #12]
   8333a:	609a      	str	r2, [r3, #8]
   8333c:	4b1d      	ldr	r3, [pc, #116]	; (833b4 <_free_r+0x190>)
   8333e:	f047 0201 	orr.w	r2, r7, #1
   83342:	681b      	ldr	r3, [r3, #0]
   83344:	6062      	str	r2, [r4, #4]
   83346:	429f      	cmp	r7, r3
   83348:	f8cc 4008 	str.w	r4, [ip, #8]
   8334c:	d3b4      	bcc.n	832b8 <_free_r+0x94>
   8334e:	4b1a      	ldr	r3, [pc, #104]	; (833b8 <_free_r+0x194>)
   83350:	4630      	mov	r0, r6
   83352:	6819      	ldr	r1, [r3, #0]
   83354:	f7ff ff18 	bl	83188 <_malloc_trim_r>
   83358:	e7ae      	b.n	832b8 <_free_r+0x94>
   8335a:	2101      	movs	r1, #1
   8335c:	e77f      	b.n	8325e <_free_r+0x3a>
   8335e:	2a14      	cmp	r2, #20
   83360:	d80b      	bhi.n	8337a <_free_r+0x156>
   83362:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   83366:	0041      	lsls	r1, r0, #1
   83368:	e792      	b.n	83290 <_free_r+0x6c>
   8336a:	1080      	asrs	r0, r0, #2
   8336c:	2501      	movs	r5, #1
   8336e:	4085      	lsls	r5, r0
   83370:	6848      	ldr	r0, [r1, #4]
   83372:	4613      	mov	r3, r2
   83374:	4328      	orrs	r0, r5
   83376:	6048      	str	r0, [r1, #4]
   83378:	e79a      	b.n	832b0 <_free_r+0x8c>
   8337a:	2a54      	cmp	r2, #84	; 0x54
   8337c:	d803      	bhi.n	83386 <_free_r+0x162>
   8337e:	0b18      	lsrs	r0, r3, #12
   83380:	306e      	adds	r0, #110	; 0x6e
   83382:	0041      	lsls	r1, r0, #1
   83384:	e784      	b.n	83290 <_free_r+0x6c>
   83386:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8338a:	d803      	bhi.n	83394 <_free_r+0x170>
   8338c:	0bd8      	lsrs	r0, r3, #15
   8338e:	3077      	adds	r0, #119	; 0x77
   83390:	0041      	lsls	r1, r0, #1
   83392:	e77d      	b.n	83290 <_free_r+0x6c>
   83394:	f240 5154 	movw	r1, #1364	; 0x554
   83398:	428a      	cmp	r2, r1
   8339a:	d803      	bhi.n	833a4 <_free_r+0x180>
   8339c:	0c98      	lsrs	r0, r3, #18
   8339e:	307c      	adds	r0, #124	; 0x7c
   833a0:	0041      	lsls	r1, r0, #1
   833a2:	e775      	b.n	83290 <_free_r+0x6c>
   833a4:	21fc      	movs	r1, #252	; 0xfc
   833a6:	207e      	movs	r0, #126	; 0x7e
   833a8:	e772      	b.n	83290 <_free_r+0x6c>
   833aa:	bf00      	nop
   833ac:	20070594 	.word	0x20070594
   833b0:	2007059c 	.word	0x2007059c
   833b4:	2007099c 	.word	0x2007099c
   833b8:	20078cb0 	.word	0x20078cb0

000833bc <malloc>:
   833bc:	4b02      	ldr	r3, [pc, #8]	; (833c8 <malloc+0xc>)
   833be:	4601      	mov	r1, r0
   833c0:	6818      	ldr	r0, [r3, #0]
   833c2:	f000 b803 	b.w	833cc <_malloc_r>
   833c6:	bf00      	nop
   833c8:	20070590 	.word	0x20070590

000833cc <_malloc_r>:
   833cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   833d0:	f101 050b 	add.w	r5, r1, #11
   833d4:	2d16      	cmp	r5, #22
   833d6:	b083      	sub	sp, #12
   833d8:	4606      	mov	r6, r0
   833da:	d927      	bls.n	8342c <_malloc_r+0x60>
   833dc:	f035 0507 	bics.w	r5, r5, #7
   833e0:	d427      	bmi.n	83432 <_malloc_r+0x66>
   833e2:	42a9      	cmp	r1, r5
   833e4:	d825      	bhi.n	83432 <_malloc_r+0x66>
   833e6:	4630      	mov	r0, r6
   833e8:	f000 fa8c 	bl	83904 <__malloc_lock>
   833ec:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   833f0:	d226      	bcs.n	83440 <_malloc_r+0x74>
   833f2:	4fc1      	ldr	r7, [pc, #772]	; (836f8 <_malloc_r+0x32c>)
   833f4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   833f8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   833fc:	68dc      	ldr	r4, [r3, #12]
   833fe:	429c      	cmp	r4, r3
   83400:	f000 81d2 	beq.w	837a8 <_malloc_r+0x3dc>
   83404:	6863      	ldr	r3, [r4, #4]
   83406:	68e2      	ldr	r2, [r4, #12]
   83408:	f023 0303 	bic.w	r3, r3, #3
   8340c:	4423      	add	r3, r4
   8340e:	6858      	ldr	r0, [r3, #4]
   83410:	68a1      	ldr	r1, [r4, #8]
   83412:	f040 0501 	orr.w	r5, r0, #1
   83416:	60ca      	str	r2, [r1, #12]
   83418:	4630      	mov	r0, r6
   8341a:	6091      	str	r1, [r2, #8]
   8341c:	605d      	str	r5, [r3, #4]
   8341e:	f000 fa73 	bl	83908 <__malloc_unlock>
   83422:	3408      	adds	r4, #8
   83424:	4620      	mov	r0, r4
   83426:	b003      	add	sp, #12
   83428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8342c:	2510      	movs	r5, #16
   8342e:	42a9      	cmp	r1, r5
   83430:	d9d9      	bls.n	833e6 <_malloc_r+0x1a>
   83432:	2400      	movs	r4, #0
   83434:	230c      	movs	r3, #12
   83436:	4620      	mov	r0, r4
   83438:	6033      	str	r3, [r6, #0]
   8343a:	b003      	add	sp, #12
   8343c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83440:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83444:	f000 8089 	beq.w	8355a <_malloc_r+0x18e>
   83448:	f1bc 0f04 	cmp.w	ip, #4
   8344c:	f200 8160 	bhi.w	83710 <_malloc_r+0x344>
   83450:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83454:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   83458:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8345c:	4fa6      	ldr	r7, [pc, #664]	; (836f8 <_malloc_r+0x32c>)
   8345e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83462:	68cc      	ldr	r4, [r1, #12]
   83464:	42a1      	cmp	r1, r4
   83466:	d105      	bne.n	83474 <_malloc_r+0xa8>
   83468:	e00c      	b.n	83484 <_malloc_r+0xb8>
   8346a:	2b00      	cmp	r3, #0
   8346c:	da79      	bge.n	83562 <_malloc_r+0x196>
   8346e:	68e4      	ldr	r4, [r4, #12]
   83470:	42a1      	cmp	r1, r4
   83472:	d007      	beq.n	83484 <_malloc_r+0xb8>
   83474:	6862      	ldr	r2, [r4, #4]
   83476:	f022 0203 	bic.w	r2, r2, #3
   8347a:	1b53      	subs	r3, r2, r5
   8347c:	2b0f      	cmp	r3, #15
   8347e:	ddf4      	ble.n	8346a <_malloc_r+0x9e>
   83480:	f10c 3cff 	add.w	ip, ip, #4294967295
   83484:	f10c 0c01 	add.w	ip, ip, #1
   83488:	4b9b      	ldr	r3, [pc, #620]	; (836f8 <_malloc_r+0x32c>)
   8348a:	693c      	ldr	r4, [r7, #16]
   8348c:	f103 0e08 	add.w	lr, r3, #8
   83490:	4574      	cmp	r4, lr
   83492:	f000 817e 	beq.w	83792 <_malloc_r+0x3c6>
   83496:	6861      	ldr	r1, [r4, #4]
   83498:	f021 0103 	bic.w	r1, r1, #3
   8349c:	1b4a      	subs	r2, r1, r5
   8349e:	2a0f      	cmp	r2, #15
   834a0:	f300 8164 	bgt.w	8376c <_malloc_r+0x3a0>
   834a4:	2a00      	cmp	r2, #0
   834a6:	f8c3 e014 	str.w	lr, [r3, #20]
   834aa:	f8c3 e010 	str.w	lr, [r3, #16]
   834ae:	da69      	bge.n	83584 <_malloc_r+0x1b8>
   834b0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   834b4:	f080 813a 	bcs.w	8372c <_malloc_r+0x360>
   834b8:	08c9      	lsrs	r1, r1, #3
   834ba:	108a      	asrs	r2, r1, #2
   834bc:	f04f 0801 	mov.w	r8, #1
   834c0:	fa08 f802 	lsl.w	r8, r8, r2
   834c4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   834c8:	685a      	ldr	r2, [r3, #4]
   834ca:	6888      	ldr	r0, [r1, #8]
   834cc:	ea48 0202 	orr.w	r2, r8, r2
   834d0:	60a0      	str	r0, [r4, #8]
   834d2:	60e1      	str	r1, [r4, #12]
   834d4:	605a      	str	r2, [r3, #4]
   834d6:	608c      	str	r4, [r1, #8]
   834d8:	60c4      	str	r4, [r0, #12]
   834da:	ea4f 03ac 	mov.w	r3, ip, asr #2
   834de:	2001      	movs	r0, #1
   834e0:	4098      	lsls	r0, r3
   834e2:	4290      	cmp	r0, r2
   834e4:	d85b      	bhi.n	8359e <_malloc_r+0x1d2>
   834e6:	4202      	tst	r2, r0
   834e8:	d106      	bne.n	834f8 <_malloc_r+0x12c>
   834ea:	f02c 0c03 	bic.w	ip, ip, #3
   834ee:	0040      	lsls	r0, r0, #1
   834f0:	4202      	tst	r2, r0
   834f2:	f10c 0c04 	add.w	ip, ip, #4
   834f6:	d0fa      	beq.n	834ee <_malloc_r+0x122>
   834f8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   834fc:	4644      	mov	r4, r8
   834fe:	46e1      	mov	r9, ip
   83500:	68e3      	ldr	r3, [r4, #12]
   83502:	429c      	cmp	r4, r3
   83504:	d107      	bne.n	83516 <_malloc_r+0x14a>
   83506:	e146      	b.n	83796 <_malloc_r+0x3ca>
   83508:	2a00      	cmp	r2, #0
   8350a:	f280 8157 	bge.w	837bc <_malloc_r+0x3f0>
   8350e:	68db      	ldr	r3, [r3, #12]
   83510:	429c      	cmp	r4, r3
   83512:	f000 8140 	beq.w	83796 <_malloc_r+0x3ca>
   83516:	6859      	ldr	r1, [r3, #4]
   83518:	f021 0103 	bic.w	r1, r1, #3
   8351c:	1b4a      	subs	r2, r1, r5
   8351e:	2a0f      	cmp	r2, #15
   83520:	ddf2      	ble.n	83508 <_malloc_r+0x13c>
   83522:	461c      	mov	r4, r3
   83524:	f854 cf08 	ldr.w	ip, [r4, #8]!
   83528:	68d9      	ldr	r1, [r3, #12]
   8352a:	f045 0901 	orr.w	r9, r5, #1
   8352e:	f042 0801 	orr.w	r8, r2, #1
   83532:	441d      	add	r5, r3
   83534:	f8c3 9004 	str.w	r9, [r3, #4]
   83538:	4630      	mov	r0, r6
   8353a:	f8cc 100c 	str.w	r1, [ip, #12]
   8353e:	f8c1 c008 	str.w	ip, [r1, #8]
   83542:	617d      	str	r5, [r7, #20]
   83544:	613d      	str	r5, [r7, #16]
   83546:	f8c5 e00c 	str.w	lr, [r5, #12]
   8354a:	f8c5 e008 	str.w	lr, [r5, #8]
   8354e:	f8c5 8004 	str.w	r8, [r5, #4]
   83552:	50aa      	str	r2, [r5, r2]
   83554:	f000 f9d8 	bl	83908 <__malloc_unlock>
   83558:	e764      	b.n	83424 <_malloc_r+0x58>
   8355a:	217e      	movs	r1, #126	; 0x7e
   8355c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   83560:	e77c      	b.n	8345c <_malloc_r+0x90>
   83562:	4422      	add	r2, r4
   83564:	6850      	ldr	r0, [r2, #4]
   83566:	68e3      	ldr	r3, [r4, #12]
   83568:	68a1      	ldr	r1, [r4, #8]
   8356a:	f040 0501 	orr.w	r5, r0, #1
   8356e:	60cb      	str	r3, [r1, #12]
   83570:	4630      	mov	r0, r6
   83572:	6099      	str	r1, [r3, #8]
   83574:	6055      	str	r5, [r2, #4]
   83576:	f000 f9c7 	bl	83908 <__malloc_unlock>
   8357a:	3408      	adds	r4, #8
   8357c:	4620      	mov	r0, r4
   8357e:	b003      	add	sp, #12
   83580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83584:	4421      	add	r1, r4
   83586:	684b      	ldr	r3, [r1, #4]
   83588:	4630      	mov	r0, r6
   8358a:	f043 0301 	orr.w	r3, r3, #1
   8358e:	604b      	str	r3, [r1, #4]
   83590:	f000 f9ba 	bl	83908 <__malloc_unlock>
   83594:	3408      	adds	r4, #8
   83596:	4620      	mov	r0, r4
   83598:	b003      	add	sp, #12
   8359a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8359e:	68bc      	ldr	r4, [r7, #8]
   835a0:	6863      	ldr	r3, [r4, #4]
   835a2:	f023 0903 	bic.w	r9, r3, #3
   835a6:	45a9      	cmp	r9, r5
   835a8:	d304      	bcc.n	835b4 <_malloc_r+0x1e8>
   835aa:	ebc5 0309 	rsb	r3, r5, r9
   835ae:	2b0f      	cmp	r3, #15
   835b0:	f300 8091 	bgt.w	836d6 <_malloc_r+0x30a>
   835b4:	4b51      	ldr	r3, [pc, #324]	; (836fc <_malloc_r+0x330>)
   835b6:	4a52      	ldr	r2, [pc, #328]	; (83700 <_malloc_r+0x334>)
   835b8:	6819      	ldr	r1, [r3, #0]
   835ba:	6813      	ldr	r3, [r2, #0]
   835bc:	eb05 0a01 	add.w	sl, r5, r1
   835c0:	3301      	adds	r3, #1
   835c2:	eb04 0b09 	add.w	fp, r4, r9
   835c6:	f000 8161 	beq.w	8388c <_malloc_r+0x4c0>
   835ca:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   835ce:	f10a 0a0f 	add.w	sl, sl, #15
   835d2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   835d6:	f02a 0a0f 	bic.w	sl, sl, #15
   835da:	4630      	mov	r0, r6
   835dc:	4651      	mov	r1, sl
   835de:	9201      	str	r2, [sp, #4]
   835e0:	f000 f994 	bl	8390c <_sbrk_r>
   835e4:	f1b0 3fff 	cmp.w	r0, #4294967295
   835e8:	4680      	mov	r8, r0
   835ea:	9a01      	ldr	r2, [sp, #4]
   835ec:	f000 8101 	beq.w	837f2 <_malloc_r+0x426>
   835f0:	4583      	cmp	fp, r0
   835f2:	f200 80fb 	bhi.w	837ec <_malloc_r+0x420>
   835f6:	f8df c114 	ldr.w	ip, [pc, #276]	; 8370c <_malloc_r+0x340>
   835fa:	45c3      	cmp	fp, r8
   835fc:	f8dc 3000 	ldr.w	r3, [ip]
   83600:	4453      	add	r3, sl
   83602:	f8cc 3000 	str.w	r3, [ip]
   83606:	f000 814a 	beq.w	8389e <_malloc_r+0x4d2>
   8360a:	6812      	ldr	r2, [r2, #0]
   8360c:	493c      	ldr	r1, [pc, #240]	; (83700 <_malloc_r+0x334>)
   8360e:	3201      	adds	r2, #1
   83610:	bf1b      	ittet	ne
   83612:	ebcb 0b08 	rsbne	fp, fp, r8
   83616:	445b      	addne	r3, fp
   83618:	f8c1 8000 	streq.w	r8, [r1]
   8361c:	f8cc 3000 	strne.w	r3, [ip]
   83620:	f018 0307 	ands.w	r3, r8, #7
   83624:	f000 8114 	beq.w	83850 <_malloc_r+0x484>
   83628:	f1c3 0208 	rsb	r2, r3, #8
   8362c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   83630:	4490      	add	r8, r2
   83632:	3308      	adds	r3, #8
   83634:	44c2      	add	sl, r8
   83636:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8363a:	ebca 0a03 	rsb	sl, sl, r3
   8363e:	4651      	mov	r1, sl
   83640:	4630      	mov	r0, r6
   83642:	f8cd c004 	str.w	ip, [sp, #4]
   83646:	f000 f961 	bl	8390c <_sbrk_r>
   8364a:	1c43      	adds	r3, r0, #1
   8364c:	f8dd c004 	ldr.w	ip, [sp, #4]
   83650:	f000 8135 	beq.w	838be <_malloc_r+0x4f2>
   83654:	ebc8 0200 	rsb	r2, r8, r0
   83658:	4452      	add	r2, sl
   8365a:	f042 0201 	orr.w	r2, r2, #1
   8365e:	f8dc 3000 	ldr.w	r3, [ip]
   83662:	42bc      	cmp	r4, r7
   83664:	4453      	add	r3, sl
   83666:	f8c7 8008 	str.w	r8, [r7, #8]
   8366a:	f8cc 3000 	str.w	r3, [ip]
   8366e:	f8c8 2004 	str.w	r2, [r8, #4]
   83672:	f8df a098 	ldr.w	sl, [pc, #152]	; 8370c <_malloc_r+0x340>
   83676:	d015      	beq.n	836a4 <_malloc_r+0x2d8>
   83678:	f1b9 0f0f 	cmp.w	r9, #15
   8367c:	f240 80eb 	bls.w	83856 <_malloc_r+0x48a>
   83680:	6861      	ldr	r1, [r4, #4]
   83682:	f1a9 020c 	sub.w	r2, r9, #12
   83686:	f022 0207 	bic.w	r2, r2, #7
   8368a:	f001 0101 	and.w	r1, r1, #1
   8368e:	ea42 0e01 	orr.w	lr, r2, r1
   83692:	2005      	movs	r0, #5
   83694:	18a1      	adds	r1, r4, r2
   83696:	2a0f      	cmp	r2, #15
   83698:	f8c4 e004 	str.w	lr, [r4, #4]
   8369c:	6048      	str	r0, [r1, #4]
   8369e:	6088      	str	r0, [r1, #8]
   836a0:	f200 8111 	bhi.w	838c6 <_malloc_r+0x4fa>
   836a4:	4a17      	ldr	r2, [pc, #92]	; (83704 <_malloc_r+0x338>)
   836a6:	68bc      	ldr	r4, [r7, #8]
   836a8:	6811      	ldr	r1, [r2, #0]
   836aa:	428b      	cmp	r3, r1
   836ac:	bf88      	it	hi
   836ae:	6013      	strhi	r3, [r2, #0]
   836b0:	4a15      	ldr	r2, [pc, #84]	; (83708 <_malloc_r+0x33c>)
   836b2:	6811      	ldr	r1, [r2, #0]
   836b4:	428b      	cmp	r3, r1
   836b6:	bf88      	it	hi
   836b8:	6013      	strhi	r3, [r2, #0]
   836ba:	6862      	ldr	r2, [r4, #4]
   836bc:	f022 0203 	bic.w	r2, r2, #3
   836c0:	4295      	cmp	r5, r2
   836c2:	ebc5 0302 	rsb	r3, r5, r2
   836c6:	d801      	bhi.n	836cc <_malloc_r+0x300>
   836c8:	2b0f      	cmp	r3, #15
   836ca:	dc04      	bgt.n	836d6 <_malloc_r+0x30a>
   836cc:	4630      	mov	r0, r6
   836ce:	f000 f91b 	bl	83908 <__malloc_unlock>
   836d2:	2400      	movs	r4, #0
   836d4:	e6a6      	b.n	83424 <_malloc_r+0x58>
   836d6:	f045 0201 	orr.w	r2, r5, #1
   836da:	f043 0301 	orr.w	r3, r3, #1
   836de:	4425      	add	r5, r4
   836e0:	6062      	str	r2, [r4, #4]
   836e2:	4630      	mov	r0, r6
   836e4:	60bd      	str	r5, [r7, #8]
   836e6:	606b      	str	r3, [r5, #4]
   836e8:	f000 f90e 	bl	83908 <__malloc_unlock>
   836ec:	3408      	adds	r4, #8
   836ee:	4620      	mov	r0, r4
   836f0:	b003      	add	sp, #12
   836f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836f6:	bf00      	nop
   836f8:	20070594 	.word	0x20070594
   836fc:	20078cb0 	.word	0x20078cb0
   83700:	200709a0 	.word	0x200709a0
   83704:	20078cac 	.word	0x20078cac
   83708:	20078ca8 	.word	0x20078ca8
   8370c:	20078cb4 	.word	0x20078cb4
   83710:	f1bc 0f14 	cmp.w	ip, #20
   83714:	d961      	bls.n	837da <_malloc_r+0x40e>
   83716:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8371a:	f200 808f 	bhi.w	8383c <_malloc_r+0x470>
   8371e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   83722:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   83726:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8372a:	e697      	b.n	8345c <_malloc_r+0x90>
   8372c:	0a4b      	lsrs	r3, r1, #9
   8372e:	2b04      	cmp	r3, #4
   83730:	d958      	bls.n	837e4 <_malloc_r+0x418>
   83732:	2b14      	cmp	r3, #20
   83734:	f200 80ad 	bhi.w	83892 <_malloc_r+0x4c6>
   83738:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   8373c:	0050      	lsls	r0, r2, #1
   8373e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83742:	6883      	ldr	r3, [r0, #8]
   83744:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83900 <_malloc_r+0x534>
   83748:	4283      	cmp	r3, r0
   8374a:	f000 808a 	beq.w	83862 <_malloc_r+0x496>
   8374e:	685a      	ldr	r2, [r3, #4]
   83750:	f022 0203 	bic.w	r2, r2, #3
   83754:	4291      	cmp	r1, r2
   83756:	d202      	bcs.n	8375e <_malloc_r+0x392>
   83758:	689b      	ldr	r3, [r3, #8]
   8375a:	4298      	cmp	r0, r3
   8375c:	d1f7      	bne.n	8374e <_malloc_r+0x382>
   8375e:	68d9      	ldr	r1, [r3, #12]
   83760:	687a      	ldr	r2, [r7, #4]
   83762:	60e1      	str	r1, [r4, #12]
   83764:	60a3      	str	r3, [r4, #8]
   83766:	608c      	str	r4, [r1, #8]
   83768:	60dc      	str	r4, [r3, #12]
   8376a:	e6b6      	b.n	834da <_malloc_r+0x10e>
   8376c:	f045 0701 	orr.w	r7, r5, #1
   83770:	f042 0101 	orr.w	r1, r2, #1
   83774:	4425      	add	r5, r4
   83776:	6067      	str	r7, [r4, #4]
   83778:	4630      	mov	r0, r6
   8377a:	615d      	str	r5, [r3, #20]
   8377c:	611d      	str	r5, [r3, #16]
   8377e:	f8c5 e00c 	str.w	lr, [r5, #12]
   83782:	f8c5 e008 	str.w	lr, [r5, #8]
   83786:	6069      	str	r1, [r5, #4]
   83788:	50aa      	str	r2, [r5, r2]
   8378a:	3408      	adds	r4, #8
   8378c:	f000 f8bc 	bl	83908 <__malloc_unlock>
   83790:	e648      	b.n	83424 <_malloc_r+0x58>
   83792:	685a      	ldr	r2, [r3, #4]
   83794:	e6a1      	b.n	834da <_malloc_r+0x10e>
   83796:	f109 0901 	add.w	r9, r9, #1
   8379a:	f019 0f03 	tst.w	r9, #3
   8379e:	f104 0408 	add.w	r4, r4, #8
   837a2:	f47f aead 	bne.w	83500 <_malloc_r+0x134>
   837a6:	e02d      	b.n	83804 <_malloc_r+0x438>
   837a8:	f104 0308 	add.w	r3, r4, #8
   837ac:	6964      	ldr	r4, [r4, #20]
   837ae:	42a3      	cmp	r3, r4
   837b0:	bf08      	it	eq
   837b2:	f10c 0c02 	addeq.w	ip, ip, #2
   837b6:	f43f ae67 	beq.w	83488 <_malloc_r+0xbc>
   837ba:	e623      	b.n	83404 <_malloc_r+0x38>
   837bc:	4419      	add	r1, r3
   837be:	6848      	ldr	r0, [r1, #4]
   837c0:	461c      	mov	r4, r3
   837c2:	f854 2f08 	ldr.w	r2, [r4, #8]!
   837c6:	68db      	ldr	r3, [r3, #12]
   837c8:	f040 0501 	orr.w	r5, r0, #1
   837cc:	604d      	str	r5, [r1, #4]
   837ce:	4630      	mov	r0, r6
   837d0:	60d3      	str	r3, [r2, #12]
   837d2:	609a      	str	r2, [r3, #8]
   837d4:	f000 f898 	bl	83908 <__malloc_unlock>
   837d8:	e624      	b.n	83424 <_malloc_r+0x58>
   837da:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   837de:	ea4f 014c 	mov.w	r1, ip, lsl #1
   837e2:	e63b      	b.n	8345c <_malloc_r+0x90>
   837e4:	098a      	lsrs	r2, r1, #6
   837e6:	3238      	adds	r2, #56	; 0x38
   837e8:	0050      	lsls	r0, r2, #1
   837ea:	e7a8      	b.n	8373e <_malloc_r+0x372>
   837ec:	42bc      	cmp	r4, r7
   837ee:	f43f af02 	beq.w	835f6 <_malloc_r+0x22a>
   837f2:	68bc      	ldr	r4, [r7, #8]
   837f4:	6862      	ldr	r2, [r4, #4]
   837f6:	f022 0203 	bic.w	r2, r2, #3
   837fa:	e761      	b.n	836c0 <_malloc_r+0x2f4>
   837fc:	f8d8 8000 	ldr.w	r8, [r8]
   83800:	4598      	cmp	r8, r3
   83802:	d17a      	bne.n	838fa <_malloc_r+0x52e>
   83804:	f01c 0f03 	tst.w	ip, #3
   83808:	f1a8 0308 	sub.w	r3, r8, #8
   8380c:	f10c 3cff 	add.w	ip, ip, #4294967295
   83810:	d1f4      	bne.n	837fc <_malloc_r+0x430>
   83812:	687b      	ldr	r3, [r7, #4]
   83814:	ea23 0300 	bic.w	r3, r3, r0
   83818:	607b      	str	r3, [r7, #4]
   8381a:	0040      	lsls	r0, r0, #1
   8381c:	4298      	cmp	r0, r3
   8381e:	f63f aebe 	bhi.w	8359e <_malloc_r+0x1d2>
   83822:	2800      	cmp	r0, #0
   83824:	f43f aebb 	beq.w	8359e <_malloc_r+0x1d2>
   83828:	4203      	tst	r3, r0
   8382a:	46cc      	mov	ip, r9
   8382c:	f47f ae64 	bne.w	834f8 <_malloc_r+0x12c>
   83830:	0040      	lsls	r0, r0, #1
   83832:	4203      	tst	r3, r0
   83834:	f10c 0c04 	add.w	ip, ip, #4
   83838:	d0fa      	beq.n	83830 <_malloc_r+0x464>
   8383a:	e65d      	b.n	834f8 <_malloc_r+0x12c>
   8383c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83840:	d819      	bhi.n	83876 <_malloc_r+0x4aa>
   83842:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   83846:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8384a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8384e:	e605      	b.n	8345c <_malloc_r+0x90>
   83850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83854:	e6ee      	b.n	83634 <_malloc_r+0x268>
   83856:	2301      	movs	r3, #1
   83858:	f8c8 3004 	str.w	r3, [r8, #4]
   8385c:	4644      	mov	r4, r8
   8385e:	2200      	movs	r2, #0
   83860:	e72e      	b.n	836c0 <_malloc_r+0x2f4>
   83862:	1092      	asrs	r2, r2, #2
   83864:	2001      	movs	r0, #1
   83866:	4090      	lsls	r0, r2
   83868:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8386c:	4619      	mov	r1, r3
   8386e:	4302      	orrs	r2, r0
   83870:	f8c8 2004 	str.w	r2, [r8, #4]
   83874:	e775      	b.n	83762 <_malloc_r+0x396>
   83876:	f240 5354 	movw	r3, #1364	; 0x554
   8387a:	459c      	cmp	ip, r3
   8387c:	d81b      	bhi.n	838b6 <_malloc_r+0x4ea>
   8387e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83882:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   83886:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8388a:	e5e7      	b.n	8345c <_malloc_r+0x90>
   8388c:	f10a 0a10 	add.w	sl, sl, #16
   83890:	e6a3      	b.n	835da <_malloc_r+0x20e>
   83892:	2b54      	cmp	r3, #84	; 0x54
   83894:	d81f      	bhi.n	838d6 <_malloc_r+0x50a>
   83896:	0b0a      	lsrs	r2, r1, #12
   83898:	326e      	adds	r2, #110	; 0x6e
   8389a:	0050      	lsls	r0, r2, #1
   8389c:	e74f      	b.n	8373e <_malloc_r+0x372>
   8389e:	f3cb 010b 	ubfx	r1, fp, #0, #12
   838a2:	2900      	cmp	r1, #0
   838a4:	f47f aeb1 	bne.w	8360a <_malloc_r+0x23e>
   838a8:	eb0a 0109 	add.w	r1, sl, r9
   838ac:	68ba      	ldr	r2, [r7, #8]
   838ae:	f041 0101 	orr.w	r1, r1, #1
   838b2:	6051      	str	r1, [r2, #4]
   838b4:	e6f6      	b.n	836a4 <_malloc_r+0x2d8>
   838b6:	21fc      	movs	r1, #252	; 0xfc
   838b8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   838bc:	e5ce      	b.n	8345c <_malloc_r+0x90>
   838be:	2201      	movs	r2, #1
   838c0:	f04f 0a00 	mov.w	sl, #0
   838c4:	e6cb      	b.n	8365e <_malloc_r+0x292>
   838c6:	f104 0108 	add.w	r1, r4, #8
   838ca:	4630      	mov	r0, r6
   838cc:	f7ff fcaa 	bl	83224 <_free_r>
   838d0:	f8da 3000 	ldr.w	r3, [sl]
   838d4:	e6e6      	b.n	836a4 <_malloc_r+0x2d8>
   838d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   838da:	d803      	bhi.n	838e4 <_malloc_r+0x518>
   838dc:	0bca      	lsrs	r2, r1, #15
   838de:	3277      	adds	r2, #119	; 0x77
   838e0:	0050      	lsls	r0, r2, #1
   838e2:	e72c      	b.n	8373e <_malloc_r+0x372>
   838e4:	f240 5254 	movw	r2, #1364	; 0x554
   838e8:	4293      	cmp	r3, r2
   838ea:	d803      	bhi.n	838f4 <_malloc_r+0x528>
   838ec:	0c8a      	lsrs	r2, r1, #18
   838ee:	327c      	adds	r2, #124	; 0x7c
   838f0:	0050      	lsls	r0, r2, #1
   838f2:	e724      	b.n	8373e <_malloc_r+0x372>
   838f4:	20fc      	movs	r0, #252	; 0xfc
   838f6:	227e      	movs	r2, #126	; 0x7e
   838f8:	e721      	b.n	8373e <_malloc_r+0x372>
   838fa:	687b      	ldr	r3, [r7, #4]
   838fc:	e78d      	b.n	8381a <_malloc_r+0x44e>
   838fe:	bf00      	nop
   83900:	20070594 	.word	0x20070594

00083904 <__malloc_lock>:
   83904:	4770      	bx	lr
   83906:	bf00      	nop

00083908 <__malloc_unlock>:
   83908:	4770      	bx	lr
   8390a:	bf00      	nop

0008390c <_sbrk_r>:
   8390c:	b538      	push	{r3, r4, r5, lr}
   8390e:	4c07      	ldr	r4, [pc, #28]	; (8392c <_sbrk_r+0x20>)
   83910:	2300      	movs	r3, #0
   83912:	4605      	mov	r5, r0
   83914:	4608      	mov	r0, r1
   83916:	6023      	str	r3, [r4, #0]
   83918:	f7fd fad2 	bl	80ec0 <_sbrk>
   8391c:	1c43      	adds	r3, r0, #1
   8391e:	d000      	beq.n	83922 <_sbrk_r+0x16>
   83920:	bd38      	pop	{r3, r4, r5, pc}
   83922:	6823      	ldr	r3, [r4, #0]
   83924:	2b00      	cmp	r3, #0
   83926:	d0fb      	beq.n	83920 <_sbrk_r+0x14>
   83928:	602b      	str	r3, [r5, #0]
   8392a:	bd38      	pop	{r3, r4, r5, pc}
   8392c:	20078d08 	.word	0x20078d08

00083930 <__register_exitproc>:
   83930:	b5f0      	push	{r4, r5, r6, r7, lr}
   83932:	4c27      	ldr	r4, [pc, #156]	; (839d0 <__register_exitproc+0xa0>)
   83934:	b085      	sub	sp, #20
   83936:	6826      	ldr	r6, [r4, #0]
   83938:	4607      	mov	r7, r0
   8393a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8393e:	2c00      	cmp	r4, #0
   83940:	d040      	beq.n	839c4 <__register_exitproc+0x94>
   83942:	6865      	ldr	r5, [r4, #4]
   83944:	2d1f      	cmp	r5, #31
   83946:	dd1e      	ble.n	83986 <__register_exitproc+0x56>
   83948:	4822      	ldr	r0, [pc, #136]	; (839d4 <__register_exitproc+0xa4>)
   8394a:	b918      	cbnz	r0, 83954 <__register_exitproc+0x24>
   8394c:	f04f 30ff 	mov.w	r0, #4294967295
   83950:	b005      	add	sp, #20
   83952:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83954:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83958:	9103      	str	r1, [sp, #12]
   8395a:	9202      	str	r2, [sp, #8]
   8395c:	9301      	str	r3, [sp, #4]
   8395e:	f7ff fd2d 	bl	833bc <malloc>
   83962:	9903      	ldr	r1, [sp, #12]
   83964:	4604      	mov	r4, r0
   83966:	9a02      	ldr	r2, [sp, #8]
   83968:	9b01      	ldr	r3, [sp, #4]
   8396a:	2800      	cmp	r0, #0
   8396c:	d0ee      	beq.n	8394c <__register_exitproc+0x1c>
   8396e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83972:	2000      	movs	r0, #0
   83974:	6025      	str	r5, [r4, #0]
   83976:	6060      	str	r0, [r4, #4]
   83978:	4605      	mov	r5, r0
   8397a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8397e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83982:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83986:	b93f      	cbnz	r7, 83998 <__register_exitproc+0x68>
   83988:	1c6b      	adds	r3, r5, #1
   8398a:	2000      	movs	r0, #0
   8398c:	3502      	adds	r5, #2
   8398e:	6063      	str	r3, [r4, #4]
   83990:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83994:	b005      	add	sp, #20
   83996:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83998:	2601      	movs	r6, #1
   8399a:	40ae      	lsls	r6, r5
   8399c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   839a0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   839a4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   839a8:	2f02      	cmp	r7, #2
   839aa:	ea42 0206 	orr.w	r2, r2, r6
   839ae:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   839b2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   839b6:	d1e7      	bne.n	83988 <__register_exitproc+0x58>
   839b8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   839bc:	431e      	orrs	r6, r3
   839be:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   839c2:	e7e1      	b.n	83988 <__register_exitproc+0x58>
   839c4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   839c8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   839cc:	e7b9      	b.n	83942 <__register_exitproc+0x12>
   839ce:	bf00      	nop
   839d0:	00083a20 	.word	0x00083a20
   839d4:	000833bd 	.word	0x000833bd
   839d8:	09097325 	.word	0x09097325
   839dc:	25096325 	.word	0x25096325
   839e0:	75250975 	.word	0x75250975
   839e4:	0d752509 	.word	0x0d752509
   839e8:	0000000a 	.word	0x0000000a
   839ec:	454c4449 	.word	0x454c4449
   839f0:	00000000 	.word	0x00000000
   839f4:	00000a0d 	.word	0x00000a0d
   839f8:	20726d54 	.word	0x20726d54
   839fc:	00637653 	.word	0x00637653
   83a00:	6f746f4d 	.word	0x6f746f4d
   83a04:	00000072 	.word	0x00000072
   83a08:	6e756f53 	.word	0x6e756f53
   83a0c:	6e657364 	.word	0x6e657364
   83a10:	00726f73 	.word	0x00726f73
   83a14:	4e496c42 	.word	0x4e496c42
   83a18:	0000004b 	.word	0x0000004b
   83a1c:	00000043 	.word	0x00000043

00083a20 <_global_impure_ptr>:
   83a20:	20070168                                h.. 

00083a24 <_init>:
   83a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83a26:	bf00      	nop
   83a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83a2a:	bc08      	pop	{r3}
   83a2c:	469e      	mov	lr, r3
   83a2e:	4770      	bx	lr

00083a30 <__init_array_start>:
   83a30:	00083139 	.word	0x00083139

00083a34 <__frame_dummy_init_array_entry>:
   83a34:	00080119                                ....

00083a38 <_fini>:
   83a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83a3a:	bf00      	nop
   83a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83a3e:	bc08      	pop	{r3}
   83a40:	469e      	mov	lr, r3
   83a42:	4770      	bx	lr

00083a44 <__fini_array_start>:
   83a44:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070158 	.word	0x20070158

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f
2007012c:	00000000 	.word	0x00000000

20070130 <Td>:
20070130:	00000000 3fd00000                       .......?

20070138 <Ti>:
20070138:	00000000 3ff00000                       .......?

20070140 <Ts>:
20070140:	eb851eb8 3fbeb851                       ....Q..?

20070148 <K>:
20070148:	33333333 40033333                       333333.@

20070150 <speed1>:
20070150:	00000672                                r...

20070154 <g_interrupt_enabled>:
20070154:	00000001                                ....

20070158 <SystemCoreClock>:
20070158:	003d0900                                ..=.

2007015c <uxCriticalNesting>:
2007015c:	aaaaaaaa                                ....

20070160 <xFreeBytesRemaining>:
20070160:	00008000                                ....

20070164 <xNextTaskUnblockTime>:
20070164:	0000ffff                                ....

20070168 <impure_data>:
20070168:	00000000 20070454 200704bc 20070524     ....T.. ... $.. 
	...
2007019c:	00083a1c 00000000 00000000 00000000     .:..............
	...
20070210:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070220:	0005deec 0000000b 00000000 00000000     ................
	...

20070590 <_impure_ptr>:
20070590:	20070168                                h.. 

20070594 <__malloc_av_>:
	...
2007059c:	20070594 20070594 2007059c 2007059c     ... ... ... ... 
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 

2007099c <__malloc_trim_threshold>:
2007099c:	00020000                                ....

200709a0 <__malloc_sbrk_base>:
200709a0:	ffffffff                                ....
