PPA Report for shift_load_reg
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 8
IO Count: 21
Cell Count: 66

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 689.18 MHz
Reg-to-Reg Critical Path Delay: 1.315 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
