<<<<<<< HEAD
<<<<<<< HEAD
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Aug 16 02:17:57 2018
| Host             : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jul 18 18:46:10 2018
| Host             : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
<<<<<<< HEAD
<<<<<<< HEAD
| Characterization : Production
=======
| Characterization : Preliminary
>>>>>>> master
=======
| Characterization : Preliminary
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

<<<<<<< HEAD
<<<<<<< HEAD
+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.930        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.785        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 51.2         |
| Junction Temperature (C) | 58.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 5.275 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 5.019                           |
| Device Static (W)        | 0.256                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 24.2                            |
| Junction Temperature (C) | 85.8                            |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
<<<<<<< HEAD
<<<<<<< HEAD
| Slice Logic    |     0.008 |        3 |       --- |             --- |
|   LUT as Logic |     0.008 |        2 |     14400 |            0.01 |
|   Others       |     0.000 |        1 |       --- |             --- |
| Signals        |     0.045 |       10 |       --- |             --- |
| I/O            |     2.733 |       12 |       100 |           12.00 |
| Static Power   |     0.145 |          |           |                 |
| Total          |     2.930 |          |           |                 |
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
| Slice Logic    |     0.012 |        4 |       --- |             --- |
|   LUT as Logic |     0.012 |        2 |     14400 |            0.01 |
| Signals        |     0.059 |       12 |       --- |             --- |
| I/O            |     4.948 |       12 |       100 |           12.00 |
| Static Power   |     0.256 |          |           |                 |
| Total          |     5.275 |          |           |                 |
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
<<<<<<< HEAD
<<<<<<< HEAD
| Vccint    |       1.000 |     0.097 |       0.085 |      0.012 |
| Vccaux    |       1.800 |     0.110 |       0.099 |      0.011 |
| Vcco33    |       3.300 |     0.765 |       0.764 |      0.001 |
=======
| Vccint    |       1.000 |     0.138 |       0.103 |      0.035 |
| Vccaux    |       1.800 |     0.199 |       0.180 |      0.018 |
| Vcco33    |       3.300 |     1.392 |       1.391 |      0.001 |
>>>>>>> master
=======
| Vccint    |       1.000 |     0.138 |       0.103 |      0.035 |
| Vccaux    |       1.800 |     0.199 |       0.180 |      0.018 |
| Vcco33    |       3.300 |     1.392 |       1.391 |      0.001 |
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
<<<<<<< HEAD
<<<<<<< HEAD
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.049 |       0.000 |      0.049 |
=======
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.122 |       0.000 |      0.122 |
>>>>>>> master
=======
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.122 |       0.000 |      0.122 |
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

<<<<<<< HEAD
<<<<<<< HEAD
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                   |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                          |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                          |
| Device models               | High       | Device models are Production                           |                                                                                                          |
|                             |            |                                                        |                                                                                                          |
| Overall confidence level    | Low        |                                                        |                                                                                                          |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------+-----------+
| Name | Power (W) |
+------+-----------+
<<<<<<< HEAD
<<<<<<< HEAD
| top  |     2.785 |
=======
| top  |     5.019 |
>>>>>>> master
=======
| top  |     5.019 |
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
+------+-----------+


