// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sha3_256_hw_sha3_256_hw,hls_ip_2024_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.917000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=4278,HLS_SYN_LUT=19066,HLS_VERSION=2024_2}" *)

module sha3_256_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        h_address0,
        h_ce0,
        h_we0,
        h_d0,
        in_r,
        inlen
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_pp0_stage0 = 21'd64;
parameter    ap_ST_fsm_state10 = 21'd128;
parameter    ap_ST_fsm_state11 = 21'd256;
parameter    ap_ST_fsm_state12 = 21'd512;
parameter    ap_ST_fsm_state13 = 21'd1024;
parameter    ap_ST_fsm_state14 = 21'd2048;
parameter    ap_ST_fsm_state15 = 21'd4096;
parameter    ap_ST_fsm_state16 = 21'd8192;
parameter    ap_ST_fsm_state17 = 21'd16384;
parameter    ap_ST_fsm_state18 = 21'd32768;
parameter    ap_ST_fsm_state19 = 21'd65536;
parameter    ap_ST_fsm_state20 = 21'd131072;
parameter    ap_ST_fsm_state21 = 21'd262144;
parameter    ap_ST_fsm_state22 = 21'd524288;
parameter    ap_ST_fsm_state23 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] h_address0;
output   h_ce0;
output   h_we0;
output  [7:0] h_d0;
input  [7:0] in_r;
input  [63:0] inlen;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] indvar_flatten_reg_184;
reg   [4:0] i_1_reg_195;
reg   [3:0] i_2_reg_206;
reg   [63:0] r_reg_217;
reg   [63:0] inlen_read_reg_596;
wire   [31:0] j_1_fu_253_p1;
reg   [31:0] j_1_reg_601;
wire   [0:0] empty_fu_257_p2;
reg   [0:0] empty_reg_606;
wire    ap_CS_fsm_state2;
reg   [24:0] trunc_ln_reg_616;
wire    ap_CS_fsm_state3;
wire   [33:0] sub_ln467_1_fu_318_p2;
reg   [33:0] sub_ln467_1_reg_621;
wire    ap_CS_fsm_state4;
wire   [63:0] conv_i_i_fu_324_p1;
reg   [63:0] conv_i_i_reg_626;
wire    ap_CS_fsm_state5;
wire   [63:0] add_ln467_fu_331_p2;
reg   [63:0] add_ln467_reg_632;
wire   [0:0] icmp_ln479_fu_339_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln480_fu_350_p2;
reg   [0:0] icmp_ln480_reg_653;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln480_reg_653_pp0_iter1_reg;
wire   [7:0] add_ln480_fu_356_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln26_fu_362_p2;
reg   [0:0] icmp_ln26_reg_662;
wire   [4:0] select_ln480_fu_382_p3;
reg   [4:0] select_ln480_reg_667;
wire   [2:0] trunc_ln27_fu_395_p1;
reg   [2:0] trunc_ln27_reg_672;
wire   [3:0] add_ln26_fu_399_p2;
reg   [3:0] add_ln26_reg_677;
wire   [0:0] icmp_ln26_1_fu_405_p2;
reg   [0:0] icmp_ln26_1_reg_682;
reg   [0:0] icmp_ln26_1_reg_682_pp0_iter1_reg;
reg   [4:0] s_addr_reg_686;
reg   [4:0] s_addr_reg_686_pp0_iter1_reg;
wire   [63:0] r_1_fu_434_p2;
reg   [63:0] r_1_reg_692;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] xor_ln482_fu_440_p2;
reg   [63:0] xor_ln482_reg_697;
wire   [2:0] trunc_ln490_fu_474_p1;
reg   [2:0] trunc_ln490_reg_705;
wire    ap_CS_fsm_state12;
reg   [4:0] s_addr_1_reg_710;
wire   [2:0] trunc_ln492_fu_498_p1;
reg   [2:0] trunc_ln492_reg_716;
reg   [4:0] s_addr_2_reg_721;
wire   [63:0] xor_ln490_fu_531_p2;
reg   [63:0] xor_ln490_reg_727;
wire    ap_CS_fsm_state13;
wire   [63:0] xor_ln492_fu_558_p2;
reg   [63:0] xor_ln492_reg_732;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
reg   [0:0] bit_sel_reg_743;
wire    ap_CS_fsm_state18;
wire   [62:0] trunc_ln493_fu_572_p1;
reg   [62:0] trunc_ln493_reg_748;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_condition_pp0_exit_iter1_state8;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] s_address0;
reg    s_ce0;
reg    s_we0;
reg   [63:0] s_d0;
wire   [63:0] s_q0;
reg   [4:0] s_address1;
reg    s_ce1;
reg    s_we1;
reg   [63:0] s_d1;
wire   [63:0] s_q1;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_done;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_idle;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_ready;
wire   [4:0] grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_address0;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_ce0;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_we0;
wire   [63:0] grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_d0;
wire    grp_KeccakF1600_StatePermute_fu_234_ap_start;
wire    grp_KeccakF1600_StatePermute_fu_234_ap_done;
wire    grp_KeccakF1600_StatePermute_fu_234_ap_idle;
wire    grp_KeccakF1600_StatePermute_fu_234_ap_ready;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_234_state_address0;
wire    grp_KeccakF1600_StatePermute_fu_234_state_ce0;
wire    grp_KeccakF1600_StatePermute_fu_234_state_we0;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_234_state_d0;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_234_state_address1;
wire    grp_KeccakF1600_StatePermute_fu_234_state_ce1;
wire    grp_KeccakF1600_StatePermute_fu_234_state_we1;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_234_state_d1;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_done;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_idle;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_ready;
wire   [4:0] grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_s_address0;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_s_ce0;
wire   [4:0] grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_address0;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_ce0;
wire    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_we0;
wire   [7:0] grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_d0;
reg   [4:0] ap_phi_mux_i_1_phi_fu_199_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_i_2_phi_fu_210_p4;
reg   [63:0] ap_phi_mux_r_phi_fu_221_p4;
reg    grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg;
wire    s_we0_out;
reg    grp_KeccakF1600_StatePermute_fu_234_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state11;
wire    s_we1_out;
wire    ap_CS_fsm_state21;
reg    grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln480_fu_390_p1;
wire   [63:0] zext_ln490_1_fu_488_p1;
wire   [0:0] icmp_ln488_fu_463_p2;
wire   [63:0] zext_ln492_1_fu_510_p1;
reg   [31:0] j_fu_122;
wire   [31:0] j_4_fu_446_p2;
reg   [31:0] i_fu_130;
wire   [31:0] i_4_fu_468_p2;
reg    s_ce1_local;
reg   [4:0] s_address1_local;
reg    s_we0_local;
reg    s_ce0_local;
reg   [4:0] s_address0_local;
reg    s_we1_local;
wire    ap_CS_fsm_state14;
reg   [63:0] s_d1_local;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state19;
wire   [63:0] xor_ln_fu_581_p3;
wire   [31:0] grp_fu_248_p0;
wire   [33:0] grp_fu_248_p1;
wire   [64:0] grp_fu_248_p2;
wire   [24:0] select_ln479_fu_282_p3;
wire   [31:0] tmp_fu_288_p3;
wire   [33:0] zext_ln467_fu_296_p1;
wire   [27:0] tmp_1_fu_306_p3;
wire   [33:0] sub_ln467_fu_300_p2;
wire   [33:0] zext_ln467_1_fu_314_p1;
wire  signed [63:0] sext_ln467_fu_328_p1;
wire   [4:0] add_ln480_1_fu_376_p2;
wire   [3:0] select_ln481_fu_368_p3;
wire   [5:0] shl_ln_fu_418_p3;
wire   [63:0] zext_ln27_fu_425_p1;
wire   [63:0] shl_ln27_fu_429_p2;
wire   [63:0] select_ln481_1_fu_411_p3;
wire   [63:0] zext_ln488_fu_459_p1;
wire   [4:0] lshr_ln_fu_478_p4;
wire   [4:0] lshr_ln1_fu_501_p4;
wire   [5:0] shl_ln1_fu_515_p3;
wire   [63:0] zext_ln490_fu_522_p1;
wire   [63:0] shl_ln490_fu_526_p2;
wire   [5:0] shl_ln2_fu_537_p3;
wire   [58:0] zext_ln492_fu_544_p1;
wire   [58:0] shl_ln492_fu_548_p2;
wire   [63:0] zext_ln492_2_fu_554_p1;
wire   [0:0] xor_ln493_fu_576_p2;
reg    grp_fu_248_ce;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [64:0] grp_fu_248_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg = 1'b0;
#0 grp_KeccakF1600_StatePermute_fu_234_ap_start_reg = 1'b0;
#0 grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg = 1'b0;
#0 j_fu_122 = 32'd0;
#0 i_fu_130 = 32'd0;
end

sha3_256_hw_s_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_address0),
    .ce0(s_ce0),
    .we0(s_we0),
    .d0(s_d0),
    .q0(s_q0),
    .address1(s_address1),
    .ce1(s_ce1),
    .we1(s_we1),
    .d1(s_d1),
    .q1(s_q1)
);

sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1 grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start),
    .ap_done(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_done),
    .ap_idle(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_idle),
    .ap_ready(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_ready),
    .s_address0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_address0),
    .s_ce0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_ce0),
    .s_we0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_we0),
    .s_d0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_d0)
);

sha3_256_hw_KeccakF1600_StatePermute grp_KeccakF1600_StatePermute_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakF1600_StatePermute_fu_234_ap_start),
    .ap_done(grp_KeccakF1600_StatePermute_fu_234_ap_done),
    .ap_idle(grp_KeccakF1600_StatePermute_fu_234_ap_idle),
    .ap_ready(grp_KeccakF1600_StatePermute_fu_234_ap_ready),
    .state_address0(grp_KeccakF1600_StatePermute_fu_234_state_address0),
    .state_ce0(grp_KeccakF1600_StatePermute_fu_234_state_ce0),
    .state_we0(grp_KeccakF1600_StatePermute_fu_234_state_we0),
    .state_d0(grp_KeccakF1600_StatePermute_fu_234_state_d0),
    .state_q0(s_q0),
    .state_address1(grp_KeccakF1600_StatePermute_fu_234_state_address1),
    .state_ce1(grp_KeccakF1600_StatePermute_fu_234_state_ce1),
    .state_we1(grp_KeccakF1600_StatePermute_fu_234_state_we1),
    .state_d1(grp_KeccakF1600_StatePermute_fu_234_state_d1),
    .state_q1(s_q1)
);

sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1 grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start),
    .ap_done(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_done),
    .ap_idle(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_idle),
    .ap_ready(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_ready),
    .s_address0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_s_address0),
    .s_ce0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_s_ce0),
    .s_q0(s_q0),
    .h_address0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_address0),
    .h_ce0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_ce0),
    .h_we0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_we0),
    .h_d0(grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_d0)
);

sha3_256_hw_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_248_p0),
    .din1(grp_fu_248_p1),
    .ce(grp_fu_248_ce),
    .dout(grp_fu_248_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln479_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if (((1'b1 == ap_condition_pp0_exit_iter1_state8) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_enable_reg_pp0_iter1 <= 1'b0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter1_state8) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln479_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakF1600_StatePermute_fu_234_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state10))) begin
            grp_KeccakF1600_StatePermute_fu_234_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakF1600_StatePermute_fu_234_ap_ready == 1'b1)) begin
            grp_KeccakF1600_StatePermute_fu_234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg <= 1'b1;
        end else if ((grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_ready == 1'b1)) begin
            grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_ready == 1'b1)) begin
            grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln480_reg_653 == 1'd0))) begin
        i_1_reg_195 <= select_ln480_reg_667;
    end else if (((icmp_ln479_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_1_reg_195 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln480_reg_653 == 1'd0))) begin
        i_2_reg_206 <= add_ln26_reg_677;
    end else if (((icmp_ln479_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_2_reg_206 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln479_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_fu_130 <= 32'd0;
    end else if (((icmp_ln488_fu_463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_fu_130 <= i_4_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln480_fu_350_p2 == 1'd0))) begin
        indvar_flatten_reg_184 <= add_ln480_fu_356_p2;
    end else if (((icmp_ln479_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_184 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_122 <= j_1_fu_253_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        j_fu_122 <= j_4_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln480_reg_653_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_reg_217 <= r_1_reg_692;
    end else if (((icmp_ln479_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        r_reg_217 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln26_reg_677 <= add_ln26_fu_399_p2;
        select_ln480_reg_667 <= select_ln480_fu_382_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln467_reg_632 <= add_ln467_fu_331_p2;
        conv_i_i_reg_626[7 : 0] <= conv_i_i_fu_324_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        bit_sel_reg_743 <= s_q0[64'd63];
        trunc_ln493_reg_748 <= trunc_ln493_fu_572_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_606 <= empty_fu_257_p2;
        inlen_read_reg_596 <= inlen;
        j_1_reg_601 <= j_1_fu_253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln26_1_reg_682 <= icmp_ln26_1_fu_405_p2;
        icmp_ln26_1_reg_682_pp0_iter1_reg <= icmp_ln26_1_reg_682;
        icmp_ln26_reg_662 <= icmp_ln26_fu_362_p2;
        icmp_ln480_reg_653 <= icmp_ln480_fu_350_p2;
        icmp_ln480_reg_653_pp0_iter1_reg <= icmp_ln480_reg_653;
        s_addr_reg_686 <= zext_ln480_fu_390_p1;
        s_addr_reg_686_pp0_iter1_reg <= s_addr_reg_686;
        trunc_ln27_reg_672 <= trunc_ln27_fu_395_p1;
        xor_ln482_reg_697 <= xor_ln482_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_1_reg_692 <= r_1_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        s_addr_1_reg_710 <= zext_ln490_1_fu_488_p1;
        s_addr_2_reg_721 <= zext_ln492_1_fu_510_p1;
        trunc_ln490_reg_705 <= trunc_ln490_fu_474_p1;
        trunc_ln492_reg_716 <= trunc_ln492_fu_498_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sub_ln467_1_reg_621[33 : 3] <= sub_ln467_1_fu_318_p2[33 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln_reg_616 <= {{grp_fu_248_p2[64:40]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xor_ln490_reg_727 <= xor_ln490_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        xor_ln492_reg_732 <= xor_ln492_fu_558_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_KeccakF1600_StatePermute_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_KeccakF1600_StatePermute_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln480_fu_350_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln480_reg_653 == 1'd0))) begin
        ap_phi_mux_i_1_phi_fu_199_p4 = select_ln480_reg_667;
    end else begin
        ap_phi_mux_i_1_phi_fu_199_p4 = i_1_reg_195;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln480_reg_653 == 1'd0))) begin
        ap_phi_mux_i_2_phi_fu_210_p4 = add_ln26_reg_677;
    end else begin
        ap_phi_mux_i_2_phi_fu_210_p4 = i_2_reg_206;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln480_reg_653_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_r_phi_fu_221_p4 = r_1_reg_692;
    end else begin
        ap_phi_mux_r_phi_fu_221_p4 = r_reg_217;
    end
end

always @ (*) begin
    if (((grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_248_ce = 1'b1;
    end else begin
        grp_fu_248_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        s_address0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_s_address0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_address0 = grp_KeccakF1600_StatePermute_fu_234_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_address0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_address0;
    end else begin
        s_address0 = s_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        s_address0_local = 64'd16;
    end else if (((icmp_ln488_fu_463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        s_address0_local = zext_ln492_1_fu_510_p1;
    end else if (((icmp_ln488_fu_463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        s_address0_local = zext_ln490_1_fu_488_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_address0_local = s_addr_reg_686_pp0_iter1_reg;
    end else begin
        s_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_address1 = grp_KeccakF1600_StatePermute_fu_234_state_address1;
    end else begin
        s_address1 = s_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        s_address1_local = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        s_address1_local = s_addr_2_reg_721;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_address1_local = s_addr_1_reg_710;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_address1_local = zext_ln480_fu_390_p1;
    end else begin
        s_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        s_ce0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_s_ce0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_ce0 = grp_KeccakF1600_StatePermute_fu_234_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_ce0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_ce0;
    end else begin
        s_ce0 = s_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((icmp_ln488_fu_463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln488_fu_463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_ce0_local = 1'b1;
    end else begin
        s_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_ce1 = grp_KeccakF1600_StatePermute_fu_234_state_ce1;
    end else begin
        s_ce1 = s_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_ce1_local = 1'b1;
    end else begin
        s_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_d0 = grp_KeccakF1600_StatePermute_fu_234_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_d0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_d0;
    end else begin
        s_d0 = xor_ln482_reg_697;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_d1 = grp_KeccakF1600_StatePermute_fu_234_state_d1;
    end else begin
        s_d1 = s_d1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        s_d1_local = xor_ln_fu_581_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        s_d1_local = xor_ln492_reg_732;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_d1_local = xor_ln490_reg_727;
    end else begin
        s_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_we0 = grp_KeccakF1600_StatePermute_fu_234_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_we0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_s_we0;
    end else begin
        s_we0 = (s_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln26_1_reg_682_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_we0_local = 1'b1;
    end else begin
        s_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        s_we1 = grp_KeccakF1600_StatePermute_fu_234_state_we1;
    end else begin
        s_we1 = (s_we1_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        s_we1_local = 1'b1;
    end else begin
        s_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln479_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((1'b1 == ap_condition_pp0_exit_iter1_state8) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_condition_pp0_exit_iter1_state8) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_KeccakF1600_StatePermute_fu_234_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln488_fu_463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_KeccakF1600_StatePermute_fu_234_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_fu_399_p2 = (select_ln481_fu_368_p3 + 4'd1);

assign add_ln467_fu_331_p2 = ($signed(sext_ln467_fu_328_p1) + $signed(inlen_read_reg_596));

assign add_ln480_1_fu_376_p2 = (ap_phi_mux_i_1_phi_fu_199_p4 + 5'd1);

assign add_ln480_fu_356_p2 = (indvar_flatten_reg_184 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign conv_i_i_fu_324_p1 = in_r;

assign empty_fu_257_p2 = ((j_1_fu_253_p1 < 32'd135) ? 1'b1 : 1'b0);

assign grp_KeccakF1600_StatePermute_fu_234_ap_start = grp_KeccakF1600_StatePermute_fu_234_ap_start_reg;

assign grp_fu_248_p0 = grp_fu_248_p00;

assign grp_fu_248_p00 = j_1_reg_601;

assign grp_fu_248_p1 = 65'd8084644322;

assign grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start = grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg;

assign grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg;

assign h_address0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_address0;

assign h_ce0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_ce0;

assign h_d0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_d0;

assign h_we0 = grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_h_we0;

assign i_4_fu_468_p2 = (i_fu_130 + 32'd1);

assign icmp_ln26_1_fu_405_p2 = ((add_ln26_fu_399_p2 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_362_p2 = ((ap_phi_mux_i_2_phi_fu_210_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln479_fu_339_p2 = ((j_fu_122 > 32'd135) ? 1'b1 : 1'b0);

assign icmp_ln480_fu_350_p2 = ((indvar_flatten_reg_184 == 8'd136) ? 1'b1 : 1'b0);

assign icmp_ln488_fu_463_p2 = ((add_ln467_reg_632 > zext_ln488_fu_459_p1) ? 1'b1 : 1'b0);

assign j_1_fu_253_p1 = inlen[31:0];

assign j_4_fu_446_p2 = ($signed(j_fu_122) + $signed(32'd4294967160));

assign lshr_ln1_fu_501_p4 = {{add_ln467_reg_632[7:3]}};

assign lshr_ln_fu_478_p4 = {{i_fu_130[7:3]}};

assign r_1_fu_434_p2 = (shl_ln27_fu_429_p2 | select_ln481_1_fu_411_p3);

assign s_we0_out = s_we0_local;

assign s_we1_out = s_we1_local;

assign select_ln479_fu_282_p3 = ((empty_reg_606[0:0] == 1'b1) ? 25'd0 : trunc_ln_reg_616);

assign select_ln480_fu_382_p3 = ((icmp_ln26_fu_362_p2[0:0] == 1'b1) ? add_ln480_1_fu_376_p2 : ap_phi_mux_i_1_phi_fu_199_p4);

assign select_ln481_1_fu_411_p3 = ((icmp_ln26_reg_662[0:0] == 1'b1) ? 64'd0 : ap_phi_mux_r_phi_fu_221_p4);

assign select_ln481_fu_368_p3 = ((icmp_ln26_fu_362_p2[0:0] == 1'b1) ? 4'd0 : ap_phi_mux_i_2_phi_fu_210_p4);

assign sext_ln467_fu_328_p1 = $signed(sub_ln467_1_reg_621);

assign shl_ln1_fu_515_p3 = {{trunc_ln490_reg_705}, {3'd0}};

assign shl_ln27_fu_429_p2 = conv_i_i_reg_626 << zext_ln27_fu_425_p1;

assign shl_ln2_fu_537_p3 = {{trunc_ln492_reg_716}, {3'd0}};

assign shl_ln490_fu_526_p2 = conv_i_i_reg_626 << zext_ln490_fu_522_p1;

assign shl_ln492_fu_548_p2 = 59'd6 << zext_ln492_fu_544_p1;

assign shl_ln_fu_418_p3 = {{trunc_ln27_reg_672}, {3'd0}};

assign sub_ln467_1_fu_318_p2 = (sub_ln467_fu_300_p2 - zext_ln467_1_fu_314_p1);

assign sub_ln467_fu_300_p2 = (34'd0 - zext_ln467_fu_296_p1);

assign tmp_1_fu_306_p3 = {{select_ln479_fu_282_p3}, {3'd0}};

assign tmp_fu_288_p3 = {{select_ln479_fu_282_p3}, {7'd0}};

assign trunc_ln27_fu_395_p1 = select_ln481_fu_368_p3[2:0];

assign trunc_ln490_fu_474_p1 = i_fu_130[2:0];

assign trunc_ln492_fu_498_p1 = add_ln467_reg_632[2:0];

assign trunc_ln493_fu_572_p1 = s_q0[62:0];

assign xor_ln482_fu_440_p2 = (s_q1 ^ r_1_fu_434_p2);

assign xor_ln490_fu_531_p2 = (shl_ln490_fu_526_p2 ^ s_q0);

assign xor_ln492_fu_558_p2 = (zext_ln492_2_fu_554_p1 ^ s_q0);

assign xor_ln493_fu_576_p2 = (bit_sel_reg_743 ^ 1'd1);

assign xor_ln_fu_581_p3 = {{xor_ln493_fu_576_p2}, {trunc_ln493_reg_748}};

assign zext_ln27_fu_425_p1 = shl_ln_fu_418_p3;

assign zext_ln467_1_fu_314_p1 = tmp_1_fu_306_p3;

assign zext_ln467_fu_296_p1 = tmp_fu_288_p3;

assign zext_ln480_fu_390_p1 = select_ln480_fu_382_p3;

assign zext_ln488_fu_459_p1 = i_fu_130;

assign zext_ln490_1_fu_488_p1 = lshr_ln_fu_478_p4;

assign zext_ln490_fu_522_p1 = shl_ln1_fu_515_p3;

assign zext_ln492_1_fu_510_p1 = lshr_ln1_fu_501_p4;

assign zext_ln492_2_fu_554_p1 = shl_ln492_fu_548_p2;

assign zext_ln492_fu_544_p1 = shl_ln2_fu_537_p3;

always @ (posedge ap_clk) begin
    sub_ln467_1_reg_621[2:0] <= 3'b000;
    conv_i_i_reg_626[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //sha3_256_hw
