// Seed: 1636243592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
  supply1 id_11 = 1'd0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    output wor id_9,
    output supply1 id_10,
    output tri1 id_11
    , id_15,
    input uwire id_12,
    input wor id_13
);
  assign id_10 = id_13;
  assign id_4  = id_2;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15
  );
endmodule
