

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Tue Oct 28 18:17:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       75|       75|        13|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1908|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     418|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     418|    2026|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln570_fu_349_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln576_10_fu_909_p2      |         +|   0|  0|   13|           6|           2|
    |add_ln576_1_fu_468_p2       |         +|   0|  0|   19|          12|           5|
    |add_ln576_2_fu_662_p2       |         +|   0|  0|   18|          11|           5|
    |add_ln576_3_fu_530_p2       |         +|   0|  0|   19|          12|           6|
    |add_ln576_4_fu_758_p2       |         +|   0|  0|   23|          16|          16|
    |add_ln576_5_fu_359_p2       |         +|   0|  0|   19|          12|          12|
    |add_ln576_6_fu_554_p2       |         +|   0|  0|   19|          12|          12|
    |add_ln576_7_fu_835_p2       |         +|   0|  0|   19|          12|           2|
    |add_ln576_8_fu_844_p2       |         +|   0|  0|   19|          12|           2|
    |add_ln576_9_fu_579_p2       |         +|   0|  0|   15|           8|           8|
    |add_ln576_fu_369_p2         |         +|   0|  0|   70|          63|          63|
    |sub_ln576_1_fu_452_p2       |         -|   0|  0|   19|          11|          12|
    |sub_ln576_2_fu_474_p2       |         -|   0|  0|   19|           4|          12|
    |sub_ln576_3_fu_695_p2       |         -|   0|  0|   13|           3|           6|
    |sub_ln576_fu_440_p2         |         -|   0|  0|   61|           1|          54|
    |and_ln576_10_fu_792_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_11_fu_810_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_12_fu_823_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_13_fu_829_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_14_fu_891_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_15_fu_1086_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln576_16_fu_1092_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln576_17_fu_1097_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln576_18_fu_1116_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln576_19_fu_1183_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln576_1_fu_729_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln576_20_fu_1189_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln576_21_fu_717_p2      |       and|   0|  0|   54|          54|          54|
    |and_ln576_2_fu_958_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln576_3_fu_964_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln576_4_fu_982_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln576_5_fu_1048_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_6_fu_1062_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_7_fu_1133_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_8_fu_1139_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_9_fu_1151_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln576_fu_748_p2         |       and|   0|  0|    2|           1|           1|
    |ashr_ln576_fu_640_p2        |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln570_fu_343_p2        |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln576_10_fu_570_p2     |      icmp|   0|  0|   18|          11|           1|
    |icmp_ln576_11_fu_857_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_12_fu_877_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_13_fu_897_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_14_fu_903_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_15_fu_930_p2     |      icmp|   0|  0|   61|          54|          54|
    |icmp_ln576_16_fu_976_p2     |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln576_17_fu_988_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_1_fu_462_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln576_2_fu_604_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln576_3_fu_613_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_4_fu_488_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_5_fu_504_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln576_6_fu_520_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln576_7_fu_536_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln576_8_fu_723_p2      |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln576_9_fu_805_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln576_fu_446_p2        |      icmp|   0|  0|   70|          63|           1|
    |lshr_ln576_1_fu_924_p2      |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln576_2_fu_711_p2      |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln576_fu_918_p2        |      lshr|   0|  0|  159|          54|          54|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|    2|           1|           1|
    |or_ln576_1_fu_1042_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln576_2_fu_1122_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln576_3_fu_1157_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln576_5_fu_1080_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln576_fu_742_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln576_10_fu_797_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln576_11_fu_815_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln576_12_fu_950_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln576_13_fu_1010_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln576_14_fu_1018_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln576_15_fu_1054_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln576_16_fu_1102_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln576_17_fu_1171_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln576_18_fu_1194_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln576_19_fu_700_p3   |    select|   0|  0|    6|           1|           1|
    |select_ln576_1_fu_480_p3    |    select|   0|  0|   11|           1|          12|
    |select_ln576_2_fu_650_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln576_3_fu_625_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln576_4_fu_1026_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln576_5_fu_1163_p3   |    select|   0|  0|   16|           1|          15|
    |select_ln576_6_fu_994_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln576_7_fu_1002_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln576_8_fu_689_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln576_9_fu_778_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln576_fu_596_p3      |    select|   0|  0|   52|           1|          54|
    |shl_ln576_fu_683_p2         |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_10_fu_944_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_1_fu_786_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_2_fu_1068_p2      |       xor|   0|  0|    2|           2|           1|
    |xor_ln576_3_fu_1074_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_4_fu_1110_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_5_fu_1128_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_6_fu_1145_p2      |       xor|   0|  0|    2|           2|           1|
    |xor_ln576_7_fu_1178_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_8_fu_772_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_9_fu_871_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln576_fu_970_p2         |       xor|   0|  0|    2|           2|           1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1908|         837|         854|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_1    |   9|          2|    7|         14|
    |gmem_w2_blk_n_AR         |   9|          2|    1|          2|
    |gmem_w2_blk_n_R          |   9|          2|    1|          2|
    |i2_fu_180                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_w2_addr_read_reg_1241         |  32|   0|   32|          0|
    |gmem_w2_addr_reg_1235              |  64|   0|   64|          0|
    |i2_1_reg_1226                      |   7|   0|    7|          0|
    |i2_fu_180                          |   7|   0|    7|          0|
    |icmp_ln576_10_reg_1328             |   1|   0|    1|          0|
    |icmp_ln576_1_reg_1290              |   1|   0|    1|          0|
    |icmp_ln576_4_reg_1302              |   1|   0|    1|          0|
    |icmp_ln576_5_reg_1307              |   1|   0|    1|          0|
    |icmp_ln576_6_reg_1312              |   1|   0|    1|          0|
    |icmp_ln576_7_reg_1323              |   1|   0|    1|          0|
    |icmp_ln576_reg_1271                |   1|   0|    1|          0|
    |select_ln576_1_reg_1295            |  12|   0|   12|          0|
    |sub_ln576_1_reg_1277               |  12|   0|   12|          0|
    |sub_ln576_reg_1266                 |  54|   0|   54|          0|
    |tmp_reg_1252                       |   1|   0|    1|          0|
    |trunc_ln576_2_reg_1285             |  11|   0|   11|          0|
    |trunc_ln576_7_reg_1317             |   6|   0|    6|          0|
    |zext_ln576_6_reg_1261              |  52|   0|   54|          2|
    |gmem_w2_addr_read_reg_1241         |  64|  32|   32|          0|
    |i2_1_reg_1226                      |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 418|  64|  331|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|grp_fu_5410_p_din0                                               |  out|   32|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|grp_fu_5410_p_dout0                                              |   in|   64|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|grp_fu_5410_p_ce                                                 |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|m_axi_gmem_w2_AWVALID                                            |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWREADY                                            |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWADDR                                             |  out|   64|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWID                                               |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWLEN                                              |  out|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWSIZE                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWBURST                                            |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWLOCK                                             |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWCACHE                                            |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWPROT                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWQOS                                              |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWREGION                                           |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWUSER                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WVALID                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WREADY                                             |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WDATA                                              |  out|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WSTRB                                              |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WLAST                                              |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WID                                                |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WUSER                                              |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARVALID                                            |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARREADY                                            |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARADDR                                             |  out|   64|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARID                                               |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARLEN                                              |  out|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARSIZE                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARBURST                                            |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARLOCK                                             |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARCACHE                                            |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARPROT                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARQOS                                              |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARREGION                                           |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARUSER                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RVALID                                             |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RREADY                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RDATA                                              |   in|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RLAST                                              |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RID                                                |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RFIFONUM                                           |   in|    9|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RUSER                                              |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RRESP                                              |   in|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BVALID                                             |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BREADY                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BRESP                                              |   in|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BID                                                |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BUSER                                              |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|zext_ln576_7                                                     |   in|    8|     ap_none|                                            zext_ln576_7|        scalar|
|zext_ln566_1                                                     |   in|   11|     ap_none|                                            zext_ln566_1|        scalar|
|sext_ln566                                                       |   in|   62|     ap_none|                                              sext_ln566|        scalar|
|trunc_ln566_3                                                    |   in|    3|     ap_none|                                           trunc_ln566_3|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0    |  out|    8|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0         |  out|    1|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0         |  out|    1|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0          |  out|   16|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 16 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln566_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln566_3"   --->   Operation 17 'read' 'trunc_ln566_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln566_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln566"   --->   Operation 18 'read' 'sext_ln566_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln566_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln566_1"   --->   Operation 19 'read' 'zext_ln566_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln576_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln576_7"   --->   Operation 20 'read' 'zext_ln576_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln566_cast = sext i62 %sext_ln566_read"   --->   Operation 21 'sext' 'sext_ln566_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln566_1_cast = zext i11 %zext_ln566_1_read"   --->   Operation 22 'zext' 'zext_ln566_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 2048, void @empty_8, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:570]   --->   Operation 34 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%icmp_ln570 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:570]   --->   Operation 36 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln570 = add i7 %i2_1, i7 1" [src/srcnn.cpp:570]   --->   Operation 37 'add' 'add_ln570' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln570 = br i1 %icmp_ln570, void %for.inc194.split_ifconv, void %for.inc203.exitStub" [src/srcnn.cpp:570]   --->   Operation 38 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln570 = zext i7 %i2_1" [src/srcnn.cpp:570]   --->   Operation 39 'zext' 'zext_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln576_5 = add i12 %zext_ln566_1_cast, i12 %zext_ln570" [src/srcnn.cpp:576]   --->   Operation 40 'add' 'add_ln576_5' <Predicate = (!icmp_ln570)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln576_1 = zext i12 %add_ln576_5" [src/srcnn.cpp:576]   --->   Operation 41 'zext' 'zext_ln576_1' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln576 = add i63 %zext_ln576_1, i63 %sext_ln566_cast" [src/srcnn.cpp:576]   --->   Operation 42 'add' 'add_ln576' <Predicate = (!icmp_ln570)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln576 = sext i63 %add_ln576" [src/srcnn.cpp:576]   --->   Operation 43 'sext' 'sext_ln576' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln576" [src/srcnn.cpp:576]   --->   Operation 44 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.73ns)   --->   "%switch_ln576 = switch i3 %trunc_ln566_3_read, void %arrayidx19312.case.7, i3 0, void %arrayidx19312.case.0, i3 1, void %arrayidx19312.case.1, i3 2, void %arrayidx19312.case.2, i3 3, void %arrayidx19312.case.3, i3 4, void %arrayidx19312.case.4, i3 5, void %arrayidx19312.case.5, i3 6, void %arrayidx19312.case.6" [src/srcnn.cpp:576]   --->   Operation 45 'switch' 'switch_ln576' <Predicate = (!icmp_ln570)> <Delay = 0.73>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln570 = store i7 %add_ln570, i7 %i2" [src/srcnn.cpp:570]   --->   Operation 46 'store' 'store_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln570 = br void %for.inc194" [src/srcnn.cpp:570]   --->   Operation 47 'br' 'br_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 48 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 49 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 50 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 51 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 52 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 53 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 54 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 55 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w2_addr" [src/srcnn.cpp:576]   --->   Operation 56 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.30>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln576 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:576]   --->   Operation 57 'bitcast' 'bitcast_ln576' <Predicate = true> <Delay = 0.00>
ST_11 : [1/1] (0.62ns)   --->   Input mux for Operation 58 '%pf = fpext i32 %bitcast_ln576'
ST_11 : Operation 58 [2/2] (1.68ns)   --->   "%pf = fpext i32 %bitcast_ln576" [src/srcnn.cpp:576]   --->   Operation 58 'fpext' 'pf' <Predicate = true> <Delay = 1.68> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 59 [1/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln576" [src/srcnn.cpp:576]   --->   Operation 59 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [src/srcnn.cpp:576]   --->   Operation 60 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln576 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:576]   --->   Operation 61 'trunc' 'trunc_ln576' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [src/srcnn.cpp:576]   --->   Operation 62 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [src/srcnn.cpp:576]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln576 = zext i11 %tmp_s" [src/srcnn.cpp:576]   --->   Operation 64 'zext' 'zext_ln576' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln576_1 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:576]   --->   Operation 65 'trunc' 'trunc_ln576_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln576_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln576_1" [src/srcnn.cpp:576]   --->   Operation 66 'bitconcatenate' 'zext_ln576_2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln576_6 = zext i53 %zext_ln576_2_cast" [src/srcnn.cpp:576]   --->   Operation 67 'zext' 'zext_ln576_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (1.10ns)   --->   "%sub_ln576 = sub i54 0, i54 %zext_ln576_6" [src/srcnn.cpp:576]   --->   Operation 68 'sub' 'sub_ln576' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (1.08ns)   --->   "%icmp_ln576 = icmp_eq  i63 %trunc_ln576, i63 0" [src/srcnn.cpp:576]   --->   Operation 69 'icmp' 'icmp_ln576' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.80ns)   --->   "%sub_ln576_1 = sub i12 1075, i12 %zext_ln576" [src/srcnn.cpp:576]   --->   Operation 70 'sub' 'sub_ln576_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln576_2 = trunc i12 %sub_ln576_1" [src/srcnn.cpp:576]   --->   Operation 71 'trunc' 'trunc_ln576_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.80ns)   --->   "%icmp_ln576_1 = icmp_sgt  i12 %sub_ln576_1, i12 14" [src/srcnn.cpp:576]   --->   Operation 72 'icmp' 'icmp_ln576_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.80ns)   --->   "%add_ln576_1 = add i12 %sub_ln576_1, i12 4082" [src/srcnn.cpp:576]   --->   Operation 73 'add' 'add_ln576_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.80ns)   --->   "%sub_ln576_2 = sub i12 14, i12 %sub_ln576_1" [src/srcnn.cpp:576]   --->   Operation 74 'sub' 'sub_ln576_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.37ns)   --->   "%select_ln576_1 = select i1 %icmp_ln576_1, i12 %add_ln576_1, i12 %sub_ln576_2" [src/srcnn.cpp:576]   --->   Operation 75 'select' 'select_ln576_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.80ns)   --->   "%icmp_ln576_4 = icmp_sgt  i12 %add_ln576_1, i12 54" [src/srcnn.cpp:576]   --->   Operation 76 'icmp' 'icmp_ln576_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln576_1, i32 4, i32 11" [src/srcnn.cpp:576]   --->   Operation 77 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln576_5 = icmp_eq  i8 %tmp_19, i8 0" [src/srcnn.cpp:576]   --->   Operation 78 'icmp' 'icmp_ln576_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln576_1, i32 4, i32 11" [src/srcnn.cpp:576]   --->   Operation 79 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.76ns)   --->   "%icmp_ln576_6 = icmp_sgt  i8 %tmp_20, i8 0" [src/srcnn.cpp:576]   --->   Operation 80 'icmp' 'icmp_ln576_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln576_7 = trunc i12 %sub_ln576_1" [src/srcnn.cpp:576]   --->   Operation 81 'trunc' 'trunc_ln576_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln576_3 = add i12 %sub_ln576_1, i12 4080" [src/srcnn.cpp:576]   --->   Operation 82 'add' 'add_ln576_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.80ns)   --->   "%icmp_ln576_7 = icmp_sgt  i12 %add_ln576_3, i12 53" [src/srcnn.cpp:576]   --->   Operation 83 'icmp' 'icmp_ln576_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln576_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 513, i1 %icmp_ln576_1" [src/srcnn.cpp:576]   --->   Operation 84 'bitconcatenate' 'or_ln576_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln576_4 = sext i11 %or_ln576_4" [src/srcnn.cpp:576]   --->   Operation 85 'sext' 'sext_ln576_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln576_6 = add i12 %sext_ln576_4, i12 %zext_ln576" [src/srcnn.cpp:576]   --->   Operation 86 'add' 'add_ln576_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln576_6, i32 1, i32 11" [src/srcnn.cpp:576]   --->   Operation 87 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln576_10 = icmp_sgt  i11 %tmp_23, i11 0" [src/srcnn.cpp:576]   --->   Operation 88 'icmp' 'icmp_ln576_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = (icmp_ln570)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln576_2 = zext i7 %i2_1" [src/srcnn.cpp:576]   --->   Operation 89 'zext' 'zext_ln576_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln576_9 = add i8 %zext_ln576_7_read, i8 %zext_ln576_2" [src/srcnn.cpp:576]   --->   Operation 90 'add' 'add_ln576_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln576_5 = zext i8 %add_ln576_9" [src/srcnn.cpp:576]   --->   Operation 91 'zext' 'zext_ln576_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 92 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 93 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 94 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 95 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 96 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 97 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 98 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 99 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln571 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:571]   --->   Operation 100 'specpipeline' 'specpipeline_ln571' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln570 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:570]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln570' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/srcnn.cpp:570]   --->   Operation 102 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.40ns)   --->   "%select_ln576 = select i1 %tmp, i54 %sub_ln576, i54 %zext_ln576_6" [src/srcnn.cpp:576]   --->   Operation 103 'select' 'select_ln576' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln576_1 = sext i12 %select_ln576_1" [src/srcnn.cpp:576]   --->   Operation 104 'sext' 'sext_ln576_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.80ns)   --->   "%icmp_ln576_2 = icmp_eq  i12 %sub_ln576_1, i12 14" [src/srcnn.cpp:576]   --->   Operation 105 'icmp' 'icmp_ln576_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln576_3 = trunc i54 %select_ln576" [src/srcnn.cpp:576]   --->   Operation 106 'trunc' 'trunc_ln576_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.80ns)   --->   "%icmp_ln576_3 = icmp_ult  i12 %select_ln576_1, i12 54" [src/srcnn.cpp:576]   --->   Operation 107 'icmp' 'icmp_ln576_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_2)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_w2_addr_read, i32 31" [src/srcnn.cpp:576]   --->   Operation 108 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_2)   --->   "%select_ln576_3 = select i1 %tmp_18, i16 65535, i16 0" [src/srcnn.cpp:576]   --->   Operation 109 'select' 'select_ln576_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln576_2 = sext i12 %select_ln576_1" [src/srcnn.cpp:576]   --->   Operation 110 'sext' 'sext_ln576_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln576_9 = zext i32 %sext_ln576_2" [src/srcnn.cpp:576]   --->   Operation 111 'zext' 'zext_ln576_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.50ns)   --->   "%ashr_ln576 = ashr i54 %select_ln576, i54 %zext_ln576_9" [src/srcnn.cpp:576]   --->   Operation 112 'ashr' 'ashr_ln576' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_2)   --->   "%trunc_ln576_4 = trunc i54 %ashr_ln576" [src/srcnn.cpp:576]   --->   Operation 113 'trunc' 'trunc_ln576_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_2 = select i1 %icmp_ln576_3, i16 %trunc_ln576_4, i16 %select_ln576_3" [src/srcnn.cpp:576]   --->   Operation 114 'select' 'select_ln576_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%trunc_ln576_5 = trunc i16 %select_ln576_2" [src/srcnn.cpp:576]   --->   Operation 115 'trunc' 'trunc_ln576_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.79ns)   --->   "%add_ln576_2 = add i11 %trunc_ln576_2, i11 2033" [src/srcnn.cpp:576]   --->   Operation 116 'add' 'add_ln576_2' <Predicate = (!icmp_ln576_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln576_4 = zext i11 %add_ln576_2" [src/srcnn.cpp:576]   --->   Operation 117 'zext' 'zext_ln576_4' <Predicate = (!icmp_ln576_4)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%bit_select59_i3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln576, i32 %zext_ln576_4" [src/srcnn.cpp:576]   --->   Operation 118 'bitselect' 'bit_select59_i3' <Predicate = (!icmp_ln576_4)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln576_1cast = trunc i31 %sext_ln576_1" [src/srcnn.cpp:576]   --->   Operation 119 'trunc' 'sext_ln576_1cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.90ns)   --->   "%shl_ln576 = shl i16 %trunc_ln576_3, i16 %sext_ln576_1cast" [src/srcnn.cpp:576]   --->   Operation 120 'shl' 'shl_ln576' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%select_ln576_8 = select i1 %icmp_ln576_4, i1 %tmp, i1 %bit_select59_i3" [src/srcnn.cpp:576]   --->   Operation 121 'select' 'select_ln576_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.78ns)   --->   "%sub_ln576_3 = sub i6 5, i6 %trunc_ln576_7" [src/srcnn.cpp:576]   --->   Operation 122 'sub' 'sub_ln576_3' <Predicate = (!icmp_ln576_7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln576_2)   --->   "%select_ln576_19 = select i1 %icmp_ln576_7, i6 0, i6 %sub_ln576_3" [src/srcnn.cpp:576]   --->   Operation 123 'select' 'select_ln576_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln576_2)   --->   "%zext_ln576_10 = zext i6 %select_ln576_19" [src/srcnn.cpp:576]   --->   Operation 124 'zext' 'zext_ln576_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln576_2 = lshr i54 18014398509481983, i54 %zext_ln576_10" [src/srcnn.cpp:576]   --->   Operation 125 'lshr' 'lshr_ln576_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln576_8)   --->   "%and_ln576_21 = and i54 %select_ln576, i54 %lshr_ln576_2" [src/srcnn.cpp:576]   --->   Operation 126 'and' 'and_ln576_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln576_8 = icmp_ne  i54 %and_ln576_21, i54 0" [src/srcnn.cpp:576]   --->   Operation 127 'icmp' 'icmp_ln576_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%and_ln576_1 = and i1 %icmp_ln576_6, i1 %icmp_ln576_8" [src/srcnn.cpp:576]   --->   Operation 128 'and' 'and_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln576_2, i32 15" [src/srcnn.cpp:576]   --->   Operation 129 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%or_ln576 = or i1 %trunc_ln576_5, i1 %and_ln576_1" [src/srcnn.cpp:576]   --->   Operation 130 'or' 'or_ln576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576 = and i1 %or_ln576, i1 %select_ln576_8" [src/srcnn.cpp:576]   --->   Operation 131 'and' 'and_ln576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln576_4)   --->   "%zext_ln576_3 = zext i1 %and_ln576" [src/srcnn.cpp:576]   --->   Operation 132 'zext' 'zext_ln576_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln576_4 = add i16 %select_ln576_2, i16 %zext_ln576_3" [src/srcnn.cpp:576]   --->   Operation 133 'add' 'add_ln576_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln576_4, i32 15" [src/srcnn.cpp:576]   --->   Operation 134 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%xor_ln576_8 = xor i1 %tmp_22, i1 1" [src/srcnn.cpp:576]   --->   Operation 135 'xor' 'xor_ln576_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_10)   --->   "%select_ln576_9 = select i1 %icmp_ln576_2, i16 %trunc_ln576_3, i16 0" [src/srcnn.cpp:576]   --->   Operation 136 'select' 'select_ln576_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_10)   --->   "%xor_ln576_1 = xor i1 %icmp_ln576_2, i1 1" [src/srcnn.cpp:576]   --->   Operation 137 'xor' 'xor_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_10 = and i1 %icmp_ln576_1, i1 %xor_ln576_1" [src/srcnn.cpp:576]   --->   Operation 138 'and' 'and_ln576_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_10 = select i1 %and_ln576_10, i16 %add_ln576_4, i16 %select_ln576_9" [src/srcnn.cpp:576]   --->   Operation 139 'select' 'select_ln576_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.80ns)   --->   "%icmp_ln576_9 = icmp_slt  i12 %sub_ln576_1, i12 14" [src/srcnn.cpp:576]   --->   Operation 140 'icmp' 'icmp_ln576_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_11)   --->   "%and_ln576_11 = and i1 %icmp_ln576_9, i1 %icmp_ln576_5" [src/srcnn.cpp:576]   --->   Operation 141 'and' 'and_ln576_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_11 = select i1 %and_ln576_11, i16 %shl_ln576, i16 %select_ln576_10" [src/srcnn.cpp:576]   --->   Operation 142 'select' 'select_ln576_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%and_ln576_12 = and i1 %tmp_21, i1 %xor_ln576_8" [src/srcnn.cpp:576]   --->   Operation 143 'and' 'and_ln576_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_13 = and i1 %and_ln576_12, i1 %and_ln576_10" [src/srcnn.cpp:576]   --->   Operation 144 'and' 'and_ln576_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.80ns)   --->   "%add_ln576_7 = add i12 %sub_ln576_1, i12 2" [src/srcnn.cpp:576]   --->   Operation 145 'add' 'add_ln576_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln576_5 = sext i12 %add_ln576_7" [src/srcnn.cpp:576]   --->   Operation 146 'sext' 'sext_ln576_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.80ns)   --->   "%add_ln576_8 = add i12 %sub_ln576_1, i12 3" [src/srcnn.cpp:576]   --->   Operation 147 'add' 'add_ln576_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln576_11, i32 15" [src/srcnn.cpp:576]   --->   Operation 148 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.80ns)   --->   "%icmp_ln576_11 = icmp_slt  i12 %add_ln576_7, i12 54" [src/srcnn.cpp:576]   --->   Operation 149 'icmp' 'icmp_ln576_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_7, i32 11" [src/srcnn.cpp:576]   --->   Operation 150 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.28ns)   --->   "%xor_ln576_9 = xor i1 %tmp_25, i1 1" [src/srcnn.cpp:576]   --->   Operation 151 'xor' 'xor_ln576_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.80ns)   --->   "%icmp_ln576_12 = icmp_ult  i12 %add_ln576_7, i12 54" [src/srcnn.cpp:576]   --->   Operation 152 'icmp' 'icmp_ln576_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%tobool_i3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln576, i32 %sext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 153 'bitselect' 'tobool_i3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.28ns)   --->   "%and_ln576_14 = and i1 %icmp_ln576_12, i1 %tobool_i3" [src/srcnn.cpp:576]   --->   Operation 154 'and' 'and_ln576_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.80ns)   --->   "%icmp_ln576_13 = icmp_slt  i12 %add_ln576_8, i12 54" [src/srcnn.cpp:576]   --->   Operation 155 'icmp' 'icmp_ln576_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.80ns)   --->   "%icmp_ln576_14 = icmp_ult  i12 %add_ln576_8, i12 54" [src/srcnn.cpp:576]   --->   Operation 156 'icmp' 'icmp_ln576_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln576_10 = add i6 %trunc_ln576_7, i6 3" [src/srcnn.cpp:576]   --->   Operation 157 'add' 'add_ln576_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln576_8 = zext i6 %add_ln576_10" [src/srcnn.cpp:576]   --->   Operation 158 'zext' 'zext_ln576_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (1.50ns)   --->   "%lshr_ln576 = lshr i54 %select_ln576, i54 %zext_ln576_8" [src/srcnn.cpp:576]   --->   Operation 159 'lshr' 'lshr_ln576' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.73ns)   --->   "%lshr_ln576_1 = lshr i54 18014398509481983, i54 %zext_ln576_8" [src/srcnn.cpp:576]   --->   Operation 160 'lshr' 'lshr_ln576_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (1.09ns)   --->   "%icmp_ln576_15 = icmp_eq  i54 %lshr_ln576, i54 %lshr_ln576_1" [src/srcnn.cpp:576]   --->   Operation 161 'icmp' 'icmp_ln576_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_12)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_8, i32 11" [src/srcnn.cpp:576]   --->   Operation 162 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_12)   --->   "%xor_ln576_10 = xor i1 %tmp_26, i1 1" [src/srcnn.cpp:576]   --->   Operation 163 'xor' 'xor_ln576_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln576_12 = select i1 %icmp_ln576_14, i1 %icmp_ln576_15, i1 %xor_ln576_10" [src/srcnn.cpp:576]   --->   Operation 164 'select' 'select_ln576_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.28ns)   --->   "%and_ln576_2 = and i1 %icmp_ln576_13, i1 %xor_ln576_9" [src/srcnn.cpp:576]   --->   Operation 165 'and' 'and_ln576_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_13)   --->   "%and_ln576_3 = and i1 %select_ln576_12, i1 %and_ln576_14" [src/srcnn.cpp:576]   --->   Operation 166 'and' 'and_ln576_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.28ns)   --->   "%xor_ln576 = xor i1 %and_ln576_14, i1 1" [src/srcnn.cpp:576]   --->   Operation 167 'xor' 'xor_ln576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (1.09ns)   --->   "%icmp_ln576_16 = icmp_eq  i54 %lshr_ln576, i54 0" [src/srcnn.cpp:576]   --->   Operation 168 'icmp' 'icmp_ln576_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_14)   --->   "%and_ln576_4 = and i1 %icmp_ln576_16, i1 %xor_ln576" [src/srcnn.cpp:576]   --->   Operation 169 'and' 'and_ln576_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.80ns)   --->   "%icmp_ln576_17 = icmp_eq  i12 %add_ln576_8, i12 54" [src/srcnn.cpp:576]   --->   Operation 170 'icmp' 'icmp_ln576_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_13)   --->   "%select_ln576_6 = select i1 %icmp_ln576_17, i1 %and_ln576_14, i1 %xor_ln576_9" [src/srcnn.cpp:576]   --->   Operation 171 'select' 'select_ln576_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_14)   --->   "%select_ln576_7 = select i1 %icmp_ln576_17, i1 %xor_ln576, i1 %xor_ln576_9" [src/srcnn.cpp:576]   --->   Operation 172 'select' 'select_ln576_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln576_13 = select i1 %and_ln576_2, i1 %and_ln576_3, i1 %select_ln576_6" [src/srcnn.cpp:576]   --->   Operation 173 'select' 'select_ln576_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln576_14 = select i1 %and_ln576_2, i1 %and_ln576_4, i1 %select_ln576_7" [src/srcnn.cpp:576]   --->   Operation 174 'select' 'select_ln576_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%select_ln576_4 = select i1 %and_ln576_13, i1 %select_ln576_13, i1 %select_ln576_14" [src/srcnn.cpp:576]   --->   Operation 175 'select' 'select_ln576_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_7, i32 11" [src/srcnn.cpp:576]   --->   Operation 176 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%or_ln576_1 = or i1 %tmp_27, i1 %xor_ln576" [src/srcnn.cpp:576]   --->   Operation 177 'or' 'or_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%and_ln576_5 = and i1 %select_ln576_12, i1 %or_ln576_1" [src/srcnn.cpp:576]   --->   Operation 178 'and' 'and_ln576_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%select_ln576_15 = select i1 %and_ln576_13, i1 %and_ln576_5, i1 %select_ln576_13" [src/srcnn.cpp:576]   --->   Operation 179 'select' 'select_ln576_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%and_ln576_6 = and i1 %and_ln576_13, i1 %select_ln576_13" [src/srcnn.cpp:576]   --->   Operation 180 'and' 'and_ln576_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%xor_ln576_2 = xor i1 %and_ln576_6, i1 1" [src/srcnn.cpp:576]   --->   Operation 181 'xor' 'xor_ln576_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.28ns)   --->   "%xor_ln576_3 = xor i1 %icmp_ln576_11, i1 1" [src/srcnn.cpp:576]   --->   Operation 182 'xor' 'xor_ln576_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln576_5 = or i1 %select_ln576_15, i1 %xor_ln576_3" [src/srcnn.cpp:576]   --->   Operation 183 'or' 'or_ln576_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_16)   --->   "%and_ln576_15 = and i1 %tmp_24, i1 %xor_ln576_3" [src/srcnn.cpp:576]   --->   Operation 184 'and' 'and_ln576_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_16 = and i1 %and_ln576_15, i1 %tmp" [src/srcnn.cpp:576]   --->   Operation 185 'and' 'and_ln576_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%and_ln576_17 = and i1 %icmp_ln576_11, i1 %tmp" [src/srcnn.cpp:576]   --->   Operation 186 'and' 'and_ln576_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%select_ln576_16 = select i1 %and_ln576_17, i1 %xor_ln576_2, i1 %and_ln576_16" [src/srcnn.cpp:576]   --->   Operation 187 'select' 'select_ln576_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%xor_ln576_4 = xor i1 %select_ln576_4, i1 1" [src/srcnn.cpp:576]   --->   Operation 188 'xor' 'xor_ln576_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%and_ln576_18 = and i1 %icmp_ln576_11, i1 %xor_ln576_4" [src/srcnn.cpp:576]   --->   Operation 189 'and' 'and_ln576_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%or_ln576_2 = or i1 %tmp_24, i1 %and_ln576_18" [src/srcnn.cpp:576]   --->   Operation 190 'or' 'or_ln576_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%xor_ln576_5 = xor i1 %tmp, i1 1" [src/srcnn.cpp:576]   --->   Operation 191 'xor' 'xor_ln576_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_7 = and i1 %or_ln576_2, i1 %xor_ln576_5" [src/srcnn.cpp:576]   --->   Operation 192 'and' 'and_ln576_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln576_6)   --->   "%and_ln576_8 = and i1 %tmp_24, i1 %or_ln576_5" [src/srcnn.cpp:576]   --->   Operation 193 'and' 'and_ln576_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln576_6 = xor i1 %and_ln576_8, i1 1" [src/srcnn.cpp:576]   --->   Operation 194 'xor' 'xor_ln576_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_9 = and i1 %select_ln576_16, i1 %xor_ln576_6" [src/srcnn.cpp:576]   --->   Operation 195 'and' 'and_ln576_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_20)   --->   "%or_ln576_3 = or i1 %and_ln576_9, i1 %and_ln576_7" [src/srcnn.cpp:576]   --->   Operation 196 'or' 'or_ln576_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_18)   --->   "%select_ln576_5 = select i1 %and_ln576_7, i16 32767, i16 32768" [src/srcnn.cpp:576]   --->   Operation 197 'select' 'select_ln576_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_18)   --->   "%select_ln576_17 = select i1 %icmp_ln576, i16 0, i16 %select_ln576_11" [src/srcnn.cpp:576]   --->   Operation 198 'select' 'select_ln576_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_20)   --->   "%xor_ln576_7 = xor i1 %icmp_ln576, i1 1" [src/srcnn.cpp:576]   --->   Operation 199 'xor' 'xor_ln576_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_20)   --->   "%and_ln576_19 = and i1 %or_ln576_3, i1 %xor_ln576_7" [src/srcnn.cpp:576]   --->   Operation 200 'and' 'and_ln576_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_20 = and i1 %and_ln576_19, i1 %icmp_ln576_10" [src/srcnn.cpp:576]   --->   Operation 201 'and' 'and_ln576_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_18 = select i1 %and_ln576_20, i16 %select_ln576_5, i16 %select_ln576_17" [src/srcnn.cpp:576]   --->   Operation 202 'select' 'select_ln576_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/srcnn.cpp:576]   --->   Operation 203 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 6)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 204 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 6)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/srcnn.cpp:576]   --->   Operation 205 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 5)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 206 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 5)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/srcnn.cpp:576]   --->   Operation 207 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 4)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 208 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 4)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/srcnn.cpp:576]   --->   Operation 209 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 3)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 210 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 3)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31" [src/srcnn.cpp:576]   --->   Operation 211 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 212 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 2)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30" [src/srcnn.cpp:576]   --->   Operation 213 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 214 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 1)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29" [src/srcnn.cpp:576]   --->   Operation 215 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 216 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 0)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/srcnn.cpp:576]   --->   Operation 217 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 7)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 218 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln576_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln566_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln566]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln566_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                                                      (alloca           ) [ 01000000000000]
trunc_ln566_3_read                                      (read             ) [ 01111111111111]
sext_ln566_read                                         (read             ) [ 00000000000000]
zext_ln566_1_read                                       (read             ) [ 00000000000000]
zext_ln576_7_read                                       (read             ) [ 01111111111111]
sext_ln566_cast                                         (sext             ) [ 00000000000000]
zext_ln566_1_cast                                       (zext             ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 00000000000000]
specinterface_ln0                                       (specinterface    ) [ 00000000000000]
store_ln0                                               (store            ) [ 00000000000000]
br_ln0                                                  (br               ) [ 00000000000000]
i2_1                                                    (load             ) [ 01111111111111]
specbitsmap_ln0                                         (specbitsmap      ) [ 00000000000000]
icmp_ln570                                              (icmp             ) [ 01111111111110]
add_ln570                                               (add              ) [ 00000000000000]
br_ln570                                                (br               ) [ 00000000000000]
zext_ln570                                              (zext             ) [ 00000000000000]
add_ln576_5                                             (add              ) [ 00000000000000]
zext_ln576_1                                            (zext             ) [ 00000000000000]
add_ln576                                               (add              ) [ 00000000000000]
sext_ln576                                              (sext             ) [ 00000000000000]
gmem_w2_addr                                            (getelementptr    ) [ 01111111111000]
switch_ln576                                            (switch           ) [ 00000000000000]
store_ln570                                             (store            ) [ 00000000000000]
br_ln570                                                (br               ) [ 00000000000000]
gmem_w2_load_1_req                                      (readreq          ) [ 00000000000000]
gmem_w2_addr_read                                       (read             ) [ 01000000000111]
bitcast_ln576                                           (bitcast          ) [ 01000000000010]
pf                                                      (fpext            ) [ 00000000000000]
bitcast_ln724                                           (bitcast          ) [ 00000000000000]
trunc_ln576                                             (trunc            ) [ 00000000000000]
tmp                                                     (bitselect        ) [ 01000000000001]
tmp_s                                                   (partselect       ) [ 00000000000000]
zext_ln576                                              (zext             ) [ 00000000000000]
trunc_ln576_1                                           (trunc            ) [ 00000000000000]
zext_ln576_2_cast                                       (bitconcatenate   ) [ 00000000000000]
zext_ln576_6                                            (zext             ) [ 01000000000001]
sub_ln576                                               (sub              ) [ 01000000000001]
icmp_ln576                                              (icmp             ) [ 01000000000001]
sub_ln576_1                                             (sub              ) [ 01000000000001]
trunc_ln576_2                                           (trunc            ) [ 01000000000001]
icmp_ln576_1                                            (icmp             ) [ 01000000000001]
add_ln576_1                                             (add              ) [ 00000000000000]
sub_ln576_2                                             (sub              ) [ 00000000000000]
select_ln576_1                                          (select           ) [ 01000000000001]
icmp_ln576_4                                            (icmp             ) [ 01000000000001]
tmp_19                                                  (partselect       ) [ 00000000000000]
icmp_ln576_5                                            (icmp             ) [ 01000000000001]
tmp_20                                                  (partselect       ) [ 00000000000000]
icmp_ln576_6                                            (icmp             ) [ 01000000000001]
trunc_ln576_7                                           (trunc            ) [ 01000000000001]
add_ln576_3                                             (add              ) [ 00000000000000]
icmp_ln576_7                                            (icmp             ) [ 01000000000001]
or_ln576_4                                              (bitconcatenate   ) [ 00000000000000]
sext_ln576_4                                            (sext             ) [ 00000000000000]
add_ln576_6                                             (add              ) [ 00000000000000]
tmp_23                                                  (partselect       ) [ 00000000000000]
icmp_ln576_10                                           (icmp             ) [ 01000000000001]
zext_ln576_2                                            (zext             ) [ 00000000000000]
add_ln576_9                                             (add              ) [ 00000000000000]
zext_ln576_5                                            (zext             ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 (getelementptr    ) [ 00000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 (getelementptr    ) [ 00000000000000]
specpipeline_ln571                                      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln570                                 (speclooptripcount) [ 00000000000000]
specloopname_ln570                                      (specloopname     ) [ 00000000000000]
select_ln576                                            (select           ) [ 00000000000000]
sext_ln576_1                                            (sext             ) [ 00000000000000]
icmp_ln576_2                                            (icmp             ) [ 00000000000000]
trunc_ln576_3                                           (trunc            ) [ 00000000000000]
icmp_ln576_3                                            (icmp             ) [ 00000000000000]
tmp_18                                                  (bitselect        ) [ 00000000000000]
select_ln576_3                                          (select           ) [ 00000000000000]
sext_ln576_2                                            (sext             ) [ 00000000000000]
zext_ln576_9                                            (zext             ) [ 00000000000000]
ashr_ln576                                              (ashr             ) [ 00000000000000]
trunc_ln576_4                                           (trunc            ) [ 00000000000000]
select_ln576_2                                          (select           ) [ 00000000000000]
trunc_ln576_5                                           (trunc            ) [ 00000000000000]
add_ln576_2                                             (add              ) [ 00000000000000]
zext_ln576_4                                            (zext             ) [ 00000000000000]
bit_select59_i3                                         (bitselect        ) [ 00000000000000]
sext_ln576_1cast                                        (trunc            ) [ 00000000000000]
shl_ln576                                               (shl              ) [ 00000000000000]
select_ln576_8                                          (select           ) [ 00000000000000]
sub_ln576_3                                             (sub              ) [ 00000000000000]
select_ln576_19                                         (select           ) [ 00000000000000]
zext_ln576_10                                           (zext             ) [ 00000000000000]
lshr_ln576_2                                            (lshr             ) [ 00000000000000]
and_ln576_21                                            (and              ) [ 00000000000000]
icmp_ln576_8                                            (icmp             ) [ 00000000000000]
and_ln576_1                                             (and              ) [ 00000000000000]
tmp_21                                                  (bitselect        ) [ 00000000000000]
or_ln576                                                (or               ) [ 00000000000000]
and_ln576                                               (and              ) [ 00000000000000]
zext_ln576_3                                            (zext             ) [ 00000000000000]
add_ln576_4                                             (add              ) [ 00000000000000]
tmp_22                                                  (bitselect        ) [ 00000000000000]
xor_ln576_8                                             (xor              ) [ 00000000000000]
select_ln576_9                                          (select           ) [ 00000000000000]
xor_ln576_1                                             (xor              ) [ 00000000000000]
and_ln576_10                                            (and              ) [ 00000000000000]
select_ln576_10                                         (select           ) [ 00000000000000]
icmp_ln576_9                                            (icmp             ) [ 00000000000000]
and_ln576_11                                            (and              ) [ 00000000000000]
select_ln576_11                                         (select           ) [ 00000000000000]
and_ln576_12                                            (and              ) [ 00000000000000]
and_ln576_13                                            (and              ) [ 00000000000000]
add_ln576_7                                             (add              ) [ 00000000000000]
sext_ln576_5                                            (sext             ) [ 00000000000000]
add_ln576_8                                             (add              ) [ 00000000000000]
tmp_24                                                  (bitselect        ) [ 00000000000000]
icmp_ln576_11                                           (icmp             ) [ 00000000000000]
tmp_25                                                  (bitselect        ) [ 00000000000000]
xor_ln576_9                                             (xor              ) [ 00000000000000]
icmp_ln576_12                                           (icmp             ) [ 00000000000000]
tobool_i3                                               (bitselect        ) [ 00000000000000]
and_ln576_14                                            (and              ) [ 00000000000000]
icmp_ln576_13                                           (icmp             ) [ 00000000000000]
icmp_ln576_14                                           (icmp             ) [ 00000000000000]
add_ln576_10                                            (add              ) [ 00000000000000]
zext_ln576_8                                            (zext             ) [ 00000000000000]
lshr_ln576                                              (lshr             ) [ 00000000000000]
lshr_ln576_1                                            (lshr             ) [ 00000000000000]
icmp_ln576_15                                           (icmp             ) [ 00000000000000]
tmp_26                                                  (bitselect        ) [ 00000000000000]
xor_ln576_10                                            (xor              ) [ 00000000000000]
select_ln576_12                                         (select           ) [ 00000000000000]
and_ln576_2                                             (and              ) [ 00000000000000]
and_ln576_3                                             (and              ) [ 00000000000000]
xor_ln576                                               (xor              ) [ 00000000000000]
icmp_ln576_16                                           (icmp             ) [ 00000000000000]
and_ln576_4                                             (and              ) [ 00000000000000]
icmp_ln576_17                                           (icmp             ) [ 00000000000000]
select_ln576_6                                          (select           ) [ 00000000000000]
select_ln576_7                                          (select           ) [ 00000000000000]
select_ln576_13                                         (select           ) [ 00000000000000]
select_ln576_14                                         (select           ) [ 00000000000000]
select_ln576_4                                          (select           ) [ 00000000000000]
tmp_27                                                  (bitselect        ) [ 00000000000000]
or_ln576_1                                              (or               ) [ 00000000000000]
and_ln576_5                                             (and              ) [ 00000000000000]
select_ln576_15                                         (select           ) [ 00000000000000]
and_ln576_6                                             (and              ) [ 00000000000000]
xor_ln576_2                                             (xor              ) [ 00000000000000]
xor_ln576_3                                             (xor              ) [ 00000000000000]
or_ln576_5                                              (or               ) [ 00000000000000]
and_ln576_15                                            (and              ) [ 00000000000000]
and_ln576_16                                            (and              ) [ 00000000000000]
and_ln576_17                                            (and              ) [ 00000000000000]
select_ln576_16                                         (select           ) [ 00000000000000]
xor_ln576_4                                             (xor              ) [ 00000000000000]
and_ln576_18                                            (and              ) [ 00000000000000]
or_ln576_2                                              (or               ) [ 00000000000000]
xor_ln576_5                                             (xor              ) [ 00000000000000]
and_ln576_7                                             (and              ) [ 00000000000000]
and_ln576_8                                             (and              ) [ 00000000000000]
xor_ln576_6                                             (xor              ) [ 00000000000000]
and_ln576_9                                             (and              ) [ 00000000000000]
or_ln576_3                                              (or               ) [ 00000000000000]
select_ln576_5                                          (select           ) [ 00000000000000]
select_ln576_17                                         (select           ) [ 00000000000000]
xor_ln576_7                                             (xor              ) [ 00000000000000]
and_ln576_19                                            (and              ) [ 00000000000000]
and_ln576_20                                            (and              ) [ 00000000000000]
select_ln576_18                                         (select           ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
store_ln576                                             (store            ) [ 00000000000000]
br_ln576                                                (br               ) [ 00000000000000]
ret_ln0                                                 (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln576_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln576_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln566_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln566_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln566">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln566"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln566_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln566_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="i2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln566_3_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln566_3_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln566_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="62" slack="0"/>
<pin id="192" dir="0" index="1" bw="62" slack="0"/>
<pin id="193" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln566_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln566_1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln566_1_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln576_7_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln576_7_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_readreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_1_req/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="gmem_w2_addr_read_read_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="9"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29/13 "/>
</bind>
</comp>

<comp id="227" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34/13 "/>
</bind>
</comp>

<comp id="262" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln576_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln576_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln576_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln576_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln576_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln576_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln576_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln576_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/13 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="pf/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln566_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="62" slack="0"/>
<pin id="329" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln566_cast/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln566_1_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566_1_cast/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln0_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i2_1_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln570_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln570/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln570_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln570/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln570_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln570/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln576_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_5/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln576_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln576_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="0" index="1" bw="62" slack="0"/>
<pin id="372" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln576_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="63" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln576/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="gmem_w2_addr_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln570_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln570/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln576_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln576/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="bitcast_ln724_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln576_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln576_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln576_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576_1/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln576_2_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="53" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="52" slack="0"/>
<pin id="432" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln576_2_cast/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln576_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="53" slack="0"/>
<pin id="438" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_6/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln576_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="53" slack="0"/>
<pin id="443" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln576/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln576_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="63" slack="0"/>
<pin id="448" dir="0" index="1" bw="63" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln576_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln576_1/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln576_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576_2/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln576_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_1/12 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln576_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="5" slack="0"/>
<pin id="471" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_1/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sub_ln576_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln576_2/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln576_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="0"/>
<pin id="483" dir="0" index="2" bw="12" slack="0"/>
<pin id="484" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_1/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln576_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_4/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_19_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="12" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="0" index="3" bw="5" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln576_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_5/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_20_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="12" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="0" index="3" bw="5" slack="0"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln576_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_6/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln576_7_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576_7/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln576_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_3/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln576_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="0" index="1" bw="12" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_7/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_ln576_4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln576_4/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln576_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="0"/>
<pin id="552" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln576_4/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln576_6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="0" index="1" bw="11" slack="0"/>
<pin id="557" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_6/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_23_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="12" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="0" index="3" bw="5" slack="0"/>
<pin id="565" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln576_10_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="0" index="1" bw="11" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_10/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln576_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="12"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_2/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln576_9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="12"/>
<pin id="581" dir="0" index="1" bw="7" slack="0"/>
<pin id="582" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_9/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln576_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_5/13 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln576_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="54" slack="1"/>
<pin id="599" dir="0" index="2" bw="54" slack="1"/>
<pin id="600" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576/13 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln576_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="1"/>
<pin id="603" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln576_1/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln576_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="1"/>
<pin id="606" dir="0" index="1" bw="12" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_2/13 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln576_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="54" slack="0"/>
<pin id="611" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576_3/13 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln576_3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="1"/>
<pin id="615" dir="0" index="1" bw="12" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_3/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_18_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="3"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln576_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="16" slack="0"/>
<pin id="629" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_3/13 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln576_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln576_2/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln576_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="0"/>
<pin id="638" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_9/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ashr_ln576_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="54" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln576/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln576_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="54" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576_4/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln576_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="16" slack="0"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_2/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="trunc_ln576_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576_5/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln576_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="1"/>
<pin id="664" dir="0" index="1" bw="5" slack="0"/>
<pin id="665" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_2/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln576_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_4/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bit_select59_i3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="54" slack="0"/>
<pin id="674" dir="0" index="2" bw="11" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select59_i3/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln576_1cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="0"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln576_1cast/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="shl_ln576_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="0"/>
<pin id="686" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln576/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln576_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="1" slack="1"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_8/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sub_ln576_3_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="0" index="1" bw="6" slack="1"/>
<pin id="698" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln576_3/13 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln576_19_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="6" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_19/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln576_10_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="0"/>
<pin id="709" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_10/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="lshr_ln576_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="6" slack="0"/>
<pin id="714" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln576_2/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="and_ln576_21_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="54" slack="0"/>
<pin id="719" dir="0" index="1" bw="54" slack="0"/>
<pin id="720" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_21/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln576_8_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="54" slack="0"/>
<pin id="725" dir="0" index="1" bw="54" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_8/13 "/>
</bind>
</comp>

<comp id="729" class="1004" name="and_ln576_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_1/13 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_21_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="0" index="2" bw="5" slack="0"/>
<pin id="738" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="or_ln576_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln576/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="and_ln576_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576/13 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln576_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_3/13 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln576_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_4/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_22_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="772" class="1004" name="xor_ln576_8_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_8/13 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln576_9_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="0"/>
<pin id="781" dir="0" index="2" bw="16" slack="0"/>
<pin id="782" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_9/13 "/>
</bind>
</comp>

<comp id="786" class="1004" name="xor_ln576_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_1/13 "/>
</bind>
</comp>

<comp id="792" class="1004" name="and_ln576_10_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_10/13 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln576_10_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="0" index="2" bw="16" slack="0"/>
<pin id="801" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_10/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln576_9_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="1"/>
<pin id="807" dir="0" index="1" bw="12" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_9/13 "/>
</bind>
</comp>

<comp id="810" class="1004" name="and_ln576_11_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="1"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_11/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="select_ln576_11_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="0" index="2" bw="16" slack="0"/>
<pin id="819" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_11/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="and_ln576_12_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_12/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="and_ln576_13_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_13/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln576_7_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="1"/>
<pin id="837" dir="0" index="1" bw="3" slack="0"/>
<pin id="838" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_7/13 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln576_5_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln576_5/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln576_8_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="12" slack="1"/>
<pin id="846" dir="0" index="1" bw="3" slack="0"/>
<pin id="847" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_8/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_24_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="0" index="2" bw="5" slack="0"/>
<pin id="853" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln576_11_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="0"/>
<pin id="859" dir="0" index="1" bw="12" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_11/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_25_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="12" slack="0"/>
<pin id="866" dir="0" index="2" bw="5" slack="0"/>
<pin id="867" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="871" class="1004" name="xor_ln576_9_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_9/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln576_12_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="12" slack="0"/>
<pin id="879" dir="0" index="1" bw="12" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_12/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tobool_i3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="54" slack="0"/>
<pin id="886" dir="0" index="2" bw="12" slack="0"/>
<pin id="887" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tobool_i3/13 "/>
</bind>
</comp>

<comp id="891" class="1004" name="and_ln576_14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_14/13 "/>
</bind>
</comp>

<comp id="897" class="1004" name="icmp_ln576_13_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="12" slack="0"/>
<pin id="899" dir="0" index="1" bw="12" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_13/13 "/>
</bind>
</comp>

<comp id="903" class="1004" name="icmp_ln576_14_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="12" slack="0"/>
<pin id="905" dir="0" index="1" bw="12" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_14/13 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln576_10_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="6" slack="1"/>
<pin id="911" dir="0" index="1" bw="3" slack="0"/>
<pin id="912" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln576_10/13 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln576_8_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="6" slack="0"/>
<pin id="916" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln576_8/13 "/>
</bind>
</comp>

<comp id="918" class="1004" name="lshr_ln576_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="54" slack="0"/>
<pin id="920" dir="0" index="1" bw="6" slack="0"/>
<pin id="921" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln576/13 "/>
</bind>
</comp>

<comp id="924" class="1004" name="lshr_ln576_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="0"/>
<pin id="927" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln576_1/13 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln576_15_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="54" slack="0"/>
<pin id="932" dir="0" index="1" bw="54" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_15/13 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_26_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="12" slack="0"/>
<pin id="939" dir="0" index="2" bw="5" slack="0"/>
<pin id="940" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/13 "/>
</bind>
</comp>

<comp id="944" class="1004" name="xor_ln576_10_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_10/13 "/>
</bind>
</comp>

<comp id="950" class="1004" name="select_ln576_12_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_12/13 "/>
</bind>
</comp>

<comp id="958" class="1004" name="and_ln576_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_2/13 "/>
</bind>
</comp>

<comp id="964" class="1004" name="and_ln576_3_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_3/13 "/>
</bind>
</comp>

<comp id="970" class="1004" name="xor_ln576_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="icmp_ln576_16_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="54" slack="0"/>
<pin id="978" dir="0" index="1" bw="54" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_16/13 "/>
</bind>
</comp>

<comp id="982" class="1004" name="and_ln576_4_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_4/13 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln576_17_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="0"/>
<pin id="990" dir="0" index="1" bw="12" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln576_17/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="select_ln576_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_6/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln576_7_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_7/13 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="select_ln576_13_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_13/13 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln576_14_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_14/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="select_ln576_4_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="0" index="2" bw="1" slack="0"/>
<pin id="1030" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_4/13 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_27_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="12" slack="0"/>
<pin id="1037" dir="0" index="2" bw="5" slack="0"/>
<pin id="1038" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="or_ln576_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln576_1/13 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="and_ln576_5_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_5/13 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln576_15_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="0" index="2" bw="1" slack="0"/>
<pin id="1058" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_15/13 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="and_ln576_6_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_6/13 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xor_ln576_2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_2/13 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="xor_ln576_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_3/13 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="or_ln576_5_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln576_5/13 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="and_ln576_15_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_15/13 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="and_ln576_16_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="1"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_16/13 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="and_ln576_17_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="1"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_17/13 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="select_ln576_16_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="0" index="2" bw="1" slack="0"/>
<pin id="1106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_16/13 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="xor_ln576_4_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_4/13 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="and_ln576_18_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_18/13 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="or_ln576_2_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln576_2/13 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="xor_ln576_5_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_5/13 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="and_ln576_7_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_7/13 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="and_ln576_8_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_8/13 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="xor_ln576_6_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_6/13 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="and_ln576_9_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_9/13 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="or_ln576_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln576_3/13 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="select_ln576_5_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="0" index="2" bw="16" slack="0"/>
<pin id="1167" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_5/13 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="select_ln576_17_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="0" index="1" bw="16" slack="0"/>
<pin id="1174" dir="0" index="2" bw="16" slack="0"/>
<pin id="1175" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_17/13 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="xor_ln576_7_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_7/13 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="and_ln576_19_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_19/13 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="and_ln576_20_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="1"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln576_20/13 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="select_ln576_18_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="16" slack="0"/>
<pin id="1197" dir="0" index="2" bw="16" slack="0"/>
<pin id="1198" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln576_18/13 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="i2_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="7" slack="0"/>
<pin id="1212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="trunc_ln566_3_read_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="3" slack="12"/>
<pin id="1219" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln566_3_read "/>
</bind>
</comp>

<comp id="1221" class="1005" name="zext_ln576_7_read_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="12"/>
<pin id="1223" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln576_7_read "/>
</bind>
</comp>

<comp id="1226" class="1005" name="i2_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="7" slack="12"/>
<pin id="1228" dir="1" index="1" bw="7" slack="12"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln570_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="11"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln570 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="gmem_w2_addr_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="1241" class="1005" name="gmem_w2_addr_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr_read "/>
</bind>
</comp>

<comp id="1247" class="1005" name="bitcast_ln576_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="1"/>
<pin id="1249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln576 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1261" class="1005" name="zext_ln576_6_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="54" slack="1"/>
<pin id="1263" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln576_6 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sub_ln576_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="54" slack="1"/>
<pin id="1268" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln576 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="icmp_ln576_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="1"/>
<pin id="1273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="sub_ln576_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="12" slack="1"/>
<pin id="1279" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln576_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="trunc_ln576_2_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="11" slack="1"/>
<pin id="1287" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln576_2 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="icmp_ln576_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="select_ln576_1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="12" slack="1"/>
<pin id="1297" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln576_1 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="icmp_ln576_4_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576_4 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="icmp_ln576_5_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="1"/>
<pin id="1309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576_5 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="icmp_ln576_6_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576_6 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="trunc_ln576_7_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="1"/>
<pin id="1319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln576_7 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="icmp_ln576_7_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576_7 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="icmp_ln576_10_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln576_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="134" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="134" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="134" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="134" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="134" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="134" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="134" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="134" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="255" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="248" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="241" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="234" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="227" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="220" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="269" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="190" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="196" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="340" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="340" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="331" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="327" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="349" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="397"><net_src comp="324" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="92" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="394" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="96" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="410" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="394" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="98" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="100" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="102" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="398" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="104" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="106" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="420" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="452" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="108" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="452" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="110" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="108" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="452" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="462" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="468" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="112" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="114" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="480" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="116" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="118" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="120" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="114" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="452" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="116" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="118" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="510" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="120" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="452" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="452" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="122" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="124" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="126" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="128" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="462" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="420" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="130" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="26" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="118" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="574"><net_src comp="560" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="132" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="595"><net_src comp="584" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="608"><net_src comp="108" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="596" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="112" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="146" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="148" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="618" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="150" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="152" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="596" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="613" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="625" pin="3"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="154" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="156" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="596" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="667" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="601" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="609" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="671" pin="3"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="158" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="160" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="700" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="162" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="596" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="164" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="650" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="166" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="658" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="729" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="689" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="650" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="164" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="166" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="100" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="604" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="609" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="152" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="604" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="100" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="758" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="778" pin="3"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="108" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="683" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="797" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="827"><net_src comp="734" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="772" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="792" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="168" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="170" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="164" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="815" pin="3"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="166" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="835" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="112" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="172" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="835" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="118" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="100" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="835" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="112" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="156" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="596" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="840" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="895"><net_src comp="877" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="883" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="844" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="112" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="844" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="112" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="174" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="909" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="596" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="914" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="162" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="914" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="918" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="924" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="941"><net_src comp="172" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="844" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="118" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="948"><net_src comp="936" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="100" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="955"><net_src comp="903" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="930" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="944" pin="2"/><net_sink comp="950" pin=2"/></net>

<net id="962"><net_src comp="897" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="871" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="950" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="891" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="891" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="100" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="918" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="102" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="970" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="844" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="112" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="999"><net_src comp="988" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="891" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="871" pin="2"/><net_sink comp="994" pin=2"/></net>

<net id="1007"><net_src comp="988" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="970" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="871" pin="2"/><net_sink comp="1002" pin=2"/></net>

<net id="1015"><net_src comp="958" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="964" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="994" pin="3"/><net_sink comp="1010" pin=2"/></net>

<net id="1023"><net_src comp="958" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="982" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="1002" pin="3"/><net_sink comp="1018" pin=2"/></net>

<net id="1031"><net_src comp="829" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1010" pin="3"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=2"/></net>

<net id="1039"><net_src comp="172" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="835" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="118" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="1034" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="970" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="950" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="829" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="1010" pin="3"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="829" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1010" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="100" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="857" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="100" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1054" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="849" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1074" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="857" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1107"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1068" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="1092" pin="2"/><net_sink comp="1102" pin=2"/></net>

<net id="1114"><net_src comp="1026" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="100" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="857" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="849" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="100" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1122" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="849" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1080" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="100" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1102" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1133" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="1133" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="176" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="178" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1176"><net_src comp="152" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1177"><net_src comp="815" pin="3"/><net_sink comp="1171" pin=2"/></net>

<net id="1182"><net_src comp="100" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="1157" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1199"><net_src comp="1189" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1163" pin="3"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="1171" pin="3"/><net_sink comp="1194" pin=2"/></net>

<net id="1202"><net_src comp="1194" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="1203"><net_src comp="1194" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="1204"><net_src comp="1194" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="1205"><net_src comp="1194" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="1206"><net_src comp="1194" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="1207"><net_src comp="1194" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="1208"><net_src comp="1194" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="1209"><net_src comp="1194" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="1213"><net_src comp="180" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1220"><net_src comp="184" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="202" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1229"><net_src comp="340" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1234"><net_src comp="343" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="379" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1244"><net_src comp="215" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1250"><net_src comp="390" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1255"><net_src comp="402" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1259"><net_src comp="1252" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1260"><net_src comp="1252" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1264"><net_src comp="436" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1269"><net_src comp="440" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1274"><net_src comp="446" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1280"><net_src comp="452" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1284"><net_src comp="1277" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1288"><net_src comp="458" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1293"><net_src comp="462" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1298"><net_src comp="480" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1305"><net_src comp="488" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1310"><net_src comp="504" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1315"><net_src comp="520" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1320"><net_src comp="526" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1326"><net_src comp="536" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1331"><net_src comp="570" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1189" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_w2 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {13 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {13 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW2_inft : gmem_w2 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln576_7 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln566_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : sext_ln566 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : trunc_ln566_3 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i2_1 : 1
		icmp_ln570 : 2
		add_ln570 : 2
		br_ln570 : 3
		zext_ln570 : 2
		add_ln576_5 : 3
		zext_ln576_1 : 4
		add_ln576 : 5
		sext_ln576 : 6
		gmem_w2_addr : 7
		store_ln570 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		pf : 1
	State 12
		bitcast_ln724 : 1
		trunc_ln576 : 2
		tmp : 2
		tmp_s : 2
		zext_ln576 : 3
		trunc_ln576_1 : 2
		zext_ln576_2_cast : 3
		zext_ln576_6 : 4
		sub_ln576 : 5
		icmp_ln576 : 3
		sub_ln576_1 : 4
		trunc_ln576_2 : 5
		icmp_ln576_1 : 5
		add_ln576_1 : 5
		sub_ln576_2 : 5
		select_ln576_1 : 6
		icmp_ln576_4 : 6
		tmp_19 : 7
		icmp_ln576_5 : 8
		tmp_20 : 5
		icmp_ln576_6 : 6
		trunc_ln576_7 : 5
		add_ln576_3 : 5
		icmp_ln576_7 : 6
		or_ln576_4 : 6
		sext_ln576_4 : 7
		add_ln576_6 : 8
		tmp_23 : 9
		icmp_ln576_10 : 10
	State 13
		add_ln576_9 : 1
		zext_ln576_5 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 : 3
		trunc_ln576_3 : 1
		select_ln576_3 : 1
		zext_ln576_9 : 1
		ashr_ln576 : 2
		trunc_ln576_4 : 3
		select_ln576_2 : 4
		trunc_ln576_5 : 5
		zext_ln576_4 : 1
		bit_select59_i3 : 2
		sext_ln576_1cast : 1
		shl_ln576 : 2
		select_ln576_8 : 3
		select_ln576_19 : 1
		zext_ln576_10 : 2
		lshr_ln576_2 : 3
		and_ln576_21 : 4
		icmp_ln576_8 : 4
		and_ln576_1 : 5
		tmp_21 : 5
		or_ln576 : 5
		and_ln576 : 5
		zext_ln576_3 : 5
		add_ln576_4 : 6
		tmp_22 : 7
		xor_ln576_8 : 8
		select_ln576_9 : 2
		xor_ln576_1 : 1
		and_ln576_10 : 1
		select_ln576_10 : 7
		and_ln576_11 : 1
		select_ln576_11 : 8
		and_ln576_12 : 8
		and_ln576_13 : 8
		sext_ln576_5 : 1
		tmp_24 : 9
		icmp_ln576_11 : 1
		tmp_25 : 1
		xor_ln576_9 : 2
		icmp_ln576_12 : 1
		tobool_i3 : 2
		and_ln576_14 : 3
		icmp_ln576_13 : 1
		icmp_ln576_14 : 1
		zext_ln576_8 : 1
		lshr_ln576 : 2
		lshr_ln576_1 : 2
		icmp_ln576_15 : 3
		tmp_26 : 1
		xor_ln576_10 : 2
		select_ln576_12 : 4
		and_ln576_2 : 2
		and_ln576_3 : 5
		xor_ln576 : 3
		icmp_ln576_16 : 3
		and_ln576_4 : 3
		icmp_ln576_17 : 1
		select_ln576_6 : 3
		select_ln576_7 : 3
		select_ln576_13 : 5
		select_ln576_14 : 4
		select_ln576_4 : 8
		tmp_27 : 1
		or_ln576_1 : 3
		and_ln576_5 : 3
		select_ln576_15 : 8
		and_ln576_6 : 8
		xor_ln576_2 : 8
		xor_ln576_3 : 2
		or_ln576_5 : 9
		and_ln576_15 : 10
		and_ln576_16 : 10
		and_ln576_17 : 2
		select_ln576_16 : 8
		xor_ln576_4 : 9
		and_ln576_18 : 9
		or_ln576_2 : 9
		and_ln576_7 : 9
		and_ln576_8 : 9
		xor_ln576_6 : 9
		and_ln576_9 : 9
		or_ln576_3 : 9
		select_ln576_5 : 9
		select_ln576_17 : 9
		and_ln576_19 : 9
		and_ln576_20 : 9
		select_ln576_18 : 9
		store_ln576 : 10
		store_ln576 : 10
		store_ln576 : 10
		store_ln576 : 10
		store_ln576 : 10
		store_ln576 : 10
		store_ln576 : 10
		store_ln576 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln570_fu_343       |    0    |    14   |
|          |        icmp_ln576_fu_446       |    0    |    70   |
|          |       icmp_ln576_1_fu_462      |    0    |    19   |
|          |       icmp_ln576_4_fu_488      |    0    |    19   |
|          |       icmp_ln576_5_fu_504      |    0    |    15   |
|          |       icmp_ln576_6_fu_520      |    0    |    15   |
|          |       icmp_ln576_7_fu_536      |    0    |    19   |
|          |      icmp_ln576_10_fu_570      |    0    |    18   |
|          |       icmp_ln576_2_fu_604      |    0    |    19   |
|   icmp   |       icmp_ln576_3_fu_613      |    0    |    19   |
|          |       icmp_ln576_8_fu_723      |    0    |    61   |
|          |       icmp_ln576_9_fu_805      |    0    |    19   |
|          |      icmp_ln576_11_fu_857      |    0    |    19   |
|          |      icmp_ln576_12_fu_877      |    0    |    19   |
|          |      icmp_ln576_13_fu_897      |    0    |    19   |
|          |      icmp_ln576_14_fu_903      |    0    |    19   |
|          |      icmp_ln576_15_fu_930      |    0    |    61   |
|          |      icmp_ln576_16_fu_976      |    0    |    61   |
|          |      icmp_ln576_17_fu_988      |    0    |    19   |
|----------|--------------------------------|---------|---------|
|          |        add_ln570_fu_349        |    0    |    14   |
|          |       add_ln576_5_fu_359       |    0    |    18   |
|          |        add_ln576_fu_369        |    0    |    69   |
|          |       add_ln576_1_fu_468       |    0    |    19   |
|          |       add_ln576_3_fu_530       |    0    |    19   |
|    add   |       add_ln576_6_fu_554       |    0    |    18   |
|          |       add_ln576_9_fu_579       |    0    |    15   |
|          |       add_ln576_2_fu_662       |    0    |    18   |
|          |       add_ln576_4_fu_758       |    0    |    23   |
|          |       add_ln576_7_fu_835       |    0    |    19   |
|          |       add_ln576_8_fu_844       |    0    |    19   |
|          |       add_ln576_10_fu_909      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |      select_ln576_1_fu_480     |    0    |    11   |
|          |       select_ln576_fu_596      |    0    |    52   |
|          |      select_ln576_3_fu_625     |    0    |    16   |
|          |      select_ln576_2_fu_650     |    0    |    16   |
|          |      select_ln576_8_fu_689     |    0    |    2    |
|          |     select_ln576_19_fu_700     |    0    |    6    |
|          |      select_ln576_9_fu_778     |    0    |    16   |
|          |     select_ln576_10_fu_797     |    0    |    16   |
|          |     select_ln576_11_fu_815     |    0    |    16   |
|  select  |     select_ln576_12_fu_950     |    0    |    2    |
|          |      select_ln576_6_fu_994     |    0    |    2    |
|          |     select_ln576_7_fu_1002     |    0    |    2    |
|          |     select_ln576_13_fu_1010    |    0    |    2    |
|          |     select_ln576_14_fu_1018    |    0    |    2    |
|          |     select_ln576_4_fu_1026     |    0    |    2    |
|          |     select_ln576_15_fu_1054    |    0    |    2    |
|          |     select_ln576_16_fu_1102    |    0    |    2    |
|          |     select_ln576_5_fu_1163     |    0    |    16   |
|          |     select_ln576_17_fu_1171    |    0    |    16   |
|          |     select_ln576_18_fu_1194    |    0    |    16   |
|----------|--------------------------------|---------|---------|
|          |       lshr_ln576_2_fu_711      |    0    |    13   |
|   lshr   |        lshr_ln576_fu_918       |    0    |   159   |
|          |       lshr_ln576_1_fu_924      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   ashr   |        ashr_ln576_fu_640       |    0    |   159   |
|----------|--------------------------------|---------|---------|
|          |        sub_ln576_fu_440        |    0    |    60   |
|    sub   |       sub_ln576_1_fu_452       |    0    |    19   |
|          |       sub_ln576_2_fu_474       |    0    |    19   |
|          |       sub_ln576_3_fu_695       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |       and_ln576_21_fu_717      |    0    |    54   |
|          |       and_ln576_1_fu_729       |    0    |    2    |
|          |        and_ln576_fu_748        |    0    |    2    |
|          |       and_ln576_10_fu_792      |    0    |    2    |
|          |       and_ln576_11_fu_810      |    0    |    2    |
|          |       and_ln576_12_fu_823      |    0    |    2    |
|          |       and_ln576_13_fu_829      |    0    |    2    |
|          |       and_ln576_14_fu_891      |    0    |    2    |
|          |       and_ln576_2_fu_958       |    0    |    2    |
|          |       and_ln576_3_fu_964       |    0    |    2    |
|    and   |       and_ln576_4_fu_982       |    0    |    2    |
|          |       and_ln576_5_fu_1048      |    0    |    2    |
|          |       and_ln576_6_fu_1062      |    0    |    2    |
|          |      and_ln576_15_fu_1086      |    0    |    2    |
|          |      and_ln576_16_fu_1092      |    0    |    2    |
|          |      and_ln576_17_fu_1097      |    0    |    2    |
|          |      and_ln576_18_fu_1116      |    0    |    2    |
|          |       and_ln576_7_fu_1133      |    0    |    2    |
|          |       and_ln576_8_fu_1139      |    0    |    2    |
|          |       and_ln576_9_fu_1151      |    0    |    2    |
|          |      and_ln576_19_fu_1183      |    0    |    2    |
|          |      and_ln576_20_fu_1189      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    shl   |        shl_ln576_fu_683        |    0    |    35   |
|----------|--------------------------------|---------|---------|
|          |       xor_ln576_8_fu_772       |    0    |    2    |
|          |       xor_ln576_1_fu_786       |    0    |    2    |
|          |       xor_ln576_9_fu_871       |    0    |    2    |
|          |       xor_ln576_10_fu_944      |    0    |    2    |
|          |        xor_ln576_fu_970        |    0    |    2    |
|    xor   |       xor_ln576_2_fu_1068      |    0    |    2    |
|          |       xor_ln576_3_fu_1074      |    0    |    2    |
|          |       xor_ln576_4_fu_1110      |    0    |    2    |
|          |       xor_ln576_5_fu_1128      |    0    |    2    |
|          |       xor_ln576_6_fu_1145      |    0    |    2    |
|          |       xor_ln576_7_fu_1178      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         or_ln576_fu_742        |    0    |    2    |
|          |       or_ln576_1_fu_1042       |    0    |    2    |
|    or    |       or_ln576_5_fu_1080       |    0    |    2    |
|          |       or_ln576_2_fu_1122       |    0    |    2    |
|          |       or_ln576_3_fu_1157       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | trunc_ln566_3_read_read_fu_184 |    0    |    0    |
|          |   sext_ln566_read_read_fu_190  |    0    |    0    |
|   read   |  zext_ln566_1_read_read_fu_196 |    0    |    0    |
|          |  zext_ln576_7_read_read_fu_202 |    0    |    0    |
|          |  gmem_w2_addr_read_read_fu_215 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_208       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   fpext  |           grp_fu_324           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     sext_ln566_cast_fu_327     |    0    |    0    |
|          |        sext_ln576_fu_375       |    0    |    0    |
|   sext   |       sext_ln576_4_fu_550      |    0    |    0    |
|          |       sext_ln576_1_fu_601      |    0    |    0    |
|          |       sext_ln576_2_fu_633      |    0    |    0    |
|          |       sext_ln576_5_fu_840      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    zext_ln566_1_cast_fu_331    |    0    |    0    |
|          |        zext_ln570_fu_355       |    0    |    0    |
|          |       zext_ln576_1_fu_365      |    0    |    0    |
|          |        zext_ln576_fu_420       |    0    |    0    |
|          |       zext_ln576_6_fu_436      |    0    |    0    |
|   zext   |       zext_ln576_2_fu_576      |    0    |    0    |
|          |       zext_ln576_5_fu_584      |    0    |    0    |
|          |       zext_ln576_9_fu_636      |    0    |    0    |
|          |       zext_ln576_4_fu_667      |    0    |    0    |
|          |      zext_ln576_10_fu_707      |    0    |    0    |
|          |       zext_ln576_3_fu_754      |    0    |    0    |
|          |       zext_ln576_8_fu_914      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln576_fu_398       |    0    |    0    |
|          |      trunc_ln576_1_fu_424      |    0    |    0    |
|          |      trunc_ln576_2_fu_458      |    0    |    0    |
|   trunc  |      trunc_ln576_7_fu_526      |    0    |    0    |
|          |      trunc_ln576_3_fu_609      |    0    |    0    |
|          |      trunc_ln576_4_fu_646      |    0    |    0    |
|          |      trunc_ln576_5_fu_658      |    0    |    0    |
|          |     sext_ln576_1cast_fu_679    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_402           |    0    |    0    |
|          |          tmp_18_fu_618         |    0    |    0    |
|          |     bit_select59_i3_fu_671     |    0    |    0    |
|          |          tmp_21_fu_734         |    0    |    0    |
| bitselect|          tmp_22_fu_764         |    0    |    0    |
|          |          tmp_24_fu_849         |    0    |    0    |
|          |          tmp_25_fu_863         |    0    |    0    |
|          |        tobool_i3_fu_883        |    0    |    0    |
|          |          tmp_26_fu_936         |    0    |    0    |
|          |         tmp_27_fu_1034         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_s_fu_410          |    0    |    0    |
|partselect|          tmp_19_fu_494         |    0    |    0    |
|          |          tmp_20_fu_510         |    0    |    0    |
|          |          tmp_23_fu_560         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|    zext_ln576_2_cast_fu_428    |    0    |    0    |
|          |        or_ln576_4_fu_542       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1621  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   bitcast_ln576_reg_1247  |   32   |
| gmem_w2_addr_read_reg_1241|   32   |
|   gmem_w2_addr_reg_1235   |   32   |
|       i2_1_reg_1226       |    7   |
|        i2_reg_1210        |    7   |
|    icmp_ln570_reg_1231    |    1   |
|   icmp_ln576_10_reg_1328  |    1   |
|   icmp_ln576_1_reg_1290   |    1   |
|   icmp_ln576_4_reg_1302   |    1   |
|   icmp_ln576_5_reg_1307   |    1   |
|   icmp_ln576_6_reg_1312   |    1   |
|   icmp_ln576_7_reg_1323   |    1   |
|    icmp_ln576_reg_1271    |    1   |
|  select_ln576_1_reg_1295  |   12   |
|    sub_ln576_1_reg_1277   |   12   |
|     sub_ln576_reg_1266    |   54   |
|        tmp_reg_1252       |    1   |
|trunc_ln566_3_read_reg_1217|    3   |
|   trunc_ln576_2_reg_1285  |   11   |
|   trunc_ln576_7_reg_1317  |    6   |
|   zext_ln576_6_reg_1261   |   54   |
| zext_ln576_7_read_reg_1221|    8   |
+---------------------------+--------+
|           Total           |   279  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_324 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1621  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   279  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   279  |  1630  |
+-----------+--------+--------+--------+
