// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BranchKillableQueue_4(
  input         clock,
                reset,
  output        io_enq_ready,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_valid,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [6:0]  io_enq_bits_uop_uopc,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [31:0] io_enq_bits_uop_inst,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [39:0] io_enq_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [2:0]  io_enq_bits_uop_iq_type,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [9:0]  io_enq_bits_uop_fu_code,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [3:0]  io_enq_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [1:0]  io_enq_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [2:0]  io_enq_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [3:0]  io_enq_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [2:0]  io_enq_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [1:0]  io_enq_bits_uop_iw_state,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_br,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_jal,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [15:0] io_enq_bits_uop_br_mask,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [3:0]  io_enq_bits_uop_br_tag,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [4:0]  io_enq_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [5:0]  io_enq_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_taken,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [19:0] io_enq_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [11:0] io_enq_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [6:0]  io_enq_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [4:0]  io_enq_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [1:0]  io_enq_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [6:0]  io_enq_bits_uop_pdst,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_prs1,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_prs2,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_prs3,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [4:0]  io_enq_bits_uop_ppred,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [6:0]  io_enq_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_exception,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [63:0] io_enq_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_bypassable,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [4:0]  io_enq_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [1:0]  io_enq_bits_uop_mem_size,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_fence,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_amo,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_is_unique,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [5:0]  io_enq_bits_uop_ldst,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_lrs1,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_lrs2,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_lrs3,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [1:0]  io_enq_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_fp_val,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_fp_single,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [1:0]  io_enq_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_enq_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [63:0] io_enq_bits_data,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_enq_bits_is_hella,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_deq_ready,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  output        io_deq_valid,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  output [15:0] io_deq_bits_uop_br_mask,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  output [4:0]  io_deq_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_deq_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  output        io_deq_bits_uop_is_amo,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_deq_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_deq_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  output [63:0] io_deq_bits_data,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  output        io_deq_bits_is_hella,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input  [15:0] io_brupdate_b1_resolve_mask,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
                io_brupdate_b1_mispredict_mask,	// @[generators/boom/src/main/scala/util/util.scala:453:14]
  input         io_flush	// @[generators/boom/src/main/scala/util/util.scala:453:14]
);

  wire [64:0]      _ram_ext_R0_data;	// @[generators/boom/src/main/scala/util/util.scala:464:20]
  reg              valids_0;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
  reg              valids_1;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
  reg              valids_2;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
  reg              valids_3;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
  reg  [15:0]      uops_0_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_0_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_0_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_0_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_0_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_0_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [15:0]      uops_1_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_1_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_1_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_1_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_1_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_1_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [15:0]      uops_2_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_2_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_2_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_2_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_2_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_2_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [15:0]      uops_3_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_3_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [4:0]       uops_3_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_3_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_3_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg              uops_3_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
  reg  [1:0]       enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]       deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg              maybe_full;	// @[generators/boom/src/main/scala/util/util.scala:470:27]
  wire             ptr_match = enq_ptr_value == deq_ptr_value;	// @[generators/boom/src/main/scala/util/util.scala:472:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire             _io_empty_T_1 = ptr_match & ~maybe_full;	// @[generators/boom/src/main/scala/util/util.scala:470:27, :472:33, :473:{25,28}]
  wire             full = ptr_match & maybe_full;	// @[generators/boom/src/main/scala/util/util.scala:470:27, :472:33, :474:24]
  wire             do_enq = ~full & io_enq_valid;	// @[generators/boom/src/main/scala/util/util.scala:474:24, :504:19, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [3:0]       _GEN = {{valids_3}, {valids_2}, {valids_1}, {valids_0}};	// @[generators/boom/src/main/scala/util/util.scala:465:24, :476:42]
  wire             _GEN_0 = _GEN[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:476:42, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire [3:0][15:0] _GEN_1 = {{uops_3_br_mask}, {uops_2_br_mask}, {uops_1_br_mask}, {uops_0_br_mask}};	// @[generators/boom/src/main/scala/util/util.scala:466:20, :508:19]
  wire [15:0]      out_uop_br_mask = _GEN_1[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:508:19, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire [3:0][4:0]  _GEN_2 = {{uops_3_ldq_idx}, {uops_2_ldq_idx}, {uops_1_ldq_idx}, {uops_0_ldq_idx}};	// @[generators/boom/src/main/scala/util/util.scala:466:20, :508:19]
  wire [3:0][4:0]  _GEN_3 = {{uops_3_stq_idx}, {uops_2_stq_idx}, {uops_1_stq_idx}, {uops_0_stq_idx}};	// @[generators/boom/src/main/scala/util/util.scala:466:20, :508:19]
  wire [3:0]       _GEN_4 = {{uops_3_is_amo}, {uops_2_is_amo}, {uops_1_is_amo}, {uops_0_is_amo}};	// @[generators/boom/src/main/scala/util/util.scala:466:20, :508:19]
  wire [3:0]       _GEN_5 = {{uops_3_uses_ldq}, {uops_2_uses_ldq}, {uops_1_uses_ldq}, {uops_0_uses_ldq}};	// @[generators/boom/src/main/scala/util/util.scala:466:20, :508:19]
  wire             out_uop_uses_ldq = _GEN_5[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:508:19, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire [3:0]       _GEN_6 = {{uops_3_uses_stq}, {uops_2_uses_stq}, {uops_1_uses_stq}, {uops_0_uses_stq}};	// @[generators/boom/src/main/scala/util/util.scala:466:20, :508:19]
  wire             do_deq = (io_deq_ready | ~_GEN_0) & ~_io_empty_T_1;	// @[generators/boom/src/main/scala/util/util.scala:473:25, :476:{39,42,66,69}]
  wire             _GEN_7 = enq_ptr_value == 2'h0;	// @[generators/boom/src/main/scala/util/util.scala:489:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire             _GEN_8 = do_enq & _GEN_7;	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             _GEN_9 = enq_ptr_value == 2'h1;	// @[generators/boom/src/main/scala/util/util.scala:489:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire             _GEN_10 = do_enq & _GEN_9;	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             _GEN_11 = enq_ptr_value == 2'h2;	// @[generators/boom/src/main/scala/util/util.scala:489:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire             _GEN_12 = do_enq & _GEN_11;	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             _GEN_13 = do_enq & (&enq_ptr_value);	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [15:0]      _uops_br_mask_T_1 = io_enq_bits_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/util/util.scala:85:{25,27}]
  always @(posedge clock) begin
    if (reset) begin
      valids_0 <= 1'h0;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
      valids_1 <= 1'h0;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
      valids_2 <= 1'h0;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
      valids_3 <= 1'h0;	// @[generators/boom/src/main/scala/util/util.scala:465:24]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[generators/boom/src/main/scala/util/util.scala:470:27]
    end
    else begin
      valids_0 <= ~(do_deq & deq_ptr_value == 2'h0) & (_GEN_8 | valids_0 & (io_brupdate_b1_mispredict_mask & uops_0_br_mask) == 16'h0 & ~(io_flush & uops_0_uses_ldq));	// @[generators/boom/src/main/scala/util/util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27, src/main/scala/chisel3/util/Counter.scala:61:40]
      valids_1 <= ~(do_deq & deq_ptr_value == 2'h1) & (_GEN_10 | valids_1 & (io_brupdate_b1_mispredict_mask & uops_1_br_mask) == 16'h0 & ~(io_flush & uops_1_uses_ldq));	// @[generators/boom/src/main/scala/util/util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27, src/main/scala/chisel3/util/Counter.scala:61:40]
      valids_2 <= ~(do_deq & deq_ptr_value == 2'h2) & (_GEN_12 | valids_2 & (io_brupdate_b1_mispredict_mask & uops_2_br_mask) == 16'h0 & ~(io_flush & uops_2_uses_ldq));	// @[generators/boom/src/main/scala/util/util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27, src/main/scala/chisel3/util/Counter.scala:61:40]
      valids_3 <= ~(do_deq & (&deq_ptr_value)) & (_GEN_13 | valids_3 & (io_brupdate_b1_mispredict_mask & uops_3_br_mask) == 16'h0 & ~(io_flush & uops_3_uses_ldq));	// @[generators/boom/src/main/scala/util/util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27, src/main/scala/chisel3/util/Counter.scala:61:40]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[generators/boom/src/main/scala/util/util.scala:489:33, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[generators/boom/src/main/scala/util/util.scala:476:66]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[generators/boom/src/main/scala/util/util.scala:489:33, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[generators/boom/src/main/scala/util/util.scala:470:27, :476:66, :500:{16,28}, :501:16, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        maybe_full <= do_enq;	// @[generators/boom/src/main/scala/util/util.scala:470:27, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    end
    if (do_enq & _GEN_7)	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :489:33, :491:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      uops_0_br_mask <= _uops_br_mask_T_1;	// @[generators/boom/src/main/scala/util/util.scala:85:25, :466:20]
    else	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :491:33]
      uops_0_br_mask <= ({16{~valids_0}} | ~io_brupdate_b1_resolve_mask) & uops_0_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_8) begin	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33]
      uops_0_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_0_stq_idx <= io_enq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_0_is_amo <= io_enq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_0_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_0_uses_stq <= io_enq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
    end
    if (do_enq & _GEN_9)	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :489:33, :491:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      uops_1_br_mask <= _uops_br_mask_T_1;	// @[generators/boom/src/main/scala/util/util.scala:85:25, :466:20]
    else	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :491:33]
      uops_1_br_mask <= ({16{~valids_1}} | ~io_brupdate_b1_resolve_mask) & uops_1_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_10) begin	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33]
      uops_1_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_1_stq_idx <= io_enq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_1_is_amo <= io_enq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_1_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_1_uses_stq <= io_enq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
    end
    if (do_enq & _GEN_11)	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :489:33, :491:33, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      uops_2_br_mask <= _uops_br_mask_T_1;	// @[generators/boom/src/main/scala/util/util.scala:85:25, :466:20]
    else	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :491:33]
      uops_2_br_mask <= ({16{~valids_2}} | ~io_brupdate_b1_resolve_mask) & uops_2_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_12) begin	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33]
      uops_2_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_2_stq_idx <= io_enq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_2_is_amo <= io_enq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_2_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_2_uses_stq <= io_enq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
    end
    if (do_enq & (&enq_ptr_value))	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :489:33, :491:33, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      uops_3_br_mask <= _uops_br_mask_T_1;	// @[generators/boom/src/main/scala/util/util.scala:85:25, :466:20]
    else	// @[generators/boom/src/main/scala/util/util.scala:482:22, :487:17, :491:33]
      uops_3_br_mask <= ({16{~valids_3}} | ~io_brupdate_b1_resolve_mask) & uops_3_br_mask;	// @[generators/boom/src/main/scala/util/util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_13) begin	// @[generators/boom/src/main/scala/util/util.scala:481:16, :487:17, :489:33]
      uops_3_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_3_stq_idx <= io_enq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_3_is_amo <= io_enq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_3_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
      uops_3_uses_stq <= io_enq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/util/util.scala:466:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:51];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h34; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        valids_0 = _RANDOM[6'h0][0];	// @[generators/boom/src/main/scala/util/util.scala:465:24]
        valids_1 = _RANDOM[6'h0][1];	// @[generators/boom/src/main/scala/util/util.scala:465:24]
        valids_2 = _RANDOM[6'h0][2];	// @[generators/boom/src/main/scala/util/util.scala:465:24]
        valids_3 = _RANDOM[6'h0][3];	// @[generators/boom/src/main/scala/util/util.scala:465:24]
        uops_0_br_mask = _RANDOM[6'h5][15:0];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_0_ldq_idx = _RANDOM[6'h7][12:8];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_0_stq_idx = _RANDOM[6'h7][17:13];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_0_is_amo = _RANDOM[6'hB][12];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_0_uses_ldq = _RANDOM[6'hB][13];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_0_uses_stq = _RANDOM[6'hB][14];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_1_br_mask = {_RANDOM[6'h11][31:26], _RANDOM[6'h12][9:0]};	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_1_ldq_idx = _RANDOM[6'h14][6:2];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_1_stq_idx = _RANDOM[6'h14][11:7];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_1_is_amo = _RANDOM[6'h18][6];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_1_uses_ldq = _RANDOM[6'h18][7];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_1_uses_stq = _RANDOM[6'h18][8];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_2_br_mask = {_RANDOM[6'h1E][31:20], _RANDOM[6'h1F][3:0]};	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_2_ldq_idx = {_RANDOM[6'h20][31:28], _RANDOM[6'h21][0]};	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_2_stq_idx = _RANDOM[6'h21][5:1];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_2_is_amo = _RANDOM[6'h25][0];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_2_uses_ldq = _RANDOM[6'h25][1];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_2_uses_stq = _RANDOM[6'h25][2];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_3_br_mask = _RANDOM[6'h2B][29:14];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_3_ldq_idx = _RANDOM[6'h2D][26:22];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_3_stq_idx = _RANDOM[6'h2D][31:27];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_3_is_amo = _RANDOM[6'h31][26];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_3_uses_ldq = _RANDOM[6'h31][27];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        uops_3_uses_stq = _RANDOM[6'h31][28];	// @[generators/boom/src/main/scala/util/util.scala:466:20]
        enq_ptr_value = _RANDOM[6'h33][13:12];	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        deq_ptr_value = _RANDOM[6'h33][15:14];	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        maybe_full = _RANDOM[6'h33][16];	// @[generators/boom/src/main/scala/util/util.scala:470:27, src/main/scala/chisel3/util/Counter.scala:61:40]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x65 ram_ext (	// @[generators/boom/src/main/scala/util/util.scala:464:20]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_is_hella, io_enq_bits_data})	// @[generators/boom/src/main/scala/util/util.scala:464:20]
  );
  assign io_enq_ready = ~full;	// @[generators/boom/src/main/scala/util/util.scala:474:24, :504:19]
  assign io_deq_valid = ~_io_empty_T_1 & _GEN_0 & (io_brupdate_b1_mispredict_mask & out_uop_br_mask) == 16'h0 & ~(io_flush & out_uop_uses_ldq);	// @[generators/boom/src/main/scala/util/util.scala:118:{51,59}, :473:25, :476:{42,69}, :508:19, :509:{108,111,122}]
  assign io_deq_bits_uop_br_mask = out_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/util/util.scala:85:{25,27}, :508:19]
  assign io_deq_bits_uop_ldq_idx = _GEN_2[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:508:19, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_uop_stq_idx = _GEN_3[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:508:19, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_uop_is_amo = _GEN_4[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:508:19, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_uop_uses_ldq = out_uop_uses_ldq;	// @[generators/boom/src/main/scala/util/util.scala:508:19]
  assign io_deq_bits_uop_uses_stq = _GEN_6[deq_ptr_value];	// @[generators/boom/src/main/scala/util/util.scala:508:19, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_data = _ram_ext_R0_data[63:0];	// @[generators/boom/src/main/scala/util/util.scala:464:20]
  assign io_deq_bits_is_hella = _ram_ext_R0_data[64];	// @[generators/boom/src/main/scala/util/util.scala:464:20]
endmodule

