
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000144  00800200  00004972  00004a06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004972  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000251  00800344  00800344  00004b4a  2**0
                  ALLOC
  3 .debug_aranges 000002e0  00000000  00000000  00004b4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001205  00000000  00000000  00004e2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000396a  00000000  00000000  0000602f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001691  00000000  00000000  00009999  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003e7c  00000000  00000000  0000b02a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000820  00000000  00000000  0000eea8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000010bc  00000000  00000000  0000f6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000cb2  00000000  00000000  00010784  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011436  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 6d 05 	jmp	0xada	; 0xada <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 a1 05 	jmp	0xb42	; 0xb42 <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 8c 1c 	jmp	0x3918	; 0x3918 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 37 1c 	jmp	0x386e	; 0x386e <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 0e 01 	jmp	0x21c	; 0x21c <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 0d 10 	jmp	0x201a	; 0x201a <__vector_32>
      84:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 8a 0f 	jmp	0x1f14	; 0x1f14 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 5e 0f 	jmp	0x1ebc	; 0x1ebc <__vector_42>
      ac:	0c 94 74 0f 	jmp	0x1ee8	; 0x1ee8 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	c4 07       	cpc	r28, r20
      e6:	92 07       	cpc	r25, r18
      e8:	da 06       	cpc	r13, r26
      ea:	82 07       	cpc	r24, r18
      ec:	68 07       	cpc	r22, r24
      ee:	d1 06       	cpc	r13, r17
      f0:	47 07       	cpc	r20, r23
      f2:	b0 07       	cpc	r27, r16
      f4:	08 07       	cpc	r16, r24
      f6:	a2 07       	cpc	r26, r18
      f8:	30 08       	sbc	r3, r0
      fa:	30 08       	sbc	r3, r0
      fc:	30 08       	sbc	r3, r0
      fe:	30 08       	sbc	r3, r0
     100:	30 08       	sbc	r3, r0
     102:	30 08       	sbc	r3, r0
     104:	07 08       	sbc	r0, r7
     106:	0b 08       	sbc	r0, r11
     108:	30 08       	sbc	r3, r0
     10a:	30 08       	sbc	r3, r0
     10c:	30 08       	sbc	r3, r0
     10e:	30 08       	sbc	r3, r0
     110:	30 08       	sbc	r3, r0
     112:	30 08       	sbc	r3, r0
     114:	30 08       	sbc	r3, r0
     116:	30 08       	sbc	r3, r0
     118:	30 08       	sbc	r3, r0
     11a:	30 08       	sbc	r3, r0
     11c:	30 08       	sbc	r3, r0
     11e:	30 08       	sbc	r3, r0
     120:	08 07       	cpc	r16, r24
     122:	da 06       	cpc	r13, r26
     124:	29 08       	sbc	r2, r9
     126:	21 08       	sbc	r2, r1
     128:	30 08       	sbc	r3, r0
     12a:	30 08       	sbc	r3, r0
     12c:	30 08       	sbc	r3, r0
     12e:	30 08       	sbc	r3, r0
     130:	30 08       	sbc	r3, r0
     132:	30 08       	sbc	r3, r0
     134:	30 08       	sbc	r3, r0
     136:	30 08       	sbc	r3, r0
     138:	30 08       	sbc	r3, r0
     13a:	30 08       	sbc	r3, r0
     13c:	30 08       	sbc	r3, r0
     13e:	30 08       	sbc	r3, r0
     140:	68 07       	cpc	r22, r24
     142:	47 07       	cpc	r20, r23
     144:	30 08       	sbc	r3, r0
     146:	30 08       	sbc	r3, r0
     148:	c4 07       	cpc	r28, r20
     14a:	d1 06       	cpc	r13, r17
     14c:	0e 08       	sbc	r0, r14
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e2 e7       	ldi	r30, 0x72	; 114
     194:	f9 e4       	ldi	r31, 0x49	; 73
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 34       	cpi	r26, 0x44	; 68
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e4       	ldi	r26, 0x44	; 68
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	a5 39       	cpi	r26, 0x95	; 149
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 b7 24 	jmp	0x496e	; 0x496e <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:


int main(void) {


	initPeripherals();
     1c2:	0e 94 a3 1c 	call	0x3946	; 0x3946 <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 02 16 	call	0x2c04	; 0x2c04 <calibrateSensors>

	GREEN_LED4_ON;
     1ca:	80 91 0b 01 	lds	r24, 0x010B
     1ce:	8f 7e       	andi	r24, 0xEF	; 239
     1d0:	80 93 0b 01 	sts	0x010B, r24

	while (1) {
      //getMap();
	  getData();
     1d4:	0e 94 0d 1e 	call	0x3c1a	; 0x3c1a <getData>
     1d8:	fd cf       	rjmp	.-6      	; 0x1d4 <main+0x12>

000001da <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     1da:	ea e7       	ldi	r30, 0x7A	; 122
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	10 82       	st	Z, r1
	ADCSRB = 0;
     1e0:	2b e7       	ldi	r18, 0x7B	; 123
     1e2:	30 e0       	ldi	r19, 0x00	; 0
     1e4:	d9 01       	movw	r26, r18
     1e6:	1c 92       	st	X, r1
	ADMUX = 0;
     1e8:	ac e7       	ldi	r26, 0x7C	; 124
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     1ee:	80 81       	ld	r24, Z
     1f0:	86 60       	ori	r24, 0x06	; 6
     1f2:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     1f4:	8c 91       	ld	r24, X
     1f6:	80 64       	ori	r24, 0x40	; 64
     1f8:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     1fa:	80 81       	ld	r24, Z
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     200:	d9 01       	movw	r26, r18
     202:	8c 91       	ld	r24, X
     204:	88 7f       	andi	r24, 0xF8	; 248
     206:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     208:	80 81       	ld	r24, Z
     20a:	88 60       	ori	r24, 0x08	; 8
     20c:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     20e:	80 81       	ld	r24, Z
     210:	80 68       	ori	r24, 0x80	; 128
     212:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     214:	80 81       	ld	r24, Z
     216:	80 64       	ori	r24, 0x40	; 64
     218:	80 83       	st	Z, r24

}
     21a:	08 95       	ret

0000021c <__vector_29>:

ISR(ADC_vect) {
     21c:	1f 92       	push	r1
     21e:	0f 92       	push	r0
     220:	0f b6       	in	r0, 0x3f	; 63
     222:	0f 92       	push	r0
     224:	0b b6       	in	r0, 0x3b	; 59
     226:	0f 92       	push	r0
     228:	11 24       	eor	r1, r1
     22a:	1f 93       	push	r17
     22c:	2f 93       	push	r18
     22e:	3f 93       	push	r19
     230:	4f 93       	push	r20
     232:	5f 93       	push	r21
     234:	6f 93       	push	r22
     236:	7f 93       	push	r23
     238:	8f 93       	push	r24
     23a:	9f 93       	push	r25
     23c:	af 93       	push	r26
     23e:	bf 93       	push	r27
     240:	ef 93       	push	r30
     242:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     244:	80 91 5a 05 	lds	r24, 0x055A
     248:	90 91 5b 05 	lds	r25, 0x055B
     24c:	a0 91 5c 05 	lds	r26, 0x055C
     250:	b0 91 5d 05 	lds	r27, 0x055D
     254:	01 96       	adiw	r24, 0x01	; 1
     256:	a1 1d       	adc	r26, r1
     258:	b1 1d       	adc	r27, r1
     25a:	80 93 5a 05 	sts	0x055A, r24
     25e:	90 93 5b 05 	sts	0x055B, r25
     262:	a0 93 5c 05 	sts	0x055C, r26
     266:	b0 93 5d 05 	sts	0x055D, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     26a:	80 91 78 00 	lds	r24, 0x0078
     26e:	48 2f       	mov	r20, r24
     270:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     272:	20 91 79 00 	lds	r18, 0x0079
     276:	92 2f       	mov	r25, r18
     278:	80 e0       	ldi	r24, 0x00	; 0
     27a:	48 2b       	or	r20, r24
     27c:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     27e:	80 91 e3 03 	lds	r24, 0x03E3
     282:	82 30       	cpi	r24, 0x02	; 2
     284:	09 f4       	brne	.+2      	; 0x288 <__vector_29+0x6c>
     286:	f4 c0       	rjmp	.+488    	; 0x470 <__vector_29+0x254>
     288:	83 30       	cpi	r24, 0x03	; 3
     28a:	30 f4       	brcc	.+12     	; 0x298 <__vector_29+0x7c>
     28c:	88 23       	and	r24, r24
     28e:	59 f0       	breq	.+22     	; 0x2a6 <__vector_29+0x8a>
     290:	81 30       	cpi	r24, 0x01	; 1
     292:	09 f0       	breq	.+2      	; 0x296 <__vector_29+0x7a>
     294:	3f c1       	rjmp	.+638    	; 0x514 <__vector_29+0x2f8>
     296:	df c0       	rjmp	.+446    	; 0x456 <__vector_29+0x23a>
     298:	83 30       	cpi	r24, 0x03	; 3
     29a:	09 f4       	brne	.+2      	; 0x29e <__vector_29+0x82>
     29c:	0b c1       	rjmp	.+534    	; 0x4b4 <__vector_29+0x298>
     29e:	84 30       	cpi	r24, 0x04	; 4
     2a0:	09 f0       	breq	.+2      	; 0x2a4 <__vector_29+0x88>
     2a2:	38 c1       	rjmp	.+624    	; 0x514 <__vector_29+0x2f8>
     2a4:	14 c1       	rjmp	.+552    	; 0x4ce <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     2a6:	10 91 4a 03 	lds	r17, 0x034A
     2aa:	1e 30       	cpi	r17, 0x0E	; 14
     2ac:	61 f4       	brne	.+24     	; 0x2c6 <__vector_29+0xaa>
     2ae:	80 91 e9 03 	lds	r24, 0x03E9
     2b2:	82 30       	cpi	r24, 0x02	; 2
     2b4:	41 f4       	brne	.+16     	; 0x2c6 <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2b6:	50 93 e8 03 	sts	0x03E8, r21
     2ba:	40 93 e7 03 	sts	0x03E7, r20
				measBattery = 0;
     2be:	10 92 e9 03 	sts	0x03E9, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     2c2:	46 98       	cbi	0x08, 6	; 8
     2c4:	08 c0       	rjmp	.+16     	; 0x2d6 <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     2c6:	e1 2f       	mov	r30, r17
     2c8:	f0 e0       	ldi	r31, 0x00	; 0
     2ca:	ee 0f       	add	r30, r30
     2cc:	ff 1f       	adc	r31, r31
     2ce:	e1 5b       	subi	r30, 0xB1	; 177
     2d0:	fc 4f       	sbci	r31, 0xFC	; 252
     2d2:	51 83       	std	Z+1, r21	; 0x01
     2d4:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     2d6:	a1 2f       	mov	r26, r17
     2d8:	b0 e0       	ldi	r27, 0x00	; 0
     2da:	10 ff       	sbrs	r17, 0
     2dc:	af c0       	rjmp	.+350    	; 0x43c <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     2de:	aa 0f       	add	r26, r26
     2e0:	bb 1f       	adc	r27, r27
     2e2:	fd 01       	movw	r30, r26
     2e4:	e3 5b       	subi	r30, 0xB3	; 179
     2e6:	fc 4f       	sbci	r31, 0xFC	; 252
     2e8:	20 81       	ld	r18, Z
     2ea:	31 81       	ldd	r19, Z+1	; 0x01
     2ec:	a1 5b       	subi	r26, 0xB1	; 177
     2ee:	bc 4f       	sbci	r27, 0xFC	; 252
     2f0:	4d 91       	ld	r20, X+
     2f2:	5c 91       	ld	r21, X
     2f4:	81 2f       	mov	r24, r17
     2f6:	86 95       	lsr	r24
     2f8:	68 2f       	mov	r22, r24
     2fa:	70 e0       	ldi	r23, 0x00	; 0
     2fc:	24 1b       	sub	r18, r20
     2fe:	35 0b       	sbc	r19, r21
     300:	ab 01       	movw	r20, r22
     302:	44 0f       	add	r20, r20
     304:	55 1f       	adc	r21, r21
     306:	fa 01       	movw	r30, r20
     308:	e5 56       	subi	r30, 0x65	; 101
     30a:	fc 4f       	sbci	r31, 0xFC	; 252
     30c:	80 81       	ld	r24, Z
     30e:	91 81       	ldd	r25, Z+1	; 0x01
     310:	28 1b       	sub	r18, r24
     312:	39 0b       	sbc	r19, r25
     314:	fa 01       	movw	r30, r20
     316:	ed 57       	subi	r30, 0x7D	; 125
     318:	fc 4f       	sbci	r31, 0xFC	; 252
     31a:	31 83       	std	Z+1, r19	; 0x01
     31c:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     31e:	37 ff       	sbrs	r19, 7
     320:	02 c0       	rjmp	.+4      	; 0x326 <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     322:	11 82       	std	Z+1, r1	; 0x01
     324:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     326:	fb 01       	movw	r30, r22
     328:	ee 0f       	add	r30, r30
     32a:	ff 1f       	adc	r31, r31
     32c:	ed 57       	subi	r30, 0x7D	; 125
     32e:	fc 4f       	sbci	r31, 0xFC	; 252
     330:	80 81       	ld	r24, Z
     332:	91 81       	ldd	r25, Z+1	; 0x01
     334:	81 50       	subi	r24, 0x01	; 1
     336:	94 40       	sbci	r25, 0x04	; 4
     338:	24 f0       	brlt	.+8      	; 0x342 <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	94 e0       	ldi	r25, 0x04	; 4
     33e:	91 83       	std	Z+1, r25	; 0x01
     340:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     342:	10 31       	cpi	r17, 0x10	; 16
     344:	e8 f5       	brcc	.+122    	; 0x3c0 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     346:	db 01       	movw	r26, r22
     348:	aa 0f       	add	r26, r26
     34a:	bb 1f       	adc	r27, r27
     34c:	fd 01       	movw	r30, r26
     34e:	ed 57       	subi	r30, 0x7D	; 125
     350:	fc 4f       	sbci	r31, 0xFC	; 252
     352:	01 90       	ld	r0, Z+
     354:	f0 81       	ld	r31, Z
     356:	e0 2d       	mov	r30, r0
     358:	ec 33       	cpi	r30, 0x3C	; 60
     35a:	f1 05       	cpc	r31, r1
     35c:	1c f4       	brge	.+6      	; 0x364 <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     35e:	a5 51       	subi	r26, 0x15	; 21
     360:	bc 4f       	sbci	r27, 0xFC	; 252
     362:	2c c0       	rjmp	.+88     	; 0x3bc <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     364:	cf 01       	movw	r24, r30
     366:	cc 96       	adiw	r24, 0x3c	; 60
     368:	95 95       	asr	r25
     36a:	87 95       	ror	r24
     36c:	88 37       	cpi	r24, 0x78	; 120
     36e:	91 05       	cpc	r25, r1
     370:	3c f4       	brge	.+14     	; 0x380 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     372:	a5 51       	subi	r26, 0x15	; 21
     374:	bc 4f       	sbci	r27, 0xFC	; 252
     376:	fc 97       	sbiw	r30, 0x3c	; 60
     378:	f5 95       	asr	r31
     37a:	e7 95       	ror	r30
     37c:	fc 96       	adiw	r30, 0x3c	; 60
     37e:	1e c0       	rjmp	.+60     	; 0x3bc <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     380:	cf 01       	movw	r24, r30
     382:	84 5d       	subi	r24, 0xD4	; 212
     384:	9e 4f       	sbci	r25, 0xFE	; 254
     386:	95 95       	asr	r25
     388:	87 95       	ror	r24
     38a:	95 95       	asr	r25
     38c:	87 95       	ror	r24
     38e:	a5 51       	subi	r26, 0x15	; 21
     390:	bc 4f       	sbci	r27, 0xFC	; 252
     392:	84 3b       	cpi	r24, 0xB4	; 180
     394:	91 05       	cpc	r25, r1
     396:	4c f4       	brge	.+18     	; 0x3aa <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     398:	e4 5b       	subi	r30, 0xB4	; 180
     39a:	f0 40       	sbci	r31, 0x00	; 0
     39c:	f5 95       	asr	r31
     39e:	e7 95       	ror	r30
     3a0:	f5 95       	asr	r31
     3a2:	e7 95       	ror	r30
     3a4:	e8 58       	subi	r30, 0x88	; 136
     3a6:	ff 4f       	sbci	r31, 0xFF	; 255
     3a8:	09 c0       	rjmp	.+18     	; 0x3bc <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3aa:	e4 5a       	subi	r30, 0xA4	; 164
     3ac:	f1 40       	sbci	r31, 0x01	; 1
     3ae:	43 e0       	ldi	r20, 0x03	; 3
     3b0:	f5 95       	asr	r31
     3b2:	e7 95       	ror	r30
     3b4:	4a 95       	dec	r20
     3b6:	e1 f7       	brne	.-8      	; 0x3b0 <__vector_29+0x194>
     3b8:	ec 54       	subi	r30, 0x4C	; 76
     3ba:	ff 4f       	sbci	r31, 0xFF	; 255
     3bc:	ed 93       	st	X+, r30
     3be:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     3c0:	80 91 63 05 	lds	r24, 0x0563
     3c4:	88 23       	and	r24, r24
     3c6:	c1 f1       	breq	.+112    	; 0x438 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     3c8:	80 91 93 03 	lds	r24, 0x0393
     3cc:	90 91 94 03 	lds	r25, 0x0394
     3d0:	84 5a       	subi	r24, 0xA4	; 164
     3d2:	91 40       	sbci	r25, 0x01	; 1
     3d4:	ac f0       	brlt	.+42     	; 0x400 <__vector_29+0x1e4>
     3d6:	80 91 95 03 	lds	r24, 0x0395
     3da:	90 91 96 03 	lds	r25, 0x0396
     3de:	84 5a       	subi	r24, 0xA4	; 164
     3e0:	91 40       	sbci	r25, 0x01	; 1
     3e2:	74 f0       	brlt	.+28     	; 0x400 <__vector_29+0x1e4>
     3e4:	80 91 97 03 	lds	r24, 0x0397
     3e8:	90 91 98 03 	lds	r25, 0x0398
     3ec:	84 5a       	subi	r24, 0xA4	; 164
     3ee:	91 40       	sbci	r25, 0x01	; 1
     3f0:	3c f0       	brlt	.+14     	; 0x400 <__vector_29+0x1e4>
     3f2:	80 91 99 03 	lds	r24, 0x0399
     3f6:	90 91 9a 03 	lds	r25, 0x039A
     3fa:	84 5a       	subi	r24, 0xA4	; 164
     3fc:	91 40       	sbci	r25, 0x01	; 1
     3fe:	e4 f4       	brge	.+56     	; 0x438 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	80 93 64 05 	sts	0x0564, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     406:	10 92 1a 04 	sts	0x041A, r1
     40a:	10 92 19 04 	sts	0x0419, r1
						OCR4A = 0;
     40e:	10 92 a9 00 	sts	0x00A9, r1
     412:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     416:	10 92 ab 00 	sts	0x00AB, r1
     41a:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     41e:	10 92 18 04 	sts	0x0418, r1
     422:	10 92 17 04 	sts	0x0417, r1
						OCR3A = 0;
     426:	10 92 99 00 	sts	0x0099, r1
     42a:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     42e:	10 92 9b 00 	sts	0x009B, r1
     432:	10 92 9a 00 	sts	0x009A, r1
     436:	02 c0       	rjmp	.+4      	; 0x43c <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     438:	10 92 64 05 	sts	0x0564, r1
				}

			}

			currentProx++;
     43c:	81 2f       	mov	r24, r17
     43e:	8f 5f       	subi	r24, 0xFF	; 255
     440:	80 93 4a 03 	sts	0x034A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     444:	88 31       	cpi	r24, 0x18	; 24
     446:	08 f4       	brcc	.+2      	; 0x44a <__vector_29+0x22e>
     448:	65 c0       	rjmp	.+202    	; 0x514 <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     44a:	10 92 4a 03 	sts	0x034A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     44e:	81 e0       	ldi	r24, 0x01	; 1
     450:	80 93 ea 03 	sts	0x03EA, r24
     454:	5f c0       	rjmp	.+190    	; 0x514 <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     456:	80 91 05 04 	lds	r24, 0x0405
     45a:	90 91 06 04 	lds	r25, 0x0406
     45e:	48 0f       	add	r20, r24
     460:	59 1f       	adc	r21, r25
     462:	56 95       	lsr	r21
     464:	47 95       	ror	r20
     466:	50 93 06 04 	sts	0x0406, r21
     46a:	40 93 05 04 	sts	0x0405, r20
     46e:	52 c0       	rjmp	.+164    	; 0x514 <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     470:	80 91 09 02 	lds	r24, 0x0209
     474:	88 23       	and	r24, r24
     476:	09 f4       	brne	.+2      	; 0x47a <__vector_29+0x25e>
     478:	4d c0       	rjmp	.+154    	; 0x514 <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     47a:	63 99       	sbic	0x0c, 3	; 12
     47c:	4b c0       	rjmp	.+150    	; 0x514 <__vector_29+0x2f8>
     47e:	64 99       	sbic	0x0c, 4	; 12
     480:	49 c0       	rjmp	.+146    	; 0x514 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     482:	28 2f       	mov	r18, r24
     484:	2f 5f       	subi	r18, 0xFF	; 255
     486:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     48a:	25 30       	cpi	r18, 0x05	; 5
     48c:	08 f4       	brcc	.+2      	; 0x490 <__vector_29+0x274>
     48e:	42 c0       	rjmp	.+132    	; 0x514 <__vector_29+0x2f8>
					right_vel_sum += value;
     490:	80 91 11 04 	lds	r24, 0x0411
     494:	90 91 12 04 	lds	r25, 0x0412
     498:	84 0f       	add	r24, r20
     49a:	95 1f       	adc	r25, r21
     49c:	90 93 12 04 	sts	0x0412, r25
     4a0:	80 93 11 04 	sts	0x0411, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     4a4:	28 30       	cpi	r18, 0x08	; 8
     4a6:	b1 f5       	brne	.+108    	; 0x514 <__vector_29+0x2f8>
						firstSampleRight = 0;
     4a8:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4ac:	81 e0       	ldi	r24, 0x01	; 1
     4ae:	80 93 08 02 	sts	0x0208, r24
     4b2:	30 c0       	rjmp	.+96     	; 0x514 <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4b4:	80 91 03 04 	lds	r24, 0x0403
     4b8:	90 91 04 04 	lds	r25, 0x0404
     4bc:	48 0f       	add	r20, r24
     4be:	59 1f       	adc	r21, r25
     4c0:	56 95       	lsr	r21
     4c2:	47 95       	ror	r20
     4c4:	50 93 04 04 	sts	0x0404, r21
     4c8:	40 93 03 04 	sts	0x0403, r20
     4cc:	23 c0       	rjmp	.+70     	; 0x514 <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     4ce:	90 91 0a 02 	lds	r25, 0x020A
     4d2:	99 23       	and	r25, r25
     4d4:	f9 f0       	breq	.+62     	; 0x514 <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     4d6:	80 91 00 01 	lds	r24, 0x0100
     4da:	83 fd       	sbrc	r24, 3
     4dc:	1b c0       	rjmp	.+54     	; 0x514 <__vector_29+0x2f8>
     4de:	80 91 00 01 	lds	r24, 0x0100
     4e2:	84 fd       	sbrc	r24, 4
     4e4:	17 c0       	rjmp	.+46     	; 0x514 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     4e6:	29 2f       	mov	r18, r25
     4e8:	2f 5f       	subi	r18, 0xFF	; 255
     4ea:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     4ee:	25 30       	cpi	r18, 0x05	; 5
     4f0:	88 f0       	brcs	.+34     	; 0x514 <__vector_29+0x2f8>
					left_vel_sum += value;
     4f2:	80 91 0f 04 	lds	r24, 0x040F
     4f6:	90 91 10 04 	lds	r25, 0x0410
     4fa:	84 0f       	add	r24, r20
     4fc:	95 1f       	adc	r25, r21
     4fe:	90 93 10 04 	sts	0x0410, r25
     502:	80 93 0f 04 	sts	0x040F, r24
					if(firstSampleLeft==8) {
     506:	28 30       	cpi	r18, 0x08	; 8
     508:	29 f4       	brne	.+10     	; 0x514 <__vector_29+0x2f8>
						firstSampleLeft = 0;
     50a:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     514:	90 91 e4 03 	lds	r25, 0x03E4
     518:	92 30       	cpi	r25, 0x02	; 2
     51a:	81 f1       	breq	.+96     	; 0x57c <__vector_29+0x360>
     51c:	93 30       	cpi	r25, 0x03	; 3
     51e:	30 f4       	brcc	.+12     	; 0x52c <__vector_29+0x310>
     520:	99 23       	and	r25, r25
     522:	51 f0       	breq	.+20     	; 0x538 <__vector_29+0x31c>
     524:	91 30       	cpi	r25, 0x01	; 1
     526:	09 f0       	breq	.+2      	; 0x52a <__vector_29+0x30e>
     528:	b0 c0       	rjmp	.+352    	; 0x68a <__vector_29+0x46e>
     52a:	1a c0       	rjmp	.+52     	; 0x560 <__vector_29+0x344>
     52c:	93 30       	cpi	r25, 0x03	; 3
     52e:	e9 f1       	breq	.+122    	; 0x5aa <__vector_29+0x38e>
     530:	94 30       	cpi	r25, 0x04	; 4
     532:	09 f0       	breq	.+2      	; 0x536 <__vector_29+0x31a>
     534:	aa c0       	rjmp	.+340    	; 0x68a <__vector_29+0x46e>
     536:	50 c0       	rjmp	.+160    	; 0x5d8 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     538:	80 91 4a 03 	lds	r24, 0x034A
     53c:	86 95       	lsr	r24
     53e:	80 93 49 03 	sts	0x0349, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     542:	80 91 e5 03 	lds	r24, 0x03E5
     546:	88 23       	and	r24, r24
     548:	11 f4       	brne	.+4      	; 0x54e <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     54a:	81 e0       	ldi	r24, 0x01	; 1
     54c:	05 c0       	rjmp	.+10     	; 0x558 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     54e:	81 30       	cpi	r24, 0x01	; 1
     550:	11 f4       	brne	.+4      	; 0x556 <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     552:	82 e0       	ldi	r24, 0x02	; 2
     554:	01 c0       	rjmp	.+2      	; 0x558 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     556:	85 e0       	ldi	r24, 0x05	; 5
     558:	80 93 e3 03 	sts	0x03E3, r24
			}
			adcSamplingState = 1;
     55c:	81 e0       	ldi	r24, 0x01	; 1
     55e:	0b c0       	rjmp	.+22     	; 0x576 <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     560:	80 91 4b 03 	lds	r24, 0x034B
     564:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     568:	80 91 4e 03 	lds	r24, 0x034E
     56c:	80 93 e6 03 	sts	0x03E6, r24
			adcSaveDataTo = SAVE_TO_PROX;
     570:	10 92 e3 03 	sts	0x03E3, r1
			adcSamplingState = 2;
     574:	82 e0       	ldi	r24, 0x02	; 2
     576:	80 93 e4 03 	sts	0x03E4, r24
     57a:	87 c0       	rjmp	.+270    	; 0x68a <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     57c:	80 91 4c 03 	lds	r24, 0x034C
     580:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     584:	80 91 4d 03 	lds	r24, 0x034D
     588:	80 93 e5 03 	sts	0x03E5, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     58c:	80 91 e6 03 	lds	r24, 0x03E6
     590:	88 23       	and	r24, r24
     592:	11 f4       	brne	.+4      	; 0x598 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     594:	83 e0       	ldi	r24, 0x03	; 3
     596:	05 c0       	rjmp	.+10     	; 0x5a2 <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     598:	81 30       	cpi	r24, 0x01	; 1
     59a:	11 f4       	brne	.+4      	; 0x5a0 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     59c:	84 e0       	ldi	r24, 0x04	; 4
     59e:	01 c0       	rjmp	.+2      	; 0x5a2 <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5a0:	85 e0       	ldi	r24, 0x05	; 5
     5a2:	80 93 e3 03 	sts	0x03E3, r24
			}
			adcSamplingState = 3;
     5a6:	83 e0       	ldi	r24, 0x03	; 3
     5a8:	e6 cf       	rjmp	.-52     	; 0x576 <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5aa:	80 91 4b 03 	lds	r24, 0x034B
     5ae:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     5b2:	80 91 4e 03 	lds	r24, 0x034E
     5b6:	80 93 e6 03 	sts	0x03E6, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     5ba:	80 91 e5 03 	lds	r24, 0x03E5
     5be:	88 23       	and	r24, r24
     5c0:	11 f4       	brne	.+4      	; 0x5c6 <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	05 c0       	rjmp	.+10     	; 0x5d0 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5c6:	81 30       	cpi	r24, 0x01	; 1
     5c8:	11 f4       	brne	.+4      	; 0x5ce <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5ca:	82 e0       	ldi	r24, 0x02	; 2
     5cc:	01 c0       	rjmp	.+2      	; 0x5d0 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5ce:	85 e0       	ldi	r24, 0x05	; 5
     5d0:	80 93 e3 03 	sts	0x03E3, r24
			}
			adcSamplingState = 4;
     5d4:	84 e0       	ldi	r24, 0x04	; 4
     5d6:	cf cf       	rjmp	.-98     	; 0x576 <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     5d8:	80 91 4c 03 	lds	r24, 0x034C
     5dc:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     5e0:	80 91 4d 03 	lds	r24, 0x034D
     5e4:	80 93 e5 03 	sts	0x03E5, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5e8:	80 91 e6 03 	lds	r24, 0x03E6
     5ec:	88 23       	and	r24, r24
     5ee:	11 f4       	brne	.+4      	; 0x5f4 <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5f0:	83 e0       	ldi	r24, 0x03	; 3
     5f2:	06 c0       	rjmp	.+12     	; 0x600 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5f4:	81 30       	cpi	r24, 0x01	; 1
     5f6:	19 f4       	brne	.+6      	; 0x5fe <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5f8:	90 93 e3 03 	sts	0x03E3, r25
     5fc:	03 c0       	rjmp	.+6      	; 0x604 <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5fe:	85 e0       	ldi	r24, 0x05	; 5
     600:	80 93 e3 03 	sts	0x03E3, r24
			}
			adcSamplingState = 0;
     604:	10 92 e4 03 	sts	0x03E4, r1

			if(currentProx==14 && measBattery==1) {
     608:	20 91 4a 03 	lds	r18, 0x034A
     60c:	2e 30       	cpi	r18, 0x0E	; 14
     60e:	41 f4       	brne	.+16     	; 0x620 <__vector_29+0x404>
     610:	80 91 e9 03 	lds	r24, 0x03E9
     614:	81 30       	cpi	r24, 0x01	; 1
     616:	21 f4       	brne	.+8      	; 0x620 <__vector_29+0x404>
				measBattery=2;
     618:	82 e0       	ldi	r24, 0x02	; 2
     61a:	80 93 e9 03 	sts	0x03E9, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     61e:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     620:	42 2f       	mov	r20, r18
     622:	50 e0       	ldi	r21, 0x00	; 0
     624:	20 ff       	sbrs	r18, 0
     626:	31 c0       	rjmp	.+98     	; 0x68a <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     628:	20 31       	cpi	r18, 0x10	; 16
     62a:	50 f4       	brcc	.+20     	; 0x640 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     62c:	26 95       	lsr	r18
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	02 c0       	rjmp	.+4      	; 0x638 <__vector_29+0x41c>
     634:	88 0f       	add	r24, r24
     636:	99 1f       	adc	r25, r25
     638:	2a 95       	dec	r18
     63a:	e2 f7       	brpl	.-8      	; 0x634 <__vector_29+0x418>
     63c:	82 b9       	out	0x02, r24	; 2
     63e:	25 c0       	rjmp	.+74     	; 0x68a <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     640:	80 91 61 05 	lds	r24, 0x0561
     644:	88 23       	and	r24, r24
     646:	61 f4       	brne	.+24     	; 0x660 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     648:	40 51       	subi	r20, 0x10	; 16
     64a:	50 40       	sbci	r21, 0x00	; 0
     64c:	55 95       	asr	r21
     64e:	47 95       	ror	r20
     650:	81 e0       	ldi	r24, 0x01	; 1
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	02 c0       	rjmp	.+4      	; 0x65a <__vector_29+0x43e>
     656:	88 0f       	add	r24, r24
     658:	99 1f       	adc	r25, r25
     65a:	4a 95       	dec	r20
     65c:	e2 f7       	brpl	.-8      	; 0x656 <__vector_29+0x43a>
     65e:	13 c0       	rjmp	.+38     	; 0x686 <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     660:	81 30       	cpi	r24, 0x01	; 1
     662:	11 f0       	breq	.+4      	; 0x668 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	89 f4       	brne	.+34     	; 0x68a <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     668:	20 91 05 01 	lds	r18, 0x0105
     66c:	40 51       	subi	r20, 0x10	; 16
     66e:	50 40       	sbci	r21, 0x00	; 0
     670:	55 95       	asr	r21
     672:	47 95       	ror	r20
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	02 c0       	rjmp	.+4      	; 0x67e <__vector_29+0x462>
     67a:	88 0f       	add	r24, r24
     67c:	99 1f       	adc	r25, r25
     67e:	4a 95       	dec	r20
     680:	e2 f7       	brpl	.-8      	; 0x67a <__vector_29+0x45e>
     682:	80 95       	com	r24
     684:	82 23       	and	r24, r18
     686:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     68a:	80 91 49 03 	lds	r24, 0x0349
     68e:	88 30       	cpi	r24, 0x08	; 8
     690:	48 f4       	brcc	.+18     	; 0x6a4 <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     692:	80 91 7b 00 	lds	r24, 0x007B
     696:	87 7f       	andi	r24, 0xF7	; 247
     698:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     69c:	80 91 49 03 	lds	r24, 0x0349
     6a0:	80 5c       	subi	r24, 0xC0	; 192
     6a2:	08 c0       	rjmp	.+16     	; 0x6b4 <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     6a4:	80 91 7b 00 	lds	r24, 0x007B
     6a8:	88 60       	ori	r24, 0x08	; 8
     6aa:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6ae:	80 91 49 03 	lds	r24, 0x0349
     6b2:	88 5c       	subi	r24, 0xC8	; 200
     6b4:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     6b8:	80 91 e4 03 	lds	r24, 0x03E4
     6bc:	82 30       	cpi	r24, 0x02	; 2
     6be:	81 f4       	brne	.+32     	; 0x6e0 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     6c0:	80 91 61 05 	lds	r24, 0x0561
     6c4:	88 23       	and	r24, r24
     6c6:	21 f4       	brne	.+8      	; 0x6d0 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     6c8:	80 91 05 01 	lds	r24, 0x0105
     6cc:	80 7f       	andi	r24, 0xF0	; 240
     6ce:	05 c0       	rjmp	.+10     	; 0x6da <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     6d0:	81 30       	cpi	r24, 0x01	; 1
     6d2:	11 f0       	breq	.+4      	; 0x6d8 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	21 f4       	brne	.+8      	; 0x6e0 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     6de:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     6e0:	ff 91       	pop	r31
     6e2:	ef 91       	pop	r30
     6e4:	bf 91       	pop	r27
     6e6:	af 91       	pop	r26
     6e8:	9f 91       	pop	r25
     6ea:	8f 91       	pop	r24
     6ec:	7f 91       	pop	r23
     6ee:	6f 91       	pop	r22
     6f0:	5f 91       	pop	r21
     6f2:	4f 91       	pop	r20
     6f4:	3f 91       	pop	r19
     6f6:	2f 91       	pop	r18
     6f8:	1f 91       	pop	r17
     6fa:	0f 90       	pop	r0
     6fc:	0b be       	out	0x3b, r0	; 59
     6fe:	0f 90       	pop	r0
     700:	0f be       	out	0x3f, r0	; 63
     702:	0f 90       	pop	r0
     704:	1f 90       	pop	r1
     706:	18 95       	reti

00000708 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     708:	80 91 93 03 	lds	r24, 0x0393
     70c:	90 91 94 03 	lds	r25, 0x0394
     710:	84 5a       	subi	r24, 0xA4	; 164
     712:	91 40       	sbci	r25, 0x01	; 1
     714:	b4 f0       	brlt	.+44     	; 0x742 <cliffDetected+0x3a>
     716:	80 91 95 03 	lds	r24, 0x0395
     71a:	90 91 96 03 	lds	r25, 0x0396
     71e:	84 5a       	subi	r24, 0xA4	; 164
     720:	91 40       	sbci	r25, 0x01	; 1
     722:	7c f0       	brlt	.+30     	; 0x742 <cliffDetected+0x3a>
     724:	80 91 97 03 	lds	r24, 0x0397
     728:	90 91 98 03 	lds	r25, 0x0398
     72c:	84 5a       	subi	r24, 0xA4	; 164
     72e:	91 40       	sbci	r25, 0x01	; 1
     730:	44 f0       	brlt	.+16     	; 0x742 <cliffDetected+0x3a>
     732:	20 e0       	ldi	r18, 0x00	; 0
     734:	80 91 99 03 	lds	r24, 0x0399
     738:	90 91 9a 03 	lds	r25, 0x039A
     73c:	84 5a       	subi	r24, 0xA4	; 164
     73e:	91 40       	sbci	r25, 0x01	; 1
     740:	0c f4       	brge	.+2      	; 0x744 <cliffDetected+0x3c>
     742:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     744:	82 2f       	mov	r24, r18
     746:	08 95       	ret

00000748 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	80 93 62 05 	sts	0x0562, r24
}
     74e:	08 95       	ret

00000750 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     750:	10 92 62 05 	sts	0x0562, r1
}
     754:	08 95       	ret

00000756 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	80 93 63 05 	sts	0x0563, r24
}
     75c:	08 95       	ret

0000075e <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     75e:	10 92 63 05 	sts	0x0563, r1
}
     762:	08 95       	ret

00000764 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     764:	2f 92       	push	r2
     766:	3f 92       	push	r3
     768:	4f 92       	push	r4
     76a:	5f 92       	push	r5
     76c:	6f 92       	push	r6
     76e:	7f 92       	push	r7
     770:	8f 92       	push	r8
     772:	9f 92       	push	r9
     774:	af 92       	push	r10
     776:	bf 92       	push	r11
     778:	cf 92       	push	r12
     77a:	df 92       	push	r13
     77c:	ef 92       	push	r14
     77e:	ff 92       	push	r15
     780:	0f 93       	push	r16
     782:	1f 93       	push	r17
     784:	df 93       	push	r29
     786:	cf 93       	push	r28
     788:	cd b7       	in	r28, 0x3d	; 61
     78a:	de b7       	in	r29, 0x3e	; 62
     78c:	2a 97       	sbiw	r28, 0x0a	; 10
     78e:	0f b6       	in	r0, 0x3f	; 63
     790:	f8 94       	cli
     792:	de bf       	out	0x3e, r29	; 62
     794:	0f be       	out	0x3f, r0	; 63
     796:	cd bf       	out	0x3d, r28	; 61
     798:	98 87       	std	Y+8, r25	; 0x08
     79a:	8f 83       	std	Y+7, r24	; 0x07
     79c:	7a 87       	std	Y+10, r23	; 0x0a
     79e:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     7a0:	dc 01       	movw	r26, r24
     7a2:	0d 90       	ld	r0, X+
     7a4:	bc 91       	ld	r27, X
     7a6:	a0 2d       	mov	r26, r0
     7a8:	bc 83       	std	Y+4, r27	; 0x04
     7aa:	ab 83       	std	Y+3, r26	; 0x03
     7ac:	fb 01       	movw	r30, r22
     7ae:	01 90       	ld	r0, Z+
     7b0:	f0 81       	ld	r31, Z
     7b2:	e0 2d       	mov	r30, r0
     7b4:	fa 83       	std	Y+2, r31	; 0x02
     7b6:	e9 83       	std	Y+1, r30	; 0x01
     7b8:	eb ee       	ldi	r30, 0xEB	; 235
     7ba:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     7bc:	80 81       	ld	r24, Z
     7be:	91 81       	ldd	r25, Z+1	; 0x01
     7c0:	05 97       	sbiw	r24, 0x05	; 5
     7c2:	14 f4       	brge	.+4      	; 0x7c8 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     7c4:	11 82       	std	Z+1, r1	; 0x01
     7c6:	10 82       	st	Z, r1
     7c8:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     7ca:	23 e0       	ldi	r18, 0x03	; 3
     7cc:	eb 3f       	cpi	r30, 0xFB	; 251
     7ce:	f2 07       	cpc	r31, r18
     7d0:	a9 f7       	brne	.-22     	; 0x7bc <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     7d2:	a0 90 eb 03 	lds	r10, 0x03EB
     7d6:	b0 90 ec 03 	lds	r11, 0x03EC
     7da:	b0 94       	com	r11
     7dc:	a1 94       	neg	r10
     7de:	b1 08       	sbc	r11, r1
     7e0:	b3 94       	inc	r11
     7e2:	52 ef       	ldi	r21, 0xF2	; 242
     7e4:	65 2e       	mov	r6, r21
     7e6:	5f ef       	ldi	r21, 0xFF	; 255
     7e8:	75 2e       	mov	r7, r21
     7ea:	6e 0e       	add	r6, r30
     7ec:	7f 1e       	adc	r7, r31
     7ee:	d3 01       	movw	r26, r6
     7f0:	8d 90       	ld	r8, X+
     7f2:	9c 90       	ld	r9, X
     7f4:	95 94       	asr	r9
     7f6:	87 94       	ror	r8
     7f8:	a1 ef       	ldi	r26, 0xF1	; 241
     7fa:	b3 e0       	ldi	r27, 0x03	; 3
     7fc:	cd 90       	ld	r12, X+
     7fe:	dc 90       	ld	r13, X
     800:	d5 94       	asr	r13
     802:	c7 94       	ror	r12
     804:	20 91 f3 03 	lds	r18, 0x03F3
     808:	30 91 f4 03 	lds	r19, 0x03F4
     80c:	3e 83       	std	Y+6, r19	; 0x06
     80e:	2d 83       	std	Y+5, r18	; 0x05
     810:	2a ef       	ldi	r18, 0xFA	; 250
     812:	22 2e       	mov	r2, r18
     814:	2f ef       	ldi	r18, 0xFF	; 255
     816:	32 2e       	mov	r3, r18
     818:	2e 0e       	add	r2, r30
     81a:	3f 1e       	adc	r3, r31
     81c:	d1 01       	movw	r26, r2
     81e:	ed 90       	ld	r14, X+
     820:	fc 90       	ld	r15, X
     822:	f5 94       	asr	r15
     824:	e7 94       	ror	r14
     826:	12 91       	ld	r17, -Z
     828:	02 91       	ld	r16, -Z
     82a:	2f 01       	movw	r4, r30
     82c:	15 95       	asr	r17
     82e:	07 95       	ror	r16
     830:	0e 94 2e 22 	call	0x445c	; 0x445c <rand>
     834:	2d 81       	ldd	r18, Y+5	; 0x05
     836:	3e 81       	ldd	r19, Y+6	; 0x06
     838:	2e 51       	subi	r18, 0x1E	; 30
     83a:	30 40       	sbci	r19, 0x00	; 0
     83c:	2a 0d       	add	r18, r10
     83e:	3b 1d       	adc	r19, r11
     840:	2c 0d       	add	r18, r12
     842:	3d 1d       	adc	r19, r13
     844:	2e 0d       	add	r18, r14
     846:	3f 1d       	adc	r19, r15
     848:	20 1b       	sub	r18, r16
     84a:	31 0b       	sbc	r19, r17
     84c:	28 19       	sub	r18, r8
     84e:	39 09       	sbc	r19, r9
     850:	6c e3       	ldi	r22, 0x3C	; 60
     852:	70 e0       	ldi	r23, 0x00	; 0
     854:	0e 94 89 21 	call	0x4312	; 0x4312 <__divmodhi4>
     858:	28 0f       	add	r18, r24
     85a:	39 1f       	adc	r19, r25
     85c:	3e 83       	std	Y+6, r19	; 0x06
     85e:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     860:	d3 01       	movw	r26, r6
     862:	6d 90       	ld	r6, X+
     864:	7c 90       	ld	r7, X
     866:	75 94       	asr	r7
     868:	67 94       	ror	r6
     86a:	c0 90 ef 03 	lds	r12, 0x03EF
     86e:	d0 90 f0 03 	lds	r13, 0x03F0
     872:	d5 94       	asr	r13
     874:	c7 94       	ror	r12
     876:	d5 94       	asr	r13
     878:	c7 94       	ror	r12
     87a:	e1 ef       	ldi	r30, 0xF1	; 241
     87c:	f3 e0       	ldi	r31, 0x03	; 3
     87e:	a0 80       	ld	r10, Z
     880:	b1 80       	ldd	r11, Z+1	; 0x01
     882:	b5 94       	asr	r11
     884:	a7 94       	ror	r10
     886:	d1 01       	movw	r26, r2
     888:	8d 90       	ld	r8, X+
     88a:	9c 90       	ld	r9, X
     88c:	95 94       	asr	r9
     88e:	87 94       	ror	r8
     890:	00 91 f7 03 	lds	r16, 0x03F7
     894:	10 91 f8 03 	lds	r17, 0x03F8
     898:	15 95       	asr	r17
     89a:	07 95       	ror	r16
     89c:	15 95       	asr	r17
     89e:	07 95       	ror	r16
     8a0:	f2 01       	movw	r30, r4
     8a2:	e0 80       	ld	r14, Z
     8a4:	f1 80       	ldd	r15, Z+1	; 0x01
     8a6:	f5 94       	asr	r15
     8a8:	e7 94       	ror	r14
     8aa:	0e 94 2e 22 	call	0x445c	; 0x445c <rand>
     8ae:	c6 0c       	add	r12, r6
     8b0:	d7 1c       	adc	r13, r7
     8b2:	22 ee       	ldi	r18, 0xE2	; 226
     8b4:	3f ef       	ldi	r19, 0xFF	; 255
     8b6:	c2 0e       	add	r12, r18
     8b8:	d3 1e       	adc	r13, r19
     8ba:	ca 0c       	add	r12, r10
     8bc:	db 1c       	adc	r13, r11
     8be:	c0 1a       	sub	r12, r16
     8c0:	d1 0a       	sbc	r13, r17
     8c2:	c8 18       	sub	r12, r8
     8c4:	d9 08       	sbc	r13, r9
     8c6:	ce 18       	sub	r12, r14
     8c8:	df 08       	sbc	r13, r15
     8ca:	6c e3       	ldi	r22, 0x3C	; 60
     8cc:	70 e0       	ldi	r23, 0x00	; 0
     8ce:	0e 94 89 21 	call	0x4312	; 0x4312 <__divmodhi4>
     8d2:	c8 0e       	add	r12, r24
     8d4:	d9 1e       	adc	r13, r25
     8d6:	8d 81       	ldd	r24, Y+5	; 0x05
     8d8:	9e 81       	ldd	r25, Y+6	; 0x06
     8da:	9c 01       	movw	r18, r24
     8dc:	44 27       	eor	r20, r20
     8de:	37 fd       	sbrc	r19, 7
     8e0:	40 95       	com	r20
     8e2:	54 2f       	mov	r21, r20
     8e4:	b6 01       	movw	r22, r12
     8e6:	88 27       	eor	r24, r24
     8e8:	77 fd       	sbrc	r23, 7
     8ea:	80 95       	com	r24
     8ec:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     8ee:	ab 81       	ldd	r26, Y+3	; 0x03
     8f0:	bc 81       	ldd	r27, Y+4	; 0x04
     8f2:	b7 fd       	sbrc	r27, 7
     8f4:	1b c0       	rjmp	.+54     	; 0x92c <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     8f6:	7d 01       	movw	r14, r26
     8f8:	00 27       	eor	r16, r16
     8fa:	f7 fc       	sbrc	r15, 7
     8fc:	00 95       	com	r16
     8fe:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     900:	26 1b       	sub	r18, r22
     902:	37 0b       	sbc	r19, r23
     904:	48 0b       	sbc	r20, r24
     906:	59 0b       	sbc	r21, r25
     908:	ca 01       	movw	r24, r20
     90a:	b9 01       	movw	r22, r18
     90c:	a8 01       	movw	r20, r16
     90e:	97 01       	movw	r18, r14
     910:	0e 94 56 21 	call	0x42ac	; 0x42ac <__mulsi3>
     914:	57 e0       	ldi	r21, 0x07	; 7
     916:	95 95       	asr	r25
     918:	87 95       	ror	r24
     91a:	77 95       	ror	r23
     91c:	67 95       	ror	r22
     91e:	5a 95       	dec	r21
     920:	d1 f7       	brne	.-12     	; 0x916 <obstacleAvoidance+0x1b2>
     922:	e6 0e       	add	r14, r22
     924:	f7 1e       	adc	r15, r23
     926:	08 1f       	adc	r16, r24
     928:	19 1f       	adc	r17, r25
     92a:	1a c0       	rjmp	.+52     	; 0x960 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     92c:	a9 81       	ldd	r26, Y+1	; 0x01
     92e:	ba 81       	ldd	r27, Y+2	; 0x02
     930:	7d 01       	movw	r14, r26
     932:	00 27       	eor	r16, r16
     934:	f7 fc       	sbrc	r15, 7
     936:	00 95       	com	r16
     938:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     93a:	62 0f       	add	r22, r18
     93c:	73 1f       	adc	r23, r19
     93e:	84 1f       	adc	r24, r20
     940:	95 1f       	adc	r25, r21
     942:	a8 01       	movw	r20, r16
     944:	97 01       	movw	r18, r14
     946:	0e 94 56 21 	call	0x42ac	; 0x42ac <__mulsi3>
     94a:	47 e0       	ldi	r20, 0x07	; 7
     94c:	95 95       	asr	r25
     94e:	87 95       	ror	r24
     950:	77 95       	ror	r23
     952:	67 95       	ror	r22
     954:	4a 95       	dec	r20
     956:	d1 f7       	brne	.-12     	; 0x94c <obstacleAvoidance+0x1e8>
     958:	e6 1a       	sub	r14, r22
     95a:	f7 0a       	sbc	r15, r23
     95c:	08 0b       	sbc	r16, r24
     95e:	19 0b       	sbc	r17, r25
     960:	ef 81       	ldd	r30, Y+7	; 0x07
     962:	f8 85       	ldd	r31, Y+8	; 0x08
     964:	f1 82       	std	Z+1, r15	; 0x01
     966:	e0 82       	st	Z, r14
     968:	8d 81       	ldd	r24, Y+5	; 0x05
     96a:	9e 81       	ldd	r25, Y+6	; 0x06
     96c:	9c 01       	movw	r18, r24
     96e:	44 27       	eor	r20, r20
     970:	37 fd       	sbrc	r19, 7
     972:	40 95       	com	r20
     974:	54 2f       	mov	r21, r20
     976:	b6 01       	movw	r22, r12
     978:	88 27       	eor	r24, r24
     97a:	77 fd       	sbrc	r23, 7
     97c:	80 95       	com	r24
     97e:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     980:	a9 81       	ldd	r26, Y+1	; 0x01
     982:	ba 81       	ldd	r27, Y+2	; 0x02
     984:	b7 fd       	sbrc	r27, 7
     986:	19 c0       	rjmp	.+50     	; 0x9ba <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     988:	7d 01       	movw	r14, r26
     98a:	00 27       	eor	r16, r16
     98c:	f7 fc       	sbrc	r15, 7
     98e:	00 95       	com	r16
     990:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     992:	62 0f       	add	r22, r18
     994:	73 1f       	adc	r23, r19
     996:	84 1f       	adc	r24, r20
     998:	95 1f       	adc	r25, r21
     99a:	a8 01       	movw	r20, r16
     99c:	97 01       	movw	r18, r14
     99e:	0e 94 56 21 	call	0x42ac	; 0x42ac <__mulsi3>
     9a2:	37 e0       	ldi	r19, 0x07	; 7
     9a4:	95 95       	asr	r25
     9a6:	87 95       	ror	r24
     9a8:	77 95       	ror	r23
     9aa:	67 95       	ror	r22
     9ac:	3a 95       	dec	r19
     9ae:	d1 f7       	brne	.-12     	; 0x9a4 <obstacleAvoidance+0x240>
     9b0:	e6 0e       	add	r14, r22
     9b2:	f7 1e       	adc	r15, r23
     9b4:	08 1f       	adc	r16, r24
     9b6:	19 1f       	adc	r17, r25
     9b8:	1c c0       	rjmp	.+56     	; 0x9f2 <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9ba:	ab 81       	ldd	r26, Y+3	; 0x03
     9bc:	bc 81       	ldd	r27, Y+4	; 0x04
     9be:	7d 01       	movw	r14, r26
     9c0:	00 27       	eor	r16, r16
     9c2:	f7 fc       	sbrc	r15, 7
     9c4:	00 95       	com	r16
     9c6:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9c8:	26 1b       	sub	r18, r22
     9ca:	37 0b       	sbc	r19, r23
     9cc:	48 0b       	sbc	r20, r24
     9ce:	59 0b       	sbc	r21, r25
     9d0:	ca 01       	movw	r24, r20
     9d2:	b9 01       	movw	r22, r18
     9d4:	a8 01       	movw	r20, r16
     9d6:	97 01       	movw	r18, r14
     9d8:	0e 94 56 21 	call	0x42ac	; 0x42ac <__mulsi3>
     9dc:	27 e0       	ldi	r18, 0x07	; 7
     9de:	95 95       	asr	r25
     9e0:	87 95       	ror	r24
     9e2:	77 95       	ror	r23
     9e4:	67 95       	ror	r22
     9e6:	2a 95       	dec	r18
     9e8:	d1 f7       	brne	.-12     	; 0x9de <obstacleAvoidance+0x27a>
     9ea:	e6 1a       	sub	r14, r22
     9ec:	f7 0a       	sbc	r15, r23
     9ee:	08 0b       	sbc	r16, r24
     9f0:	19 0b       	sbc	r17, r25
     9f2:	e9 85       	ldd	r30, Y+9	; 0x09
     9f4:	fa 85       	ldd	r31, Y+10	; 0x0a
     9f6:	f1 82       	std	Z+1, r15	; 0x01
     9f8:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     9fa:	a9 85       	ldd	r26, Y+9	; 0x09
     9fc:	ba 85       	ldd	r27, Y+10	; 0x0a
     9fe:	8d 91       	ld	r24, X+
     a00:	9c 91       	ld	r25, X
     a02:	81 50       	subi	r24, 0x01	; 1
     a04:	92 40       	sbci	r25, 0x02	; 2
     a06:	34 f0       	brlt	.+12     	; 0xa14 <obstacleAvoidance+0x2b0>
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	92 e0       	ldi	r25, 0x02	; 2
     a0c:	e9 85       	ldd	r30, Y+9	; 0x09
     a0e:	fa 85       	ldd	r31, Y+10	; 0x0a
     a10:	91 83       	std	Z+1, r25	; 0x01
     a12:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a14:	af 81       	ldd	r26, Y+7	; 0x07
     a16:	b8 85       	ldd	r27, Y+8	; 0x08
     a18:	8d 91       	ld	r24, X+
     a1a:	9c 91       	ld	r25, X
     a1c:	81 50       	subi	r24, 0x01	; 1
     a1e:	92 40       	sbci	r25, 0x02	; 2
     a20:	34 f0       	brlt	.+12     	; 0xa2e <obstacleAvoidance+0x2ca>
     a22:	80 e0       	ldi	r24, 0x00	; 0
     a24:	92 e0       	ldi	r25, 0x02	; 2
     a26:	ef 81       	ldd	r30, Y+7	; 0x07
     a28:	f8 85       	ldd	r31, Y+8	; 0x08
     a2a:	91 83       	std	Z+1, r25	; 0x01
     a2c:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a2e:	a9 85       	ldd	r26, Y+9	; 0x09
     a30:	ba 85       	ldd	r27, Y+10	; 0x0a
     a32:	8d 91       	ld	r24, X+
     a34:	9c 91       	ld	r25, X
     a36:	80 50       	subi	r24, 0x00	; 0
     a38:	9e 4f       	sbci	r25, 0xFE	; 254
     a3a:	34 f4       	brge	.+12     	; 0xa48 <obstacleAvoidance+0x2e4>
     a3c:	80 e0       	ldi	r24, 0x00	; 0
     a3e:	9e ef       	ldi	r25, 0xFE	; 254
     a40:	e9 85       	ldd	r30, Y+9	; 0x09
     a42:	fa 85       	ldd	r31, Y+10	; 0x0a
     a44:	91 83       	std	Z+1, r25	; 0x01
     a46:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a48:	af 81       	ldd	r26, Y+7	; 0x07
     a4a:	b8 85       	ldd	r27, Y+8	; 0x08
     a4c:	8d 91       	ld	r24, X+
     a4e:	9c 91       	ld	r25, X
     a50:	80 50       	subi	r24, 0x00	; 0
     a52:	9e 4f       	sbci	r25, 0xFE	; 254
     a54:	34 f4       	brge	.+12     	; 0xa62 <obstacleAvoidance+0x2fe>
     a56:	80 e0       	ldi	r24, 0x00	; 0
     a58:	9e ef       	ldi	r25, 0xFE	; 254
     a5a:	ef 81       	ldd	r30, Y+7	; 0x07
     a5c:	f8 85       	ldd	r31, Y+8	; 0x08
     a5e:	91 83       	std	Z+1, r25	; 0x01
     a60:	80 83       	st	Z, r24

}
     a62:	2a 96       	adiw	r28, 0x0a	; 10
     a64:	0f b6       	in	r0, 0x3f	; 63
     a66:	f8 94       	cli
     a68:	de bf       	out	0x3e, r29	; 62
     a6a:	0f be       	out	0x3f, r0	; 63
     a6c:	cd bf       	out	0x3d, r28	; 61
     a6e:	cf 91       	pop	r28
     a70:	df 91       	pop	r29
     a72:	1f 91       	pop	r17
     a74:	0f 91       	pop	r16
     a76:	ff 90       	pop	r15
     a78:	ef 90       	pop	r14
     a7a:	df 90       	pop	r13
     a7c:	cf 90       	pop	r12
     a7e:	bf 90       	pop	r11
     a80:	af 90       	pop	r10
     a82:	9f 90       	pop	r9
     a84:	8f 90       	pop	r8
     a86:	7f 90       	pop	r7
     a88:	6f 90       	pop	r6
     a8a:	5f 90       	pop	r5
     a8c:	4f 90       	pop	r4
     a8e:	3f 90       	pop	r3
     a90:	2f 90       	pop	r2
     a92:	08 95       	ret

00000a94 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     a94:	80 91 94 00 	lds	r24, 0x0094
     a98:	90 91 95 00 	lds	r25, 0x0095
     a9c:	0e 94 33 22 	call	0x4466	; 0x4466 <srand>

}
     aa0:	08 95       	ret

00000aa2 <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29

	PCICR = 0;
     aa6:	e8 e6       	ldi	r30, 0x68	; 104
     aa8:	f0 e0       	ldi	r31, 0x00	; 0
     aaa:	10 82       	st	Z, r1
	PCMSK1 = 0;
     aac:	ac e6       	ldi	r26, 0x6C	; 108
     aae:	b0 e0       	ldi	r27, 0x00	; 0
     ab0:	1c 92       	st	X, r1
	TCCR2A = 0;
     ab2:	20 eb       	ldi	r18, 0xB0	; 176
     ab4:	30 e0       	ldi	r19, 0x00	; 0
     ab6:	e9 01       	movw	r28, r18
     ab8:	18 82       	st	Y, r1
	TCCR2B = 0;
     aba:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     abe:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     ac2:	80 81       	ld	r24, Z
     ac4:	82 60       	ori	r24, 0x02	; 2
     ac6:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     ac8:	8c 91       	ld	r24, X
     aca:	80 68       	ori	r24, 0x80	; 128
     acc:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     ace:	88 81       	ld	r24, Y
     ad0:	82 60       	ori	r24, 0x02	; 2
     ad2:	88 83       	st	Y, r24

}
     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
     ad8:	08 95       	ret

00000ada <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     ada:	1f 92       	push	r1
     adc:	0f 92       	push	r0
     ade:	0f b6       	in	r0, 0x3f	; 63
     ae0:	0f 92       	push	r0
     ae2:	11 24       	eor	r1, r1
     ae4:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     ae6:	80 91 11 02 	lds	r24, 0x0211
     aea:	88 23       	and	r24, r24
     aec:	21 f1       	breq	.+72     	; 0xb36 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     aee:	80 91 03 01 	lds	r24, 0x0103
     af2:	86 fd       	sbrc	r24, 6
     af4:	20 c0       	rjmp	.+64     	; 0xb36 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     af6:	80 91 68 00 	lds	r24, 0x0068
     afa:	8d 7f       	andi	r24, 0xFD	; 253
     afc:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b00:	80 91 6c 00 	lds	r24, 0x006C
     b04:	8f 77       	andi	r24, 0x7F	; 127
     b06:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b0a:	81 e0       	ldi	r24, 0x01	; 1
     b0c:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b10:	8d e0       	ldi	r24, 0x0D	; 13
     b12:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b16:	80 91 b1 00 	lds	r24, 0x00B1
     b1a:	86 60       	ori	r24, 0x06	; 6
     b1c:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b20:	80 91 70 00 	lds	r24, 0x0070
     b24:	82 60       	ori	r24, 0x02	; 2
     b26:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b2a:	10 92 46 03 	sts	0x0346, r1
     b2e:	10 92 47 03 	sts	0x0347, r1
     b32:	10 92 48 03 	sts	0x0348, r1

		}

	}
	
}
     b36:	8f 91       	pop	r24
     b38:	0f 90       	pop	r0
     b3a:	0f be       	out	0x3f, r0	; 63
     b3c:	0f 90       	pop	r0
     b3e:	1f 90       	pop	r1
     b40:	18 95       	reti

00000b42 <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b42:	1f 92       	push	r1
     b44:	0f 92       	push	r0
     b46:	0f b6       	in	r0, 0x3f	; 63
     b48:	0f 92       	push	r0
     b4a:	11 24       	eor	r1, r1
     b4c:	2f 93       	push	r18
     b4e:	3f 93       	push	r19
     b50:	4f 93       	push	r20
     b52:	5f 93       	push	r21
     b54:	8f 93       	push	r24
     b56:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     b58:	80 91 b1 00 	lds	r24, 0x00B1
     b5c:	88 7f       	andi	r24, 0xF8	; 248
     b5e:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     b62:	80 91 12 02 	lds	r24, 0x0212
     b66:	88 23       	and	r24, r24
     b68:	c9 f0       	breq	.+50     	; 0xb9c <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     b6a:	80 91 03 01 	lds	r24, 0x0103
     b6e:	86 ff       	sbrs	r24, 6
     b70:	11 c0       	rjmp	.+34     	; 0xb94 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     b72:	80 91 68 00 	lds	r24, 0x0068
     b76:	82 60       	ori	r24, 0x02	; 2
     b78:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     b7c:	80 91 6c 00 	lds	r24, 0x006C
     b80:	80 68       	ori	r24, 0x80	; 128
     b82:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     b86:	8f ef       	ldi	r24, 0xFF	; 255
     b88:	9f ef       	ldi	r25, 0xFF	; 255
     b8a:	90 93 02 02 	sts	0x0202, r25
     b8e:	80 93 01 02 	sts	0x0201, r24
     b92:	c8 c0       	rjmp	.+400    	; 0xd24 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     b94:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     b98:	83 e3       	ldi	r24, 0x33	; 51
     b9a:	3f c0       	rjmp	.+126    	; 0xc1a <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     b9c:	40 91 01 02 	lds	r20, 0x0201
     ba0:	50 91 02 02 	lds	r21, 0x0202
     ba4:	2f ef       	ldi	r18, 0xFF	; 255
     ba6:	4f 3f       	cpi	r20, 0xFF	; 255
     ba8:	52 07       	cpc	r21, r18
     baa:	39 f5       	brne	.+78     	; 0xbfa <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     bac:	80 91 03 01 	lds	r24, 0x0103
     bb0:	86 ff       	sbrs	r24, 6
     bb2:	0b c0       	rjmp	.+22     	; 0xbca <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bb4:	80 91 68 00 	lds	r24, 0x0068
     bb8:	82 60       	ori	r24, 0x02	; 2
     bba:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bbe:	80 91 6c 00 	lds	r24, 0x006C
     bc2:	80 68       	ori	r24, 0x80	; 128
     bc4:	80 93 6c 00 	sts	0x006C, r24
     bc8:	ad c0       	rjmp	.+346    	; 0xd24 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     bca:	8c e1       	ldi	r24, 0x1C	; 28
     bcc:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     bd0:	80 91 b1 00 	lds	r24, 0x00B1
     bd4:	86 60       	ori	r24, 0x06	; 6
     bd6:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     bda:	80 91 70 00 	lds	r24, 0x0070
     bde:	82 60       	ori	r24, 0x02	; 2
     be0:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     be4:	10 92 46 03 	sts	0x0346, r1
     be8:	10 92 47 03 	sts	0x0347, r1
     bec:	10 92 48 03 	sts	0x0348, r1
					i=0;
     bf0:	10 92 02 02 	sts	0x0202, r1
     bf4:	10 92 01 02 	sts	0x0201, r1
     bf8:	95 c0       	rjmp	.+298    	; 0xd24 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     bfa:	41 30       	cpi	r20, 0x01	; 1
     bfc:	51 05       	cpc	r21, r1
     bfe:	d1 f4       	brne	.+52     	; 0xc34 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c00:	80 91 03 01 	lds	r24, 0x0103
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	80 74       	andi	r24, 0x40	; 64
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	26 e0       	ldi	r18, 0x06	; 6
     c0c:	95 95       	asr	r25
     c0e:	87 95       	ror	r24
     c10:	2a 95       	dec	r18
     c12:	e1 f7       	brne	.-8      	; 0xc0c <__vector_13+0xca>
     c14:	80 93 48 03 	sts	0x0348, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c18:	86 e3       	ldi	r24, 0x36	; 54
     c1a:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c1e:	80 91 b1 00 	lds	r24, 0x00B1
     c22:	86 60       	ori	r24, 0x06	; 6
     c24:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c28:	80 91 70 00 	lds	r24, 0x0070
     c2c:	82 60       	ori	r24, 0x02	; 2
     c2e:	80 93 70 00 	sts	0x0070, r24
     c32:	78 c0       	rjmp	.+240    	; 0xd24 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c34:	ca 01       	movw	r24, r20
     c36:	02 97       	sbiw	r24, 0x02	; 2
     c38:	05 97       	sbiw	r24, 0x05	; 5
     c3a:	30 f5       	brcc	.+76     	; 0xc88 <__vector_13+0x146>
		
				OCR2A = 54;
     c3c:	86 e3       	ldi	r24, 0x36	; 54
     c3e:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c42:	80 91 b1 00 	lds	r24, 0x00B1
     c46:	86 60       	ori	r24, 0x06	; 6
     c48:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c4c:	80 91 70 00 	lds	r24, 0x0070
     c50:	82 60       	ori	r24, 0x02	; 2
     c52:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c56:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     c5a:	30 e0       	ldi	r19, 0x00	; 0
     c5c:	20 74       	andi	r18, 0x40	; 64
     c5e:	30 70       	andi	r19, 0x00	; 0
     c60:	96 e0       	ldi	r25, 0x06	; 6
     c62:	36 95       	lsr	r19
     c64:	27 95       	ror	r18
     c66:	9a 95       	dec	r25
     c68:	e1 f7       	brne	.-8      	; 0xc62 <__vector_13+0x120>
     c6a:	86 e0       	ldi	r24, 0x06	; 6
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	84 1b       	sub	r24, r20
     c70:	95 0b       	sbc	r25, r21
     c72:	02 c0       	rjmp	.+4      	; 0xc78 <__vector_13+0x136>
     c74:	22 0f       	add	r18, r18
     c76:	33 1f       	adc	r19, r19
     c78:	8a 95       	dec	r24
     c7a:	e2 f7       	brpl	.-8      	; 0xc74 <__vector_13+0x132>
				address_temp += temp;
     c7c:	80 91 47 03 	lds	r24, 0x0347
     c80:	82 0f       	add	r24, r18
     c82:	80 93 47 03 	sts	0x0347, r24
     c86:	4e c0       	rjmp	.+156    	; 0xd24 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     c88:	ca 01       	movw	r24, r20
     c8a:	07 97       	sbiw	r24, 0x07	; 7
     c8c:	06 97       	sbiw	r24, 0x06	; 6
     c8e:	30 f5       	brcc	.+76     	; 0xcdc <__vector_13+0x19a>

				OCR2A = 54;
     c90:	86 e3       	ldi	r24, 0x36	; 54
     c92:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c96:	80 91 b1 00 	lds	r24, 0x00B1
     c9a:	86 60       	ori	r24, 0x06	; 6
     c9c:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     ca0:	80 91 70 00 	lds	r24, 0x0070
     ca4:	82 60       	ori	r24, 0x02	; 2
     ca6:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     caa:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     cae:	30 e0       	ldi	r19, 0x00	; 0
     cb0:	20 74       	andi	r18, 0x40	; 64
     cb2:	30 70       	andi	r19, 0x00	; 0
     cb4:	86 e0       	ldi	r24, 0x06	; 6
     cb6:	36 95       	lsr	r19
     cb8:	27 95       	ror	r18
     cba:	8a 95       	dec	r24
     cbc:	e1 f7       	brne	.-8      	; 0xcb6 <__vector_13+0x174>
     cbe:	8c e0       	ldi	r24, 0x0C	; 12
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	84 1b       	sub	r24, r20
     cc4:	95 0b       	sbc	r25, r21
     cc6:	02 c0       	rjmp	.+4      	; 0xccc <__vector_13+0x18a>
     cc8:	22 0f       	add	r18, r18
     cca:	33 1f       	adc	r19, r19
     ccc:	8a 95       	dec	r24
     cce:	e2 f7       	brpl	.-8      	; 0xcc8 <__vector_13+0x186>
				data_temp += temp;
     cd0:	80 91 46 03 	lds	r24, 0x0346
     cd4:	82 0f       	add	r24, r18
     cd6:	80 93 46 03 	sts	0x0346, r24
     cda:	24 c0       	rjmp	.+72     	; 0xd24 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     cdc:	4d 30       	cpi	r20, 0x0D	; 13
     cde:	51 05       	cpc	r21, r1
     ce0:	09 f5       	brne	.+66     	; 0xd24 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     ce2:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     ce6:	80 91 68 00 	lds	r24, 0x0068
     cea:	82 60       	ori	r24, 0x02	; 2
     cec:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     cf0:	80 91 6c 00 	lds	r24, 0x006C
     cf4:	80 68       	ori	r24, 0x80	; 128
     cf6:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     cfa:	8f ef       	ldi	r24, 0xFF	; 255
     cfc:	9f ef       	ldi	r25, 0xFF	; 255
     cfe:	90 93 02 02 	sts	0x0202, r25
     d02:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d06:	80 91 48 03 	lds	r24, 0x0348
     d0a:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d0e:	80 91 47 03 	lds	r24, 0x0347
     d12:	80 93 44 03 	sts	0x0344, r24
				data_ir = data_temp;
     d16:	80 91 46 03 	lds	r24, 0x0346
     d1a:	80 93 45 03 	sts	0x0345, r24
				command_received=1;
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	80 93 3b 05 	sts	0x053B, r24

			} 

		}
	
		if(i!=-1) {
     d24:	80 91 01 02 	lds	r24, 0x0201
     d28:	90 91 02 02 	lds	r25, 0x0202
     d2c:	2f ef       	ldi	r18, 0xFF	; 255
     d2e:	8f 3f       	cpi	r24, 0xFF	; 255
     d30:	92 07       	cpc	r25, r18
     d32:	29 f0       	breq	.+10     	; 0xd3e <__vector_13+0x1fc>

			i++;
     d34:	01 96       	adiw	r24, 0x01	; 1
     d36:	90 93 02 02 	sts	0x0202, r25
     d3a:	80 93 01 02 	sts	0x0201, r24

		}

}
     d3e:	9f 91       	pop	r25
     d40:	8f 91       	pop	r24
     d42:	5f 91       	pop	r21
     d44:	4f 91       	pop	r20
     d46:	3f 91       	pop	r19
     d48:	2f 91       	pop	r18
     d4a:	0f 90       	pop	r0
     d4c:	0f be       	out	0x3f, r0	; 63
     d4e:	0f 90       	pop	r0
     d50:	1f 90       	pop	r1
     d52:	18 95       	reti

00000d54 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d54:	80 91 00 02 	lds	r24, 0x0200
     d58:	08 95       	ret

00000d5a <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     d5a:	80 91 44 03 	lds	r24, 0x0344
     d5e:	08 95       	ret

00000d60 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     d60:	80 91 45 03 	lds	r24, 0x0345
     d64:	08 95       	ret

00000d66 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     d66:	80 91 11 02 	lds	r24, 0x0211
     d6a:	88 23       	and	r24, r24
     d6c:	09 f4       	brne	.+2      	; 0xd70 <handleIRRemoteCommands+0xa>
     d6e:	ae c1       	rjmp	.+860    	; 0x10cc <handleIRRemoteCommands+0x366>

		if(command_received) {
     d70:	80 91 3b 05 	lds	r24, 0x053B
     d74:	88 23       	and	r24, r24
     d76:	09 f4       	brne	.+2      	; 0xd7a <handleIRRemoteCommands+0x14>
     d78:	a9 c1       	rjmp	.+850    	; 0x10cc <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     d7a:	80 91 45 03 	lds	r24, 0x0345

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     d7e:	80 93 3a 05 	sts	0x053A, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     d82:	10 92 3b 05 	sts	0x053B, r1

			switch(irCommand) {
     d86:	e8 2f       	mov	r30, r24
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	e5 33       	cpi	r30, 0x35	; 53
     d8c:	f1 05       	cpc	r31, r1
     d8e:	08 f0       	brcs	.+2      	; 0xd92 <handleIRRemoteCommands+0x2c>
     d90:	67 c1       	rjmp	.+718    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     d92:	ee 58       	subi	r30, 0x8E	; 142
     d94:	ff 4f       	sbci	r31, 0xFF	; 255
     d96:	ee 0f       	add	r30, r30
     d98:	ff 1f       	adc	r31, r31
     d9a:	05 90       	lpm	r0, Z+
     d9c:	f4 91       	lpm	r31, Z+
     d9e:	e0 2d       	mov	r30, r0
     da0:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     da2:	10 92 1c 04 	sts	0x041C, r1
     da6:	10 92 1b 04 	sts	0x041B, r1
					pwm_left_desired = 0;
     daa:	10 92 1e 04 	sts	0x041E, r1
     dae:	10 92 1d 04 	sts	0x041D, r1
     db2:	56 c1       	rjmp	.+684    	; 0x1060 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     db4:	20 91 1b 04 	lds	r18, 0x041B
     db8:	30 91 1c 04 	lds	r19, 0x041C
     dbc:	80 91 1d 04 	lds	r24, 0x041D
     dc0:	90 91 1e 04 	lds	r25, 0x041E
     dc4:	82 17       	cp	r24, r18
     dc6:	93 07       	cpc	r25, r19
     dc8:	2c f4       	brge	.+10     	; 0xdd4 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     dca:	30 93 1e 04 	sts	0x041E, r19
     dce:	20 93 1d 04 	sts	0x041D, r18
     dd2:	04 c0       	rjmp	.+8      	; 0xddc <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     dd4:	90 93 1c 04 	sts	0x041C, r25
     dd8:	80 93 1b 04 	sts	0x041B, r24
					}
					pwm_right_desired += STEP_MOTORS;
     ddc:	80 91 1b 04 	lds	r24, 0x041B
     de0:	90 91 1c 04 	lds	r25, 0x041C
     de4:	4e 96       	adiw	r24, 0x1e	; 30
     de6:	90 93 1c 04 	sts	0x041C, r25
     dea:	80 93 1b 04 	sts	0x041B, r24
					pwm_left_desired += STEP_MOTORS;
     dee:	20 91 1d 04 	lds	r18, 0x041D
     df2:	30 91 1e 04 	lds	r19, 0x041E
     df6:	22 5e       	subi	r18, 0xE2	; 226
     df8:	3f 4f       	sbci	r19, 0xFF	; 255
     dfa:	30 93 1e 04 	sts	0x041E, r19
     dfe:	20 93 1d 04 	sts	0x041D, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e02:	81 50       	subi	r24, 0x01	; 1
     e04:	92 40       	sbci	r25, 0x02	; 2
     e06:	0c f4       	brge	.+2      	; 0xe0a <handleIRRemoteCommands+0xa4>
     e08:	5e c0       	rjmp	.+188    	; 0xec6 <handleIRRemoteCommands+0x160>
     e0a:	80 e0       	ldi	r24, 0x00	; 0
     e0c:	92 e0       	ldi	r25, 0x02	; 2
     e0e:	57 c0       	rjmp	.+174    	; 0xebe <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e10:	20 91 1b 04 	lds	r18, 0x041B
     e14:	30 91 1c 04 	lds	r19, 0x041C
     e18:	80 91 19 04 	lds	r24, 0x0419
     e1c:	90 91 1a 04 	lds	r25, 0x041A
     e20:	28 17       	cp	r18, r24
     e22:	39 07       	cpc	r19, r25
     e24:	2c f4       	brge	.+10     	; 0xe30 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e26:	30 93 1e 04 	sts	0x041E, r19
     e2a:	20 93 1d 04 	sts	0x041D, r18
     e2e:	08 c0       	rjmp	.+16     	; 0xe40 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e30:	80 91 1d 04 	lds	r24, 0x041D
     e34:	90 91 1e 04 	lds	r25, 0x041E
     e38:	90 93 1c 04 	sts	0x041C, r25
     e3c:	80 93 1b 04 	sts	0x041B, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e40:	80 91 1b 04 	lds	r24, 0x041B
     e44:	90 91 1c 04 	lds	r25, 0x041C
     e48:	4e 97       	sbiw	r24, 0x1e	; 30
     e4a:	90 93 1c 04 	sts	0x041C, r25
     e4e:	80 93 1b 04 	sts	0x041B, r24
					pwm_left_desired -= STEP_MOTORS;
     e52:	20 91 1d 04 	lds	r18, 0x041D
     e56:	30 91 1e 04 	lds	r19, 0x041E
     e5a:	2e 51       	subi	r18, 0x1E	; 30
     e5c:	30 40       	sbci	r19, 0x00	; 0
     e5e:	30 93 1e 04 	sts	0x041E, r19
     e62:	20 93 1d 04 	sts	0x041D, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     e66:	80 50       	subi	r24, 0x00	; 0
     e68:	9e 4f       	sbci	r25, 0xFE	; 254
     e6a:	34 f4       	brge	.+12     	; 0xe78 <handleIRRemoteCommands+0x112>
     e6c:	80 e0       	ldi	r24, 0x00	; 0
     e6e:	9e ef       	ldi	r25, 0xFE	; 254
     e70:	90 93 1c 04 	sts	0x041C, r25
     e74:	80 93 1b 04 	sts	0x041B, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     e78:	20 50       	subi	r18, 0x00	; 0
     e7a:	3e 4f       	sbci	r19, 0xFE	; 254
     e7c:	0c f0       	brlt	.+2      	; 0xe80 <handleIRRemoteCommands+0x11a>
     e7e:	f0 c0       	rjmp	.+480    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     e80:	80 e0       	ldi	r24, 0x00	; 0
     e82:	9e ef       	ldi	r25, 0xFE	; 254
     e84:	90 93 1e 04 	sts	0x041E, r25
     e88:	80 93 1d 04 	sts	0x041D, r24
     e8c:	e9 c0       	rjmp	.+466    	; 0x1060 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     e8e:	80 91 1b 04 	lds	r24, 0x041B
     e92:	90 91 1c 04 	lds	r25, 0x041C
     e96:	4e 97       	sbiw	r24, 0x1e	; 30
     e98:	90 93 1c 04 	sts	0x041C, r25
     e9c:	80 93 1b 04 	sts	0x041B, r24
					pwm_left_desired += STEP_MOTORS;
     ea0:	20 91 1d 04 	lds	r18, 0x041D
     ea4:	30 91 1e 04 	lds	r19, 0x041E
     ea8:	22 5e       	subi	r18, 0xE2	; 226
     eaa:	3f 4f       	sbci	r19, 0xFF	; 255
     eac:	30 93 1e 04 	sts	0x041E, r19
     eb0:	20 93 1d 04 	sts	0x041D, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     eb4:	80 50       	subi	r24, 0x00	; 0
     eb6:	9e 4f       	sbci	r25, 0xFE	; 254
     eb8:	34 f4       	brge	.+12     	; 0xec6 <handleIRRemoteCommands+0x160>
     eba:	80 e0       	ldi	r24, 0x00	; 0
     ebc:	9e ef       	ldi	r25, 0xFE	; 254
     ebe:	90 93 1c 04 	sts	0x041C, r25
     ec2:	80 93 1b 04 	sts	0x041B, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     ec6:	21 50       	subi	r18, 0x01	; 1
     ec8:	32 40       	sbci	r19, 0x02	; 2
     eca:	0c f4       	brge	.+2      	; 0xece <handleIRRemoteCommands+0x168>
     ecc:	c9 c0       	rjmp	.+402    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     ece:	27 c0       	rjmp	.+78     	; 0xf1e <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     ed0:	80 91 1b 04 	lds	r24, 0x041B
     ed4:	90 91 1c 04 	lds	r25, 0x041C
     ed8:	4e 96       	adiw	r24, 0x1e	; 30
     eda:	90 93 1c 04 	sts	0x041C, r25
     ede:	80 93 1b 04 	sts	0x041B, r24
					pwm_left_desired -= STEP_MOTORS;
     ee2:	20 91 1d 04 	lds	r18, 0x041D
     ee6:	30 91 1e 04 	lds	r19, 0x041E
     eea:	2e 51       	subi	r18, 0x1E	; 30
     eec:	30 40       	sbci	r19, 0x00	; 0
     eee:	30 93 1e 04 	sts	0x041E, r19
     ef2:	20 93 1d 04 	sts	0x041D, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     ef6:	81 50       	subi	r24, 0x01	; 1
     ef8:	92 40       	sbci	r25, 0x02	; 2
     efa:	0c f4       	brge	.+2      	; 0xefe <handleIRRemoteCommands+0x198>
     efc:	bd cf       	rjmp	.-134    	; 0xe78 <handleIRRemoteCommands+0x112>
     efe:	80 e0       	ldi	r24, 0x00	; 0
     f00:	92 e0       	ldi	r25, 0x02	; 2
     f02:	b6 cf       	rjmp	.-148    	; 0xe70 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f04:	80 91 1d 04 	lds	r24, 0x041D
     f08:	90 91 1e 04 	lds	r25, 0x041E
     f0c:	4e 96       	adiw	r24, 0x1e	; 30
     f0e:	90 93 1e 04 	sts	0x041E, r25
     f12:	80 93 1d 04 	sts	0x041D, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f16:	81 50       	subi	r24, 0x01	; 1
     f18:	92 40       	sbci	r25, 0x02	; 2
     f1a:	0c f4       	brge	.+2      	; 0xf1e <handleIRRemoteCommands+0x1b8>
     f1c:	a1 c0       	rjmp	.+322    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	92 e0       	ldi	r25, 0x02	; 2
     f22:	b0 cf       	rjmp	.-160    	; 0xe84 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f24:	80 91 1b 04 	lds	r24, 0x041B
     f28:	90 91 1c 04 	lds	r25, 0x041C
     f2c:	4e 96       	adiw	r24, 0x1e	; 30
     f2e:	90 93 1c 04 	sts	0x041C, r25
     f32:	80 93 1b 04 	sts	0x041B, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f36:	81 50       	subi	r24, 0x01	; 1
     f38:	92 40       	sbci	r25, 0x02	; 2
     f3a:	0c f4       	brge	.+2      	; 0xf3e <handleIRRemoteCommands+0x1d8>
     f3c:	91 c0       	rjmp	.+290    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	92 e0       	ldi	r25, 0x02	; 2
     f42:	1d c0       	rjmp	.+58     	; 0xf7e <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f44:	80 91 1d 04 	lds	r24, 0x041D
     f48:	90 91 1e 04 	lds	r25, 0x041E
     f4c:	4e 97       	sbiw	r24, 0x1e	; 30
     f4e:	90 93 1e 04 	sts	0x041E, r25
     f52:	80 93 1d 04 	sts	0x041D, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f56:	80 50       	subi	r24, 0x00	; 0
     f58:	9e 4f       	sbci	r25, 0xFE	; 254
     f5a:	0c f0       	brlt	.+2      	; 0xf5e <handleIRRemoteCommands+0x1f8>
     f5c:	81 c0       	rjmp	.+258    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     f5e:	90 cf       	rjmp	.-224    	; 0xe80 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     f60:	80 91 1b 04 	lds	r24, 0x041B
     f64:	90 91 1c 04 	lds	r25, 0x041C
     f68:	4e 97       	sbiw	r24, 0x1e	; 30
     f6a:	90 93 1c 04 	sts	0x041C, r25
     f6e:	80 93 1b 04 	sts	0x041B, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f72:	80 50       	subi	r24, 0x00	; 0
     f74:	9e 4f       	sbci	r25, 0xFE	; 254
     f76:	0c f0       	brlt	.+2      	; 0xf7a <handleIRRemoteCommands+0x214>
     f78:	73 c0       	rjmp	.+230    	; 0x1060 <handleIRRemoteCommands+0x2fa>
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	9e ef       	ldi	r25, 0xFE	; 254
     f7e:	90 93 1c 04 	sts	0x041C, r25
     f82:	80 93 1b 04 	sts	0x041B, r24
     f86:	6c c0       	rjmp	.+216    	; 0x1060 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     f88:	80 91 3c 05 	lds	r24, 0x053C
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	01 96       	adiw	r24, 0x01	; 1
     f90:	65 e0       	ldi	r22, 0x05	; 5
     f92:	70 e0       	ldi	r23, 0x00	; 0
     f94:	0e 94 89 21 	call	0x4312	; 0x4312 <__divmodhi4>
     f98:	80 93 3c 05 	sts	0x053C, r24

					if(colorState==0) {			// turn on blue and off all IRs
     f9c:	88 23       	and	r24, r24
     f9e:	31 f4       	brne	.+12     	; 0xfac <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     fa0:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     fa2:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     fa4:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     fa8:	8f ef       	ldi	r24, 0xFF	; 255
     faa:	20 c0       	rjmp	.+64     	; 0xfec <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     fac:	81 30       	cpi	r24, 0x01	; 1
     fae:	31 f4       	brne	.+12     	; 0xfbc <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     fb0:	8f ef       	ldi	r24, 0xFF	; 255
     fb2:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     fb6:	10 92 0d 02 	sts	0x020D, r1
     fba:	1a c0       	rjmp	.+52     	; 0xff0 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
     fbc:	82 30       	cpi	r24, 0x02	; 2
     fbe:	41 f4       	brne	.+16     	; 0xfd0 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
     fc0:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
     fc2:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
     fc4:	8f ef       	ldi	r24, 0xFF	; 255
     fc6:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
     fca:	80 93 0d 02 	sts	0x020D, r24
     fce:	06 c0       	rjmp	.+12     	; 0xfdc <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
     fd0:	83 30       	cpi	r24, 0x03	; 3
     fd2:	39 f4       	brne	.+14     	; 0xfe2 <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
     fd4:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
     fd8:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
     fdc:	10 92 0c 02 	sts	0x020C, r1
     fe0:	09 c0       	rjmp	.+18     	; 0xff4 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
     fe2:	84 30       	cpi	r24, 0x04	; 4
     fe4:	39 f4       	brne	.+14     	; 0xff4 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
     fe6:	8f ef       	ldi	r24, 0xFF	; 255
     fe8:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
     fec:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
     ff0:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
     ff4:	80 91 0c 02 	lds	r24, 0x020C
     ff8:	0e 94 a4 08 	call	0x1148	; 0x1148 <updateRedLed>
					updateGreenLed(pwm_green);
     ffc:	80 91 0d 02 	lds	r24, 0x020D
    1000:	0e 94 ba 08 	call	0x1174	; 0x1174 <updateGreenLed>
					updateBlueLed(pwm_blue);
    1004:	80 91 0e 02 	lds	r24, 0x020E
    1008:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <updateBlueLed>
    100c:	29 c0       	rjmp	.+82     	; 0x1060 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	80 93 62 05 	sts	0x0562, r24
    1014:	25 c0       	rjmp	.+74     	; 0x1060 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    1016:	10 92 62 05 	sts	0x0562, r1
    101a:	22 c0       	rjmp	.+68     	; 0x1060 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    101c:	80 91 3d 05 	lds	r24, 0x053D
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	01 96       	adiw	r24, 0x01	; 1
    1024:	83 70       	andi	r24, 0x03	; 3
    1026:	90 70       	andi	r25, 0x00	; 0
    1028:	80 93 3d 05 	sts	0x053D, r24
					switch(behaviorState) {
    102c:	81 30       	cpi	r24, 0x01	; 1
    102e:	61 f0       	breq	.+24     	; 0x1048 <handleIRRemoteCommands+0x2e2>
    1030:	81 30       	cpi	r24, 0x01	; 1
    1032:	28 f0       	brcs	.+10     	; 0x103e <handleIRRemoteCommands+0x2d8>
    1034:	82 30       	cpi	r24, 0x02	; 2
    1036:	59 f0       	breq	.+22     	; 0x104e <handleIRRemoteCommands+0x2e8>
    1038:	83 30       	cpi	r24, 0x03	; 3
    103a:	91 f4       	brne	.+36     	; 0x1060 <handleIRRemoteCommands+0x2fa>
    103c:	0c c0       	rjmp	.+24     	; 0x1056 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    103e:	10 92 62 05 	sts	0x0562, r1
							cliffAvoidanceEnabled = 0;
    1042:	10 92 63 05 	sts	0x0563, r1
    1046:	0c c0       	rjmp	.+24     	; 0x1060 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    1048:	80 93 62 05 	sts	0x0562, r24
    104c:	fa cf       	rjmp	.-12     	; 0x1042 <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    104e:	10 92 62 05 	sts	0x0562, r1
							cliffAvoidanceEnabled = 1;
    1052:	81 e0       	ldi	r24, 0x01	; 1
    1054:	03 c0       	rjmp	.+6      	; 0x105c <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	80 93 62 05 	sts	0x0562, r24
							cliffAvoidanceEnabled = 1;
    105c:	80 93 63 05 	sts	0x0563, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    1060:	20 91 1b 04 	lds	r18, 0x041B
    1064:	30 91 1c 04 	lds	r19, 0x041C
    1068:	37 fd       	sbrc	r19, 7
    106a:	09 c0       	rjmp	.+18     	; 0x107e <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    106c:	35 95       	asr	r19
    106e:	27 95       	ror	r18
    1070:	35 95       	asr	r19
    1072:	27 95       	ror	r18
    1074:	30 93 2e 04 	sts	0x042E, r19
    1078:	20 93 2d 04 	sts	0x042D, r18
    107c:	0c c0       	rjmp	.+24     	; 0x1096 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    107e:	88 27       	eor	r24, r24
    1080:	99 27       	eor	r25, r25
    1082:	82 1b       	sub	r24, r18
    1084:	93 0b       	sbc	r25, r19
    1086:	95 95       	asr	r25
    1088:	87 95       	ror	r24
    108a:	95 95       	asr	r25
    108c:	87 95       	ror	r24
    108e:	90 93 2e 04 	sts	0x042E, r25
    1092:	80 93 2d 04 	sts	0x042D, r24
			}
			if(pwm_left_desired >= 0) {
    1096:	20 91 1d 04 	lds	r18, 0x041D
    109a:	30 91 1e 04 	lds	r19, 0x041E
    109e:	37 fd       	sbrc	r19, 7
    10a0:	09 c0       	rjmp	.+18     	; 0x10b4 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    10a2:	35 95       	asr	r19
    10a4:	27 95       	ror	r18
    10a6:	35 95       	asr	r19
    10a8:	27 95       	ror	r18
    10aa:	30 93 2c 04 	sts	0x042C, r19
    10ae:	20 93 2b 04 	sts	0x042B, r18
    10b2:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10b4:	88 27       	eor	r24, r24
    10b6:	99 27       	eor	r25, r25
    10b8:	82 1b       	sub	r24, r18
    10ba:	93 0b       	sbc	r25, r19
    10bc:	95 95       	asr	r25
    10be:	87 95       	ror	r24
    10c0:	95 95       	asr	r25
    10c2:	87 95       	ror	r24
    10c4:	90 93 2c 04 	sts	0x042C, r25
    10c8:	80 93 2b 04 	sts	0x042B, r24
    10cc:	08 95       	ret

000010ce <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    10ce:	e0 e8       	ldi	r30, 0x80	; 128
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	10 82       	st	Z, r1
	TCCR1B = 0;
    10d4:	a1 e8       	ldi	r26, 0x81	; 129
    10d6:	b0 e0       	ldi	r27, 0x00	; 0
    10d8:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    10da:	80 81       	ld	r24, Z
    10dc:	89 6a       	ori	r24, 0xA9	; 169
    10de:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    10e0:	8c 91       	ld	r24, X
    10e2:	89 60       	ori	r24, 0x09	; 9
    10e4:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    10e6:	80 91 0c 02 	lds	r24, 0x020C
    10ea:	90 e0       	ldi	r25, 0x00	; 0
    10ec:	90 93 89 00 	sts	0x0089, r25
    10f0:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    10f4:	80 91 0d 02 	lds	r24, 0x020D
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	90 93 8b 00 	sts	0x008B, r25
    10fe:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    1102:	80 91 0e 02 	lds	r24, 0x020E
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	90 93 8d 00 	sts	0x008D, r25
    110c:	80 93 8c 00 	sts	0x008C, r24

}
    1110:	08 95       	ret

00001112 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    1112:	81 e0       	ldi	r24, 0x01	; 1
    1114:	90 91 33 04 	lds	r25, 0x0433
    1118:	89 1b       	sub	r24, r25
    111a:	80 93 33 04 	sts	0x0433, r24

	if(blinkState) {
    111e:	88 23       	and	r24, r24
    1120:	61 f0       	breq	.+24     	; 0x113a <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    1122:	80 91 80 00 	lds	r24, 0x0080
    1126:	88 60       	ori	r24, 0x08	; 8
    1128:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    112c:	8f ef       	ldi	r24, 0xFF	; 255
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	90 93 8d 00 	sts	0x008D, r25
    1134:	80 93 8c 00 	sts	0x008C, r24
    1138:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    113a:	80 91 80 00 	lds	r24, 0x0080
    113e:	87 7f       	andi	r24, 0xF7	; 247
    1140:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    1144:	2f 98       	cbi	0x05, 7	; 5
    1146:	08 95       	ret

00001148 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    1148:	98 2f       	mov	r25, r24

	if(value == 0) {
    114a:	88 23       	and	r24, r24
    114c:	39 f4       	brne	.+14     	; 0x115c <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    114e:	80 91 80 00 	lds	r24, 0x0080
    1152:	8f 77       	andi	r24, 0x7F	; 127
    1154:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    1158:	2d 98       	cbi	0x05, 5	; 5
    115a:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    115c:	80 91 80 00 	lds	r24, 0x0080
    1160:	80 68       	ori	r24, 0x80	; 128
    1162:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    1166:	89 2f       	mov	r24, r25
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	90 93 89 00 	sts	0x0089, r25
    116e:	80 93 88 00 	sts	0x0088, r24
    1172:	08 95       	ret

00001174 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    1174:	98 2f       	mov	r25, r24

	if(value == 0) {
    1176:	88 23       	and	r24, r24
    1178:	39 f4       	brne	.+14     	; 0x1188 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    117a:	80 91 80 00 	lds	r24, 0x0080
    117e:	8f 7d       	andi	r24, 0xDF	; 223
    1180:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    1184:	2e 98       	cbi	0x05, 6	; 5
    1186:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    1188:	80 91 80 00 	lds	r24, 0x0080
    118c:	80 62       	ori	r24, 0x20	; 32
    118e:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    1192:	89 2f       	mov	r24, r25
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	90 93 8b 00 	sts	0x008B, r25
    119a:	80 93 8a 00 	sts	0x008A, r24
    119e:	08 95       	ret

000011a0 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    11a0:	98 2f       	mov	r25, r24

	if(value == 0) {
    11a2:	88 23       	and	r24, r24
    11a4:	39 f4       	brne	.+14     	; 0x11b4 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    11a6:	80 91 80 00 	lds	r24, 0x0080
    11aa:	87 7f       	andi	r24, 0xF7	; 247
    11ac:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11b0:	2f 98       	cbi	0x05, 7	; 5
    11b2:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11b4:	80 91 80 00 	lds	r24, 0x0080
    11b8:	88 60       	ori	r24, 0x08	; 8
    11ba:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    11be:	89 2f       	mov	r24, r25
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	90 93 8d 00 	sts	0x008D, r25
    11c6:	80 93 8c 00 	sts	0x008C, r24
    11ca:	08 95       	ret

000011cc <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    11cc:	83 30       	cpi	r24, 0x03	; 3
    11ce:	79 f1       	breq	.+94     	; 0x122e <setGreenLed+0x62>
    11d0:	84 30       	cpi	r24, 0x04	; 4
    11d2:	28 f4       	brcc	.+10     	; 0x11de <setGreenLed+0x12>
    11d4:	81 30       	cpi	r24, 0x01	; 1
    11d6:	b9 f0       	breq	.+46     	; 0x1206 <setGreenLed+0x3a>
    11d8:	82 30       	cpi	r24, 0x02	; 2
    11da:	f8 f4       	brcc	.+62     	; 0x121a <setGreenLed+0x4e>
    11dc:	0a c0       	rjmp	.+20     	; 0x11f2 <setGreenLed+0x26>
    11de:	85 30       	cpi	r24, 0x05	; 5
    11e0:	b9 f1       	breq	.+110    	; 0x1250 <setGreenLed+0x84>
    11e2:	85 30       	cpi	r24, 0x05	; 5
    11e4:	58 f1       	brcs	.+86     	; 0x123c <setGreenLed+0x70>
    11e6:	86 30       	cpi	r24, 0x06	; 6
    11e8:	e9 f1       	breq	.+122    	; 0x1264 <setGreenLed+0x98>
    11ea:	87 30       	cpi	r24, 0x07	; 7
    11ec:	09 f0       	breq	.+2      	; 0x11f0 <setGreenLed+0x24>
    11ee:	55 c0       	rjmp	.+170    	; 0x129a <setGreenLed+0xce>
    11f0:	43 c0       	rjmp	.+134    	; 0x1278 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    11f2:	66 23       	and	r22, r22
    11f4:	21 f0       	breq	.+8      	; 0x11fe <setGreenLed+0x32>
    11f6:	80 91 0b 01 	lds	r24, 0x010B
    11fa:	8e 7f       	andi	r24, 0xFE	; 254
    11fc:	42 c0       	rjmp	.+132    	; 0x1282 <setGreenLed+0xb6>
    11fe:	80 91 0b 01 	lds	r24, 0x010B
    1202:	81 60       	ori	r24, 0x01	; 1
    1204:	3e c0       	rjmp	.+124    	; 0x1282 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    1206:	66 23       	and	r22, r22
    1208:	21 f0       	breq	.+8      	; 0x1212 <setGreenLed+0x46>
    120a:	80 91 0b 01 	lds	r24, 0x010B
    120e:	8d 7f       	andi	r24, 0xFD	; 253
    1210:	38 c0       	rjmp	.+112    	; 0x1282 <setGreenLed+0xb6>
    1212:	80 91 0b 01 	lds	r24, 0x010B
    1216:	82 60       	ori	r24, 0x02	; 2
    1218:	34 c0       	rjmp	.+104    	; 0x1282 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    121a:	66 23       	and	r22, r22
    121c:	21 f0       	breq	.+8      	; 0x1226 <setGreenLed+0x5a>
    121e:	80 91 0b 01 	lds	r24, 0x010B
    1222:	8b 7f       	andi	r24, 0xFB	; 251
    1224:	2e c0       	rjmp	.+92     	; 0x1282 <setGreenLed+0xb6>
    1226:	80 91 0b 01 	lds	r24, 0x010B
    122a:	84 60       	ori	r24, 0x04	; 4
    122c:	2a c0       	rjmp	.+84     	; 0x1282 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    122e:	66 23       	and	r22, r22
    1230:	11 f0       	breq	.+4      	; 0x1236 <setGreenLed+0x6a>
    1232:	a3 98       	cbi	0x14, 3	; 20
    1234:	01 c0       	rjmp	.+2      	; 0x1238 <setGreenLed+0x6c>
    1236:	a3 9a       	sbi	0x14, 3	; 20
    1238:	84 b3       	in	r24, 0x14	; 20
    123a:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    123c:	66 23       	and	r22, r22
    123e:	21 f0       	breq	.+8      	; 0x1248 <setGreenLed+0x7c>
    1240:	80 91 0b 01 	lds	r24, 0x010B
    1244:	8f 7e       	andi	r24, 0xEF	; 239
    1246:	1d c0       	rjmp	.+58     	; 0x1282 <setGreenLed+0xb6>
    1248:	80 91 0b 01 	lds	r24, 0x010B
    124c:	80 61       	ori	r24, 0x10	; 16
    124e:	19 c0       	rjmp	.+50     	; 0x1282 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    1250:	66 23       	and	r22, r22
    1252:	21 f0       	breq	.+8      	; 0x125c <setGreenLed+0x90>
    1254:	80 91 0b 01 	lds	r24, 0x010B
    1258:	8f 7d       	andi	r24, 0xDF	; 223
    125a:	13 c0       	rjmp	.+38     	; 0x1282 <setGreenLed+0xb6>
    125c:	80 91 0b 01 	lds	r24, 0x010B
    1260:	80 62       	ori	r24, 0x20	; 32
    1262:	0f c0       	rjmp	.+30     	; 0x1282 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    1264:	66 23       	and	r22, r22
    1266:	21 f0       	breq	.+8      	; 0x1270 <setGreenLed+0xa4>
    1268:	80 91 0b 01 	lds	r24, 0x010B
    126c:	8f 7b       	andi	r24, 0xBF	; 191
    126e:	09 c0       	rjmp	.+18     	; 0x1282 <setGreenLed+0xb6>
    1270:	80 91 0b 01 	lds	r24, 0x010B
    1274:	80 64       	ori	r24, 0x40	; 64
    1276:	05 c0       	rjmp	.+10     	; 0x1282 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    1278:	66 23       	and	r22, r22
    127a:	41 f0       	breq	.+16     	; 0x128c <setGreenLed+0xc0>
    127c:	80 91 0b 01 	lds	r24, 0x010B
    1280:	8f 77       	andi	r24, 0x7F	; 127
    1282:	80 93 0b 01 	sts	0x010B, r24
    1286:	80 91 0b 01 	lds	r24, 0x010B
    128a:	08 95       	ret
    128c:	80 91 0b 01 	lds	r24, 0x010B
    1290:	80 68       	ori	r24, 0x80	; 128
    1292:	80 93 0b 01 	sts	0x010B, r24
    1296:	80 91 0b 01 	lds	r24, 0x010B
    129a:	08 95       	ret

0000129c <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    129c:	eb e0       	ldi	r30, 0x0B	; 11
    129e:	f1 e0       	ldi	r31, 0x01	; 1
    12a0:	80 81       	ld	r24, Z
    12a2:	81 60       	ori	r24, 0x01	; 1
    12a4:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    12a6:	80 81       	ld	r24, Z
    12a8:	82 60       	ori	r24, 0x02	; 2
    12aa:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12ac:	80 81       	ld	r24, Z
    12ae:	84 60       	ori	r24, 0x04	; 4
    12b0:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12b2:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12b4:	80 81       	ld	r24, Z
    12b6:	80 61       	ori	r24, 0x10	; 16
    12b8:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    12ba:	80 81       	ld	r24, Z
    12bc:	80 62       	ori	r24, 0x20	; 32
    12be:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    12c0:	80 81       	ld	r24, Z
    12c2:	80 64       	ori	r24, 0x40	; 64
    12c4:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    12c6:	80 81       	ld	r24, Z
    12c8:	80 68       	ori	r24, 0x80	; 128
    12ca:	80 83       	st	Z, r24

}
    12cc:	08 95       	ret

000012ce <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    12ce:	eb e0       	ldi	r30, 0x0B	; 11
    12d0:	f1 e0       	ldi	r31, 0x01	; 1
    12d2:	80 81       	ld	r24, Z
    12d4:	8e 7f       	andi	r24, 0xFE	; 254
    12d6:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    12d8:	80 81       	ld	r24, Z
    12da:	8d 7f       	andi	r24, 0xFD	; 253
    12dc:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    12de:	80 81       	ld	r24, Z
    12e0:	8b 7f       	andi	r24, 0xFB	; 251
    12e2:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    12e4:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    12e6:	80 81       	ld	r24, Z
    12e8:	8f 7e       	andi	r24, 0xEF	; 239
    12ea:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    12ec:	80 81       	ld	r24, Z
    12ee:	8f 7d       	andi	r24, 0xDF	; 223
    12f0:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    12f2:	80 81       	ld	r24, Z
    12f4:	8f 7b       	andi	r24, 0xBF	; 191
    12f6:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    12f8:	80 81       	ld	r24, Z
    12fa:	8f 77       	andi	r24, 0x7F	; 127
    12fc:	80 83       	st	Z, r24

}
    12fe:	08 95       	ret

00001300 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1300:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    1302:	81 ee       	ldi	r24, 0xE1	; 225
    1304:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    mirf_CSN_hi;
    1308:	28 9a       	sbi	0x05, 0	; 5

}
    130a:	08 95       	ret

0000130c <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    130c:	ff 92       	push	r15
    130e:	0f 93       	push	r16
    1310:	1f 93       	push	r17
    1312:	cf 93       	push	r28
    1314:	df 93       	push	r29
    1316:	18 2f       	mov	r17, r24
    1318:	09 2f       	mov	r16, r25
    131a:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    131c:	0e 94 80 09 	call	0x1300	; 0x1300 <flushTxFifo>

    mirf_CSN_lo;
    1320:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    1322:	88 ea       	ldi	r24, 0xA8	; 168
    1324:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    1328:	21 2f       	mov	r18, r17
    132a:	30 2f       	mov	r19, r16
    132c:	c9 01       	movw	r24, r18
    132e:	ec 01       	movw	r28, r24
    1330:	10 e0       	ldi	r17, 0x00	; 0
    1332:	04 c0       	rjmp	.+8      	; 0x133c <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    1334:	89 91       	ld	r24, Y+
    1336:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    133a:	1f 5f       	subi	r17, 0xFF	; 255
    133c:	1f 15       	cp	r17, r15
    133e:	d0 f3       	brcs	.-12     	; 0x1334 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    1340:	28 9a       	sbi	0x05, 0	; 5


}
    1342:	df 91       	pop	r29
    1344:	cf 91       	pop	r28
    1346:	1f 91       	pop	r17
    1348:	0f 91       	pop	r16
    134a:	ff 90       	pop	r15
    134c:	08 95       	ret

0000134e <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    134e:	1f 93       	push	r17
    1350:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    1352:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1354:	8f 71       	andi	r24, 0x1F	; 31
    1356:	80 62       	ori	r24, 0x20	; 32
    1358:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    SPI_Write_Byte(value);
    135c:	81 2f       	mov	r24, r17
    135e:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    mirf_CSN_hi;
    1362:	28 9a       	sbi	0x05, 0	; 5
}
    1364:	1f 91       	pop	r17
    1366:	08 95       	ret

00001368 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    1368:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    136a:	82 ee       	ldi	r24, 0xE2	; 226
    136c:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    mirf_CSN_hi;
    1370:	28 9a       	sbi	0x05, 0	; 5

}
    1372:	08 95       	ret

00001374 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1374:	80 91 65 05 	lds	r24, 0x0565
    1378:	88 23       	and	r24, r24
    137a:	11 f0       	breq	.+4      	; 0x1380 <mirf_data_ready+0xc>
    137c:	80 e0       	ldi	r24, 0x00	; 0
    137e:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    1380:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    1382:	8f ef       	ldi	r24, 0xFF	; 255
    1384:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    1388:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    138a:	80 74       	andi	r24, 0x40	; 64

}
    138c:	08 95       	ret

0000138e <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    138e:	1f 93       	push	r17
    1390:	cf 93       	push	r28
    1392:	df 93       	push	r29
    1394:	ec 01       	movw	r28, r24
    1396:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1398:	80 91 65 05 	lds	r24, 0x0565
    139c:	88 23       	and	r24, r24
    139e:	e1 f7       	brne	.-8      	; 0x1398 <mirf_send+0xa>

    mirf_CE_lo;
    13a0:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    13a2:	81 e0       	ldi	r24, 0x01	; 1
    13a4:	80 93 65 05 	sts	0x0565, r24
    TX_POWERUP;                     // Power up
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	6a e4       	ldi	r22, 0x4A	; 74
    13ac:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13b0:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13b2:	81 ee       	ldi	r24, 0xE1	; 225
    13b4:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    13b8:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    13ba:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    13bc:	80 ea       	ldi	r24, 0xA0	; 160
    13be:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    13c2:	ce 01       	movw	r24, r28
    13c4:	61 2f       	mov	r22, r17
    13c6:	0e 94 25 1b 	call	0x364a	; 0x364a <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    13ca:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    13cc:	2c 9a       	sbi	0x05, 4	; 5
}
    13ce:	df 91       	pop	r29
    13d0:	cf 91       	pop	r28
    13d2:	1f 91       	pop	r17
    13d4:	08 95       	ret

000013d6 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    13d6:	ff 92       	push	r15
    13d8:	0f 93       	push	r16
    13da:	1f 93       	push	r17
    13dc:	8b 01       	movw	r16, r22
    13de:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    13e0:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13e2:	8f 71       	andi	r24, 0x1F	; 31
    13e4:	80 62       	ori	r24, 0x20	; 32
    13e6:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    13ea:	c8 01       	movw	r24, r16
    13ec:	6f 2d       	mov	r22, r15
    13ee:	0e 94 25 1b 	call	0x364a	; 0x364a <SPI_Write_Block>
    mirf_CSN_hi;
    13f2:	28 9a       	sbi	0x05, 0	; 5
}
    13f4:	1f 91       	pop	r17
    13f6:	0f 91       	pop	r16
    13f8:	ff 90       	pop	r15
    13fa:	08 95       	ret

000013fc <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    13fc:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    13fe:	80 e1       	ldi	r24, 0x10	; 16
    1400:	45 e0       	ldi	r20, 0x05	; 5
    1402:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <mirf_write_register>
}
    1406:	08 95       	ret

00001408 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1408:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    140a:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    140c:	8a e0       	ldi	r24, 0x0A	; 10
    140e:	45 e0       	ldi	r20, 0x05	; 5
    1410:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <mirf_write_register>
    mirf_CE_hi;
    1414:	2c 9a       	sbi	0x05, 4	; 5
}
    1416:	08 95       	ret

00001418 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1418:	0f 93       	push	r16
    141a:	1f 93       	push	r17
    141c:	df 93       	push	r29
    141e:	cf 93       	push	r28
    1420:	00 d0       	rcall	.+0      	; 0x1422 <mirf_config+0xa>
    1422:	cd b7       	in	r28, 0x3d	; 61
    1424:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	6d e0       	ldi	r22, 0x0D	; 13
    142a:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    142e:	83 e0       	ldi	r24, 0x03	; 3
    1430:	61 e0       	ldi	r22, 0x01	; 1
    1432:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    1436:	80 91 2f 04 	lds	r24, 0x042F
    143a:	90 91 30 04 	lds	r25, 0x0430
    143e:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    1440:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    1442:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    1444:	80 e1       	ldi	r24, 0x10	; 16
    1446:	8e 01       	movw	r16, r28
    1448:	0f 5f       	subi	r16, 0xFF	; 255
    144a:	1f 4f       	sbci	r17, 0xFF	; 255
    144c:	b8 01       	movw	r22, r16
    144e:	43 e0       	ldi	r20, 0x03	; 3
    1450:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    1454:	8a e0       	ldi	r24, 0x0A	; 10
    1456:	b8 01       	movw	r22, r16
    1458:	43 e0       	ldi	r20, 0x03	; 3
    145a:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    145e:	81 e0       	ldi	r24, 0x01	; 1
    1460:	61 e0       	ldi	r22, 0x01	; 1
    1462:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1466:	82 e0       	ldi	r24, 0x02	; 2
    1468:	61 e0       	ldi	r22, 0x01	; 1
    146a:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    146e:	84 e0       	ldi	r24, 0x04	; 4
    1470:	62 e1       	ldi	r22, 0x12	; 18
    1472:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1476:	85 e0       	ldi	r24, 0x05	; 5
    1478:	68 e2       	ldi	r22, 0x28	; 40
    147a:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    147e:	81 e1       	ldi	r24, 0x11	; 17
    1480:	6d e0       	ldi	r22, 0x0D	; 13
    1482:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    1486:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1488:	80 e5       	ldi	r24, 0x50	; 80
    148a:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    148e:	83 e7       	ldi	r24, 0x73	; 115
    1490:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    mirf_CSN_hi;
    1494:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1496:	8c e1       	ldi	r24, 0x1C	; 28
    1498:	61 e0       	ldi	r22, 0x01	; 1
    149a:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    149e:	8d e1       	ldi	r24, 0x1D	; 29
    14a0:	66 e0       	ldi	r22, 0x06	; 6
    14a2:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14a6:	80 e0       	ldi	r24, 0x00	; 0
    14a8:	6f e0       	ldi	r22, 0x0F	; 15
    14aa:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14ae:	0f 90       	pop	r0
    14b0:	0f 90       	pop	r0
    14b2:	0f 90       	pop	r0
    14b4:	cf 91       	pop	r28
    14b6:	df 91       	pop	r29
    14b8:	1f 91       	pop	r17
    14ba:	0f 91       	pop	r16
    14bc:	08 95       	ret

000014be <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    14be:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    14c0:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    14c2:	0e 94 0c 0a 	call	0x1418	; 0x1418 <mirf_config>
}
    14c6:	08 95       	ret

000014c8 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    14c8:	ff 92       	push	r15
    14ca:	0f 93       	push	r16
    14cc:	1f 93       	push	r17
    14ce:	8b 01       	movw	r16, r22
    14d0:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    14d2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    14d4:	8f 71       	andi	r24, 0x1F	; 31
    14d6:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    14da:	c8 01       	movw	r24, r16
    14dc:	b8 01       	movw	r22, r16
    14de:	4f 2d       	mov	r20, r15
    14e0:	0e 94 fe 1a 	call	0x35fc	; 0x35fc <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    14e4:	28 9a       	sbi	0x05, 0	; 5
}
    14e6:	1f 91       	pop	r17
    14e8:	0f 91       	pop	r16
    14ea:	ff 90       	pop	r15
    14ec:	08 95       	ret

000014ee <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    14ee:	df 93       	push	r29
    14f0:	cf 93       	push	r28
    14f2:	0f 92       	push	r0
    14f4:	cd b7       	in	r28, 0x3d	; 61
    14f6:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    14f8:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    14fa:	87 e1       	ldi	r24, 0x17	; 23
    14fc:	be 01       	movw	r22, r28
    14fe:	6f 5f       	subi	r22, 0xFF	; 255
    1500:	7f 4f       	sbci	r23, 0xFF	; 255
    1502:	41 e0       	ldi	r20, 0x01	; 1
    1504:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <mirf_read_register>
    1508:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    150a:	81 70       	andi	r24, 0x01	; 1
    150c:	0f 90       	pop	r0
    150e:	cf 91       	pop	r28
    1510:	df 91       	pop	r29
    1512:	08 95       	ret

00001514 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    1514:	0f 93       	push	r16
    1516:	1f 93       	push	r17
    1518:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    151a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    151c:	81 e6       	ldi	r24, 0x61	; 97
    151e:	0e 94 3d 1b 	call	0x367a	; 0x367a <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    1522:	c8 01       	movw	r24, r16
    1524:	b8 01       	movw	r22, r16
    1526:	4d e0       	ldi	r20, 0x0D	; 13
    1528:	0e 94 fe 1a 	call	0x35fc	; 0x35fc <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    152c:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    152e:	87 e0       	ldi	r24, 0x07	; 7
    1530:	60 e4       	ldi	r22, 0x40	; 64
    1532:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>
}
    1536:	1f 91       	pop	r17
    1538:	0f 91       	pop	r16
    153a:	08 95       	ret

0000153c <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    153c:	0f 93       	push	r16
    153e:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    1540:	0e 94 ba 09 	call	0x1374	; 0x1374 <mirf_data_ready>
    1544:	88 23       	and	r24, r24
    1546:	09 f4       	brne	.+2      	; 0x154a <handleRFCommands+0xe>
    1548:	53 c3       	rjmp	.+1702   	; 0x1bf0 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    154a:	80 91 31 04 	lds	r24, 0x0431
    154e:	82 60       	ori	r24, 0x02	; 2
    1550:	80 93 31 04 	sts	0x0431, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    1554:	87 e0       	ldi	r24, 0x07	; 7
    1556:	60 e7       	ldi	r22, 0x70	; 112
    1558:	0e 94 a7 09 	call	0x134e	; 0x134e <mirf_config_register>

		mirf_get_data(rfData);
    155c:	83 e8       	ldi	r24, 0x83	; 131
    155e:	95 e0       	ldi	r25, 0x05	; 5
    1560:	0e 94 8a 0a 	call	0x1514	; 0x1514 <mirf_get_data>
		flush_rx_fifo();
    1564:	0e 94 b4 09 	call	0x1368	; 0x1368 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    1568:	80 91 83 05 	lds	r24, 0x0583
    156c:	88 23       	and	r24, r24
    156e:	b9 f4       	brne	.+46     	; 0x159e <handleRFCommands+0x62>
    1570:	80 91 84 05 	lds	r24, 0x0584
    1574:	88 23       	and	r24, r24
    1576:	99 f4       	brne	.+38     	; 0x159e <handleRFCommands+0x62>
    1578:	80 91 85 05 	lds	r24, 0x0585
    157c:	88 23       	and	r24, r24
    157e:	79 f4       	brne	.+30     	; 0x159e <handleRFCommands+0x62>
    1580:	80 91 86 05 	lds	r24, 0x0586
    1584:	88 30       	cpi	r24, 0x08	; 8
    1586:	59 f4       	brne	.+22     	; 0x159e <handleRFCommands+0x62>
    1588:	80 91 87 05 	lds	r24, 0x0587
    158c:	88 23       	and	r24, r24
    158e:	39 f4       	brne	.+14     	; 0x159e <handleRFCommands+0x62>
    1590:	80 91 88 05 	lds	r24, 0x0588
    1594:	88 23       	and	r24, r24
    1596:	19 f4       	brne	.+6      	; 0x159e <handleRFCommands+0x62>

			sleep(60);
    1598:	8c e3       	ldi	r24, 0x3C	; 60
    159a:	0e 94 fd 1c 	call	0x39fa	; 0x39fa <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    159e:	20 91 87 05 	lds	r18, 0x0587
    15a2:	82 2f       	mov	r24, r18
    15a4:	90 e0       	ldi	r25, 0x00	; 0
    15a6:	8f 77       	andi	r24, 0x7F	; 127
    15a8:	90 70       	andi	r25, 0x00	; 0
    15aa:	90 93 2e 04 	sts	0x042E, r25
    15ae:	80 93 2d 04 	sts	0x042D, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15b2:	e0 91 88 05 	lds	r30, 0x0588
    15b6:	4e 2f       	mov	r20, r30
    15b8:	50 e0       	ldi	r21, 0x00	; 0
    15ba:	4f 77       	andi	r20, 0x7F	; 127
    15bc:	50 70       	andi	r21, 0x00	; 0
    15be:	50 93 2c 04 	sts	0x042C, r21
    15c2:	40 93 2b 04 	sts	0x042B, r20
    15c6:	bc 01       	movw	r22, r24
    15c8:	66 0f       	add	r22, r22
    15ca:	77 1f       	adc	r23, r23
    15cc:	66 0f       	add	r22, r22
    15ce:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    15d0:	27 ff       	sbrs	r18, 7
    15d2:	05 c0       	rjmp	.+10     	; 0x15de <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    15d4:	70 93 1c 04 	sts	0x041C, r23
    15d8:	60 93 1b 04 	sts	0x041B, r22
    15dc:	08 c0       	rjmp	.+16     	; 0x15ee <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    15de:	88 27       	eor	r24, r24
    15e0:	99 27       	eor	r25, r25
    15e2:	86 1b       	sub	r24, r22
    15e4:	97 0b       	sbc	r25, r23
    15e6:	90 93 1c 04 	sts	0x041C, r25
    15ea:	80 93 1b 04 	sts	0x041B, r24
    15ee:	9a 01       	movw	r18, r20
    15f0:	22 0f       	add	r18, r18
    15f2:	33 1f       	adc	r19, r19
    15f4:	22 0f       	add	r18, r18
    15f6:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    15f8:	e7 ff       	sbrs	r30, 7
    15fa:	05 c0       	rjmp	.+10     	; 0x1606 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    15fc:	30 93 1e 04 	sts	0x041E, r19
    1600:	20 93 1d 04 	sts	0x041D, r18
    1604:	08 c0       	rjmp	.+16     	; 0x1616 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    1606:	88 27       	eor	r24, r24
    1608:	99 27       	eor	r25, r25
    160a:	82 1b       	sub	r24, r18
    160c:	93 0b       	sbc	r25, r19
    160e:	90 93 1e 04 	sts	0x041E, r25
    1612:	80 93 1d 04 	sts	0x041D, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1616:	80 91 1b 04 	lds	r24, 0x041B
    161a:	90 91 1c 04 	lds	r25, 0x041C
    161e:	81 50       	subi	r24, 0x01	; 1
    1620:	92 40       	sbci	r25, 0x02	; 2
    1622:	34 f0       	brlt	.+12     	; 0x1630 <handleRFCommands+0xf4>
    1624:	80 e0       	ldi	r24, 0x00	; 0
    1626:	92 e0       	ldi	r25, 0x02	; 2
    1628:	90 93 1c 04 	sts	0x041C, r25
    162c:	80 93 1b 04 	sts	0x041B, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1630:	80 91 1d 04 	lds	r24, 0x041D
    1634:	90 91 1e 04 	lds	r25, 0x041E
    1638:	81 50       	subi	r24, 0x01	; 1
    163a:	92 40       	sbci	r25, 0x02	; 2
    163c:	34 f0       	brlt	.+12     	; 0x164a <handleRFCommands+0x10e>
    163e:	80 e0       	ldi	r24, 0x00	; 0
    1640:	92 e0       	ldi	r25, 0x02	; 2
    1642:	90 93 1e 04 	sts	0x041E, r25
    1646:	80 93 1d 04 	sts	0x041D, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    164a:	80 91 1b 04 	lds	r24, 0x041B
    164e:	90 91 1c 04 	lds	r25, 0x041C
    1652:	80 50       	subi	r24, 0x00	; 0
    1654:	9e 4f       	sbci	r25, 0xFE	; 254
    1656:	34 f4       	brge	.+12     	; 0x1664 <handleRFCommands+0x128>
    1658:	80 e0       	ldi	r24, 0x00	; 0
    165a:	9e ef       	ldi	r25, 0xFE	; 254
    165c:	90 93 1c 04 	sts	0x041C, r25
    1660:	80 93 1b 04 	sts	0x041B, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1664:	80 91 1d 04 	lds	r24, 0x041D
    1668:	90 91 1e 04 	lds	r25, 0x041E
    166c:	80 50       	subi	r24, 0x00	; 0
    166e:	9e 4f       	sbci	r25, 0xFE	; 254
    1670:	34 f4       	brge	.+12     	; 0x167e <handleRFCommands+0x142>
    1672:	80 e0       	ldi	r24, 0x00	; 0
    1674:	9e ef       	ldi	r25, 0xFE	; 254
    1676:	90 93 1e 04 	sts	0x041E, r25
    167a:	80 93 1d 04 	sts	0x041D, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    167e:	80 91 83 05 	lds	r24, 0x0583
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	90 93 7c 05 	sts	0x057C, r25
    1688:	80 93 7b 05 	sts	0x057B, r24
    168c:	20 91 84 05 	lds	r18, 0x0584
    1690:	30 e0       	ldi	r19, 0x00	; 0
    1692:	30 93 7e 05 	sts	0x057E, r19
    1696:	20 93 7d 05 	sts	0x057D, r18
    169a:	e0 91 85 05 	lds	r30, 0x0585
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	f0 93 80 05 	sts	0x0580, r31
    16a4:	e0 93 7f 05 	sts	0x057F, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16a8:	0f ef       	ldi	r16, 0xFF	; 255
    16aa:	10 e0       	ldi	r17, 0x00	; 0
    16ac:	ac 01       	movw	r20, r24
    16ae:	40 9f       	mul	r20, r16
    16b0:	c0 01       	movw	r24, r0
    16b2:	41 9f       	mul	r20, r17
    16b4:	90 0d       	add	r25, r0
    16b6:	50 9f       	mul	r21, r16
    16b8:	90 0d       	add	r25, r0
    16ba:	11 24       	eor	r1, r1
    16bc:	64 e6       	ldi	r22, 0x64	; 100
    16be:	70 e0       	ldi	r23, 0x00	; 0
    16c0:	0e 94 75 21 	call	0x42ea	; 0x42ea <__udivmodhi4>
    16c4:	46 2f       	mov	r20, r22
    16c6:	40 95       	com	r20
    16c8:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    16cc:	20 9f       	mul	r18, r16
    16ce:	c0 01       	movw	r24, r0
    16d0:	21 9f       	mul	r18, r17
    16d2:	90 0d       	add	r25, r0
    16d4:	30 9f       	mul	r19, r16
    16d6:	90 0d       	add	r25, r0
    16d8:	11 24       	eor	r1, r1
    16da:	64 e6       	ldi	r22, 0x64	; 100
    16dc:	70 e0       	ldi	r23, 0x00	; 0
    16de:	0e 94 75 21 	call	0x42ea	; 0x42ea <__udivmodhi4>
    16e2:	60 95       	com	r22
    16e4:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    16e8:	e0 9f       	mul	r30, r16
    16ea:	c0 01       	movw	r24, r0
    16ec:	e1 9f       	mul	r30, r17
    16ee:	90 0d       	add	r25, r0
    16f0:	f0 9f       	mul	r31, r16
    16f2:	90 0d       	add	r25, r0
    16f4:	11 24       	eor	r1, r1
    16f6:	64 e6       	ldi	r22, 0x64	; 100
    16f8:	70 e0       	ldi	r23, 0x00	; 0
    16fa:	0e 94 75 21 	call	0x42ea	; 0x42ea <__udivmodhi4>
    16fe:	60 95       	com	r22
    1700:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    1704:	84 2f       	mov	r24, r20
    1706:	0e 94 a4 08 	call	0x1148	; 0x1148 <updateRedLed>
		updateGreenLed(pwm_green);
    170a:	80 91 0d 02 	lds	r24, 0x020D
    170e:	0e 94 ba 08 	call	0x1174	; 0x1174 <updateGreenLed>
		updateBlueLed(pwm_blue);
    1712:	80 91 0e 02 	lds	r24, 0x020E
    1716:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    171a:	80 91 86 05 	lds	r24, 0x0586
    171e:	98 2f       	mov	r25, r24
    1720:	80 ff       	sbrs	r24, 0
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    1724:	44 98       	cbi	0x08, 4	; 8
    1726:	01 c0       	rjmp	.+2      	; 0x172a <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1728:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    172a:	91 ff       	sbrs	r25, 1
    172c:	02 c0       	rjmp	.+4      	; 0x1732 <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    172e:	45 98       	cbi	0x08, 5	; 8
    1730:	01 c0       	rjmp	.+2      	; 0x1734 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    1732:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    1734:	92 ff       	sbrs	r25, 2
    1736:	04 c0       	rjmp	.+8      	; 0x1740 <handleRFCommands+0x204>
			irEnabled = 1;
    1738:	81 e0       	ldi	r24, 0x01	; 1
    173a:	80 93 11 02 	sts	0x0211, r24
    173e:	02 c0       	rjmp	.+4      	; 0x1744 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    1740:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    1744:	94 ff       	sbrs	r25, 4
    1746:	02 c0       	rjmp	.+4      	; 0x174c <handleRFCommands+0x210>
			calibrateSensors();
    1748:	0e 94 02 16 	call	0x2c04	; 0x2c04 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    174c:	90 91 86 05 	lds	r25, 0x0586
    1750:	96 ff       	sbrs	r25, 6
    1752:	04 c0       	rjmp	.+8      	; 0x175c <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    1754:	81 e0       	ldi	r24, 0x01	; 1
    1756:	80 93 62 05 	sts	0x0562, r24
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    175c:	10 92 62 05 	sts	0x0562, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    1760:	97 ff       	sbrs	r25, 7
    1762:	04 c0       	rjmp	.+8      	; 0x176c <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    1764:	81 e0       	ldi	r24, 0x01	; 1
    1766:	80 93 63 05 	sts	0x0563, r24
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    176c:	10 92 63 05 	sts	0x0563, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    1770:	80 91 89 05 	lds	r24, 0x0589
    1774:	80 ff       	sbrs	r24, 0
    1776:	04 c0       	rjmp	.+8      	; 0x1780 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1778:	80 91 0b 01 	lds	r24, 0x010B
    177c:	8e 7f       	andi	r24, 0xFE	; 254
    177e:	03 c0       	rjmp	.+6      	; 0x1786 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    1780:	80 91 0b 01 	lds	r24, 0x010B
    1784:	81 60       	ori	r24, 0x01	; 1
    1786:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    178a:	80 91 89 05 	lds	r24, 0x0589
    178e:	81 ff       	sbrs	r24, 1
    1790:	04 c0       	rjmp	.+8      	; 0x179a <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    1792:	80 91 0b 01 	lds	r24, 0x010B
    1796:	8d 7f       	andi	r24, 0xFD	; 253
    1798:	03 c0       	rjmp	.+6      	; 0x17a0 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    179a:	80 91 0b 01 	lds	r24, 0x010B
    179e:	82 60       	ori	r24, 0x02	; 2
    17a0:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    17a4:	80 91 89 05 	lds	r24, 0x0589
    17a8:	82 ff       	sbrs	r24, 2
    17aa:	04 c0       	rjmp	.+8      	; 0x17b4 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17ac:	80 91 0b 01 	lds	r24, 0x010B
    17b0:	8b 7f       	andi	r24, 0xFB	; 251
    17b2:	03 c0       	rjmp	.+6      	; 0x17ba <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17b4:	80 91 0b 01 	lds	r24, 0x010B
    17b8:	84 60       	ori	r24, 0x04	; 4
    17ba:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    17be:	80 91 89 05 	lds	r24, 0x0589
    17c2:	83 ff       	sbrs	r24, 3
    17c4:	02 c0       	rjmp	.+4      	; 0x17ca <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    17c6:	a3 98       	cbi	0x14, 3	; 20
    17c8:	01 c0       	rjmp	.+2      	; 0x17cc <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    17ca:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    17cc:	80 91 89 05 	lds	r24, 0x0589
    17d0:	84 ff       	sbrs	r24, 4
    17d2:	04 c0       	rjmp	.+8      	; 0x17dc <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    17d4:	80 91 0b 01 	lds	r24, 0x010B
    17d8:	8f 7e       	andi	r24, 0xEF	; 239
    17da:	03 c0       	rjmp	.+6      	; 0x17e2 <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    17dc:	80 91 0b 01 	lds	r24, 0x010B
    17e0:	80 61       	ori	r24, 0x10	; 16
    17e2:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    17e6:	80 91 89 05 	lds	r24, 0x0589
    17ea:	85 ff       	sbrs	r24, 5
    17ec:	04 c0       	rjmp	.+8      	; 0x17f6 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    17ee:	80 91 0b 01 	lds	r24, 0x010B
    17f2:	8f 7d       	andi	r24, 0xDF	; 223
    17f4:	03 c0       	rjmp	.+6      	; 0x17fc <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    17f6:	80 91 0b 01 	lds	r24, 0x010B
    17fa:	80 62       	ori	r24, 0x20	; 32
    17fc:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1800:	80 91 89 05 	lds	r24, 0x0589
    1804:	86 ff       	sbrs	r24, 6
    1806:	04 c0       	rjmp	.+8      	; 0x1810 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1808:	80 91 0b 01 	lds	r24, 0x010B
    180c:	8f 7b       	andi	r24, 0xBF	; 191
    180e:	03 c0       	rjmp	.+6      	; 0x1816 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1810:	80 91 0b 01 	lds	r24, 0x010B
    1814:	80 64       	ori	r24, 0x40	; 64
    1816:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    181a:	80 91 89 05 	lds	r24, 0x0589
    181e:	87 ff       	sbrs	r24, 7
    1820:	04 c0       	rjmp	.+8      	; 0x182a <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    1822:	80 91 0b 01 	lds	r24, 0x010B
    1826:	8f 77       	andi	r24, 0x7F	; 127
    1828:	03 c0       	rjmp	.+6      	; 0x1830 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    182a:	80 91 0b 01 	lds	r24, 0x010B
    182e:	80 68       	ori	r24, 0x80	; 128
    1830:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    1834:	80 91 0b 02 	lds	r24, 0x020B
    1838:	80 93 6b 05 	sts	0x056B, r24

		switch(packetId) {
    183c:	85 30       	cpi	r24, 0x05	; 5
    183e:	09 f4       	brne	.+2      	; 0x1842 <handleRFCommands+0x306>
    1840:	d2 c0       	rjmp	.+420    	; 0x19e6 <handleRFCommands+0x4aa>
    1842:	86 30       	cpi	r24, 0x06	; 6
    1844:	30 f4       	brcc	.+12     	; 0x1852 <handleRFCommands+0x316>
    1846:	83 30       	cpi	r24, 0x03	; 3
    1848:	59 f0       	breq	.+22     	; 0x1860 <handleRFCommands+0x324>
    184a:	84 30       	cpi	r24, 0x04	; 4
    184c:	09 f0       	breq	.+2      	; 0x1850 <handleRFCommands+0x314>
    184e:	cb c1       	rjmp	.+918    	; 0x1be6 <handleRFCommands+0x6aa>
    1850:	77 c0       	rjmp	.+238    	; 0x1940 <handleRFCommands+0x404>
    1852:	86 30       	cpi	r24, 0x06	; 6
    1854:	09 f4       	brne	.+2      	; 0x1858 <handleRFCommands+0x31c>
    1856:	21 c1       	rjmp	.+578    	; 0x1a9a <handleRFCommands+0x55e>
    1858:	87 30       	cpi	r24, 0x07	; 7
    185a:	09 f0       	breq	.+2      	; 0x185e <handleRFCommands+0x322>
    185c:	c4 c1       	rjmp	.+904    	; 0x1be6 <handleRFCommands+0x6aa>
    185e:	70 c1       	rjmp	.+736    	; 0x1b40 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    1860:	80 91 83 03 	lds	r24, 0x0383
    1864:	90 91 84 03 	lds	r25, 0x0384
    1868:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[2] = proximityResult[0]>>8;
    186c:	89 2f       	mov	r24, r25
    186e:	99 0f       	add	r25, r25
    1870:	99 0b       	sbc	r25, r25
    1872:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    1876:	80 91 85 03 	lds	r24, 0x0385
    187a:	90 91 86 03 	lds	r25, 0x0386
    187e:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[4] = proximityResult[1]>>8;
    1882:	89 2f       	mov	r24, r25
    1884:	99 0f       	add	r25, r25
    1886:	99 0b       	sbc	r25, r25
    1888:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    188c:	80 91 87 03 	lds	r24, 0x0387
    1890:	90 91 88 03 	lds	r25, 0x0388
    1894:	80 93 70 05 	sts	0x0570, r24
				ackPayload[6] = proximityResult[2]>>8;
    1898:	89 2f       	mov	r24, r25
    189a:	99 0f       	add	r25, r25
    189c:	99 0b       	sbc	r25, r25
    189e:	80 93 71 05 	sts	0x0571, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    18a2:	80 91 89 03 	lds	r24, 0x0389
    18a6:	90 91 8a 03 	lds	r25, 0x038A
    18aa:	80 93 72 05 	sts	0x0572, r24
				ackPayload[8] = proximityResult[3]>>8;
    18ae:	89 2f       	mov	r24, r25
    18b0:	99 0f       	add	r25, r25
    18b2:	99 0b       	sbc	r25, r25
    18b4:	80 93 73 05 	sts	0x0573, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    18b8:	80 91 8d 03 	lds	r24, 0x038D
    18bc:	90 91 8e 03 	lds	r25, 0x038E
    18c0:	80 93 74 05 	sts	0x0574, r24
				ackPayload[10] = proximityResult[5]>>8;
    18c4:	89 2f       	mov	r24, r25
    18c6:	99 0f       	add	r25, r25
    18c8:	99 0b       	sbc	r25, r25
    18ca:	80 93 75 05 	sts	0x0575, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    18ce:	80 91 8f 03 	lds	r24, 0x038F
    18d2:	90 91 90 03 	lds	r25, 0x0390
    18d6:	80 93 76 05 	sts	0x0576, r24
				ackPayload[12] = proximityResult[6]>>8;
    18da:	89 2f       	mov	r24, r25
    18dc:	99 0f       	add	r25, r25
    18de:	99 0b       	sbc	r25, r25
    18e0:	80 93 77 05 	sts	0x0577, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    18e4:	80 91 91 03 	lds	r24, 0x0391
    18e8:	90 91 92 03 	lds	r25, 0x0392
    18ec:	80 93 78 05 	sts	0x0578, r24
				ackPayload[14] = proximityResult[7]>>8;
    18f0:	89 2f       	mov	r24, r25
    18f2:	99 0f       	add	r25, r25
    18f4:	99 0b       	sbc	r25, r25
    18f6:	80 93 79 05 	sts	0x0579, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    18fa:	20 91 03 01 	lds	r18, 0x0103
    18fe:	80 91 03 01 	lds	r24, 0x0103
    1902:	40 91 03 01 	lds	r20, 0x0103
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	80 72       	andi	r24, 0x20	; 32
    190a:	90 70       	andi	r25, 0x00	; 0
    190c:	75 e0       	ldi	r23, 0x05	; 5
    190e:	95 95       	asr	r25
    1910:	87 95       	ror	r24
    1912:	7a 95       	dec	r23
    1914:	e1 f7       	brne	.-8      	; 0x190e <handleRFCommands+0x3d2>
    1916:	88 0f       	add	r24, r24
    1918:	99 1f       	adc	r25, r25
    191a:	44 1f       	adc	r20, r20
    191c:	44 27       	eor	r20, r20
    191e:	44 1f       	adc	r20, r20
    1920:	44 0f       	add	r20, r20
    1922:	44 0f       	add	r20, r20
    1924:	48 2b       	or	r20, r24
    1926:	30 e0       	ldi	r19, 0x00	; 0
    1928:	20 71       	andi	r18, 0x10	; 16
    192a:	30 70       	andi	r19, 0x00	; 0
    192c:	54 e0       	ldi	r21, 0x04	; 4
    192e:	35 95       	asr	r19
    1930:	27 95       	ror	r18
    1932:	5a 95       	dec	r21
    1934:	e1 f7       	brne	.-8      	; 0x192e <handleRFCommands+0x3f2>
    1936:	42 2b       	or	r20, r18
    1938:	40 93 7a 05 	sts	0x057A, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    193c:	84 e0       	ldi	r24, 0x04	; 4
    193e:	51 c1       	rjmp	.+674    	; 0x1be2 <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1940:	80 91 8b 03 	lds	r24, 0x038B
    1944:	90 91 8c 03 	lds	r25, 0x038C
    1948:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[2] = proximityResult[4]>>8;
    194c:	89 2f       	mov	r24, r25
    194e:	99 0f       	add	r25, r25
    1950:	99 0b       	sbc	r25, r25
    1952:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    1956:	80 91 93 03 	lds	r24, 0x0393
    195a:	90 91 94 03 	lds	r25, 0x0394
    195e:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[4] = proximityResult[8]>>8;
    1962:	89 2f       	mov	r24, r25
    1964:	99 0f       	add	r25, r25
    1966:	99 0b       	sbc	r25, r25
    1968:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    196c:	80 91 95 03 	lds	r24, 0x0395
    1970:	90 91 96 03 	lds	r25, 0x0396
    1974:	80 93 70 05 	sts	0x0570, r24
				ackPayload[6] = proximityResult[9]>>8;
    1978:	89 2f       	mov	r24, r25
    197a:	99 0f       	add	r25, r25
    197c:	99 0b       	sbc	r25, r25
    197e:	80 93 71 05 	sts	0x0571, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    1982:	80 91 97 03 	lds	r24, 0x0397
    1986:	90 91 98 03 	lds	r25, 0x0398
    198a:	80 93 72 05 	sts	0x0572, r24
				ackPayload[8] = proximityResult[10]>>8;
    198e:	89 2f       	mov	r24, r25
    1990:	99 0f       	add	r25, r25
    1992:	99 0b       	sbc	r25, r25
    1994:	80 93 73 05 	sts	0x0573, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1998:	80 91 99 03 	lds	r24, 0x0399
    199c:	90 91 9a 03 	lds	r25, 0x039A
    19a0:	80 93 74 05 	sts	0x0574, r24
				ackPayload[10] = proximityResult[11]>>8;
    19a4:	89 2f       	mov	r24, r25
    19a6:	99 0f       	add	r25, r25
    19a8:	99 0b       	sbc	r25, r25
    19aa:	80 93 75 05 	sts	0x0575, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19ae:	80 91 3f 05 	lds	r24, 0x053F
    19b2:	90 91 40 05 	lds	r25, 0x0540
    19b6:	80 93 76 05 	sts	0x0576, r24
				ackPayload[12] = accX>>8;
    19ba:	89 2f       	mov	r24, r25
    19bc:	99 0f       	add	r25, r25
    19be:	99 0b       	sbc	r25, r25
    19c0:	80 93 77 05 	sts	0x0577, r24
				ackPayload[13] = accY&0xFF;
    19c4:	80 91 41 05 	lds	r24, 0x0541
    19c8:	90 91 42 05 	lds	r25, 0x0542
    19cc:	80 93 78 05 	sts	0x0578, r24
				ackPayload[14] = accY>>8;
    19d0:	89 2f       	mov	r24, r25
    19d2:	99 0f       	add	r25, r25
    19d4:	99 0b       	sbc	r25, r25
    19d6:	80 93 79 05 	sts	0x0579, r24
				ackPayload[15] = irCommand;
    19da:	80 91 3a 05 	lds	r24, 0x053A
    19de:	80 93 7a 05 	sts	0x057A, r24
				packetId = 5;
    19e2:	85 e0       	ldi	r24, 0x05	; 5
    19e4:	fe c0       	rjmp	.+508    	; 0x1be2 <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    19e6:	80 91 4f 03 	lds	r24, 0x034F
    19ea:	90 91 50 03 	lds	r25, 0x0350
    19ee:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[2] = proximityValue[0]>>8;
    19f2:	80 91 4f 03 	lds	r24, 0x034F
    19f6:	90 91 50 03 	lds	r25, 0x0350
    19fa:	90 93 6d 05 	sts	0x056D, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    19fe:	80 91 53 03 	lds	r24, 0x0353
    1a02:	90 91 54 03 	lds	r25, 0x0354
    1a06:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a0a:	80 91 53 03 	lds	r24, 0x0353
    1a0e:	90 91 54 03 	lds	r25, 0x0354
    1a12:	90 93 6f 05 	sts	0x056F, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a16:	80 91 57 03 	lds	r24, 0x0357
    1a1a:	90 91 58 03 	lds	r25, 0x0358
    1a1e:	80 93 70 05 	sts	0x0570, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a22:	80 91 57 03 	lds	r24, 0x0357
    1a26:	90 91 58 03 	lds	r25, 0x0358
    1a2a:	90 93 71 05 	sts	0x0571, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a2e:	80 91 5b 03 	lds	r24, 0x035B
    1a32:	90 91 5c 03 	lds	r25, 0x035C
    1a36:	80 93 72 05 	sts	0x0572, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a3a:	80 91 5b 03 	lds	r24, 0x035B
    1a3e:	90 91 5c 03 	lds	r25, 0x035C
    1a42:	90 93 73 05 	sts	0x0573, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a46:	80 91 63 03 	lds	r24, 0x0363
    1a4a:	90 91 64 03 	lds	r25, 0x0364
    1a4e:	80 93 74 05 	sts	0x0574, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a52:	80 91 63 03 	lds	r24, 0x0363
    1a56:	90 91 64 03 	lds	r25, 0x0364
    1a5a:	90 93 75 05 	sts	0x0575, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1a5e:	80 91 67 03 	lds	r24, 0x0367
    1a62:	90 91 68 03 	lds	r25, 0x0368
    1a66:	80 93 76 05 	sts	0x0576, r24
				ackPayload[12] = proximityValue[12]>>8;
    1a6a:	80 91 67 03 	lds	r24, 0x0367
    1a6e:	90 91 68 03 	lds	r25, 0x0368
    1a72:	90 93 77 05 	sts	0x0577, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1a76:	80 91 6b 03 	lds	r24, 0x036B
    1a7a:	90 91 6c 03 	lds	r25, 0x036C
    1a7e:	80 93 78 05 	sts	0x0578, r24
				ackPayload[14] = proximityValue[14]>>8;
    1a82:	80 91 6b 03 	lds	r24, 0x036B
    1a86:	90 91 6c 03 	lds	r25, 0x036C
    1a8a:	90 93 79 05 	sts	0x0579, r25
				ackPayload[15] = currentSelector;
    1a8e:	80 91 5e 05 	lds	r24, 0x055E
    1a92:	80 93 7a 05 	sts	0x057A, r24
				packetId = 6;
    1a96:	86 e0       	ldi	r24, 0x06	; 6
    1a98:	a4 c0       	rjmp	.+328    	; 0x1be2 <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1a9a:	80 91 5f 03 	lds	r24, 0x035F
    1a9e:	90 91 60 03 	lds	r25, 0x0360
    1aa2:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[2] = proximityValue[8]>>8;
    1aa6:	80 91 5f 03 	lds	r24, 0x035F
    1aaa:	90 91 60 03 	lds	r25, 0x0360
    1aae:	90 93 6d 05 	sts	0x056D, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1ab2:	80 91 6f 03 	lds	r24, 0x036F
    1ab6:	90 91 70 03 	lds	r25, 0x0370
    1aba:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[4] = proximityValue[16]>>8;
    1abe:	80 91 6f 03 	lds	r24, 0x036F
    1ac2:	90 91 70 03 	lds	r25, 0x0370
    1ac6:	90 93 6f 05 	sts	0x056F, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1aca:	80 91 73 03 	lds	r24, 0x0373
    1ace:	90 91 74 03 	lds	r25, 0x0374
    1ad2:	80 93 70 05 	sts	0x0570, r24
				ackPayload[6] = proximityValue[18]>>8;
    1ad6:	80 91 73 03 	lds	r24, 0x0373
    1ada:	90 91 74 03 	lds	r25, 0x0374
    1ade:	90 93 71 05 	sts	0x0571, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1ae2:	80 91 77 03 	lds	r24, 0x0377
    1ae6:	90 91 78 03 	lds	r25, 0x0378
    1aea:	80 93 72 05 	sts	0x0572, r24
				ackPayload[8] = proximityValue[20]>>8;
    1aee:	80 91 77 03 	lds	r24, 0x0377
    1af2:	90 91 78 03 	lds	r25, 0x0378
    1af6:	90 93 73 05 	sts	0x0573, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1afa:	80 91 7b 03 	lds	r24, 0x037B
    1afe:	90 91 7c 03 	lds	r25, 0x037C
    1b02:	80 93 74 05 	sts	0x0574, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b06:	80 91 7b 03 	lds	r24, 0x037B
    1b0a:	90 91 7c 03 	lds	r25, 0x037C
    1b0e:	90 93 75 05 	sts	0x0575, r25
				ackPayload[11] = accZ&0xFF;
    1b12:	80 91 43 05 	lds	r24, 0x0543
    1b16:	90 91 44 05 	lds	r25, 0x0544
    1b1a:	80 93 76 05 	sts	0x0576, r24
				ackPayload[12] = accZ>>8;
    1b1e:	89 2f       	mov	r24, r25
    1b20:	99 0f       	add	r25, r25
    1b22:	99 0b       	sbc	r25, r25
    1b24:	80 93 77 05 	sts	0x0577, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b28:	80 91 e7 03 	lds	r24, 0x03E7
    1b2c:	90 91 e8 03 	lds	r25, 0x03E8
    1b30:	80 93 78 05 	sts	0x0578, r24
				ackPayload[14] = batteryLevel>>8;
    1b34:	90 93 79 05 	sts	0x0579, r25
				ackPayload[15] = 0;
    1b38:	10 92 7a 05 	sts	0x057A, r1
				packetId = 7;
    1b3c:	87 e0       	ldi	r24, 0x07	; 7
    1b3e:	51 c0       	rjmp	.+162    	; 0x1be2 <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b40:	80 91 ff 03 	lds	r24, 0x03FF
    1b44:	90 91 00 04 	lds	r25, 0x0400
    1b48:	a0 91 01 04 	lds	r26, 0x0401
    1b4c:	b0 91 02 04 	lds	r27, 0x0402
    1b50:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[2] = leftMotSteps>>8;
    1b54:	29 2f       	mov	r18, r25
    1b56:	3a 2f       	mov	r19, r26
    1b58:	4b 2f       	mov	r20, r27
    1b5a:	55 27       	eor	r21, r21
    1b5c:	47 fd       	sbrc	r20, 7
    1b5e:	5a 95       	dec	r21
    1b60:	20 93 6d 05 	sts	0x056D, r18
				ackPayload[3] = leftMotSteps>>16;
    1b64:	9d 01       	movw	r18, r26
    1b66:	55 27       	eor	r21, r21
    1b68:	37 fd       	sbrc	r19, 7
    1b6a:	50 95       	com	r21
    1b6c:	45 2f       	mov	r20, r21
    1b6e:	20 93 6e 05 	sts	0x056E, r18
				ackPayload[4] = leftMotSteps>>24;
    1b72:	8b 2f       	mov	r24, r27
    1b74:	bb 27       	eor	r27, r27
    1b76:	87 fd       	sbrc	r24, 7
    1b78:	b0 95       	com	r27
    1b7a:	9b 2f       	mov	r25, r27
    1b7c:	ab 2f       	mov	r26, r27
    1b7e:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1b82:	80 91 fb 03 	lds	r24, 0x03FB
    1b86:	90 91 fc 03 	lds	r25, 0x03FC
    1b8a:	a0 91 fd 03 	lds	r26, 0x03FD
    1b8e:	b0 91 fe 03 	lds	r27, 0x03FE
    1b92:	80 93 70 05 	sts	0x0570, r24
				ackPayload[6] = rightMotSteps>>8;
    1b96:	29 2f       	mov	r18, r25
    1b98:	3a 2f       	mov	r19, r26
    1b9a:	4b 2f       	mov	r20, r27
    1b9c:	55 27       	eor	r21, r21
    1b9e:	47 fd       	sbrc	r20, 7
    1ba0:	5a 95       	dec	r21
    1ba2:	20 93 71 05 	sts	0x0571, r18
				ackPayload[7] = rightMotSteps>>16;
    1ba6:	9d 01       	movw	r18, r26
    1ba8:	55 27       	eor	r21, r21
    1baa:	37 fd       	sbrc	r19, 7
    1bac:	50 95       	com	r21
    1bae:	45 2f       	mov	r20, r21
    1bb0:	20 93 72 05 	sts	0x0572, r18
				ackPayload[8] = rightMotSteps>>24;
    1bb4:	8b 2f       	mov	r24, r27
    1bb6:	bb 27       	eor	r27, r27
    1bb8:	87 fd       	sbrc	r24, 7
    1bba:	b0 95       	com	r27
    1bbc:	9b 2f       	mov	r25, r27
    1bbe:	ab 2f       	mov	r26, r27
    1bc0:	80 93 73 05 	sts	0x0573, r24
				ackPayload[9] = 0;
    1bc4:	10 92 74 05 	sts	0x0574, r1
				ackPayload[10] = 0;
    1bc8:	10 92 75 05 	sts	0x0575, r1
				ackPayload[11] = 0;
    1bcc:	10 92 76 05 	sts	0x0576, r1
				ackPayload[12] = 0;
    1bd0:	10 92 77 05 	sts	0x0577, r1
				ackPayload[13] = 0;
    1bd4:	10 92 78 05 	sts	0x0578, r1
				ackPayload[14] = 0;
    1bd8:	10 92 79 05 	sts	0x0579, r1
				ackPayload[15] = 0;
    1bdc:	10 92 7a 05 	sts	0x057A, r1
				packetId = 3;
    1be0:	83 e0       	ldi	r24, 0x03	; 3
    1be2:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1be6:	8b e6       	ldi	r24, 0x6B	; 107
    1be8:	95 e0       	ldi	r25, 0x05	; 5
    1bea:	60 e1       	ldi	r22, 0x10	; 16
    1bec:	0e 94 86 09 	call	0x130c	; 0x130c <writeAckPayload>

	}

}
    1bf0:	1f 91       	pop	r17
    1bf2:	0f 91       	pop	r16
    1bf4:	08 95       	ret

00001bf6 <initMotors>:

#include "motors.h"

void initMotors() {
    1bf6:	0f 93       	push	r16
    1bf8:	1f 93       	push	r17
    1bfa:	cf 93       	push	r28
    1bfc:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1bfe:	e0 e9       	ldi	r30, 0x90	; 144
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c04:	a1 e9       	ldi	r26, 0x91	; 145
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c0a:	21 e7       	ldi	r18, 0x71	; 113
    1c0c:	30 e0       	ldi	r19, 0x00	; 0
    1c0e:	e9 01       	movw	r28, r18
    1c10:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c12:	40 ea       	ldi	r20, 0xA0	; 160
    1c14:	50 e0       	ldi	r21, 0x00	; 0
    1c16:	ea 01       	movw	r28, r20
    1c18:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c1a:	61 ea       	ldi	r22, 0xA1	; 161
    1c1c:	70 e0       	ldi	r23, 0x00	; 0
    1c1e:	eb 01       	movw	r28, r22
    1c20:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c22:	02 e7       	ldi	r16, 0x72	; 114
    1c24:	10 e0       	ldi	r17, 0x00	; 0
    1c26:	e8 01       	movw	r28, r16
    1c28:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c2a:	80 81       	ld	r24, Z
    1c2c:	83 68       	ori	r24, 0x83	; 131
    1c2e:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c30:	80 81       	ld	r24, Z
    1c32:	83 60       	ori	r24, 0x03	; 3
    1c34:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c36:	8c 91       	ld	r24, X
    1c38:	8b 60       	ori	r24, 0x0B	; 11
    1c3a:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c3c:	80 91 17 04 	lds	r24, 0x0417
    1c40:	90 91 18 04 	lds	r25, 0x0418
    1c44:	90 93 99 00 	sts	0x0099, r25
    1c48:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c4c:	10 92 9b 00 	sts	0x009B, r1
    1c50:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c54:	d9 01       	movw	r26, r18
    1c56:	8c 91       	ld	r24, X
    1c58:	81 60       	ori	r24, 0x01	; 1
    1c5a:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1c5c:	80 81       	ld	r24, Z
    1c5e:	8f 75       	andi	r24, 0x5F	; 95
    1c60:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c62:	8e b1       	in	r24, 0x0e	; 14
    1c64:	87 7e       	andi	r24, 0xE7	; 231
    1c66:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1c68:	ea 01       	movw	r28, r20
    1c6a:	88 81       	ld	r24, Y
    1c6c:	83 68       	ori	r24, 0x83	; 131
    1c6e:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c70:	fb 01       	movw	r30, r22
    1c72:	80 81       	ld	r24, Z
    1c74:	8b 60       	ori	r24, 0x0B	; 11
    1c76:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1c78:	80 91 19 04 	lds	r24, 0x0419
    1c7c:	90 91 1a 04 	lds	r25, 0x041A
    1c80:	90 93 a9 00 	sts	0x00A9, r25
    1c84:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1c88:	10 92 ab 00 	sts	0x00AB, r1
    1c8c:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1c90:	d8 01       	movw	r26, r16
    1c92:	8c 91       	ld	r24, X
    1c94:	81 60       	ori	r24, 0x01	; 1
    1c96:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1c98:	88 81       	ld	r24, Y
    1c9a:	8f 75       	andi	r24, 0x5F	; 95
    1c9c:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c9e:	e2 e0       	ldi	r30, 0x02	; 2
    1ca0:	f1 e0       	ldi	r31, 0x01	; 1
    1ca2:	80 81       	ld	r24, Z
    1ca4:	87 7e       	andi	r24, 0xE7	; 231
    1ca6:	80 83       	st	Z, r24


}
    1ca8:	df 91       	pop	r29
    1caa:	cf 91       	pop	r28
    1cac:	1f 91       	pop	r17
    1cae:	0f 91       	pop	r16
    1cb0:	08 95       	ret

00001cb2 <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1cb2:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cb4:	99 27       	eor	r25, r25
    1cb6:	87 fd       	sbrc	r24, 7
    1cb8:	90 95       	com	r25
    1cba:	97 ff       	sbrs	r25, 7
    1cbc:	03 c0       	rjmp	.+6      	; 0x1cc4 <setLeftSpeed+0x12>
    1cbe:	90 95       	com	r25
    1cc0:	81 95       	neg	r24
    1cc2:	9f 4f       	sbci	r25, 0xFF	; 255
    1cc4:	90 93 2c 04 	sts	0x042C, r25
    1cc8:	80 93 2b 04 	sts	0x042B, r24
    1ccc:	9c 01       	movw	r18, r24
    1cce:	22 0f       	add	r18, r18
    1cd0:	33 1f       	adc	r19, r19
    1cd2:	22 0f       	add	r18, r18
    1cd4:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1cd6:	47 fd       	sbrc	r20, 7
    1cd8:	05 c0       	rjmp	.+10     	; 0x1ce4 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1cda:	30 93 1e 04 	sts	0x041E, r19
    1cde:	20 93 1d 04 	sts	0x041D, r18
    1ce2:	08 c0       	rjmp	.+16     	; 0x1cf4 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1ce4:	88 27       	eor	r24, r24
    1ce6:	99 27       	eor	r25, r25
    1ce8:	82 1b       	sub	r24, r18
    1cea:	93 0b       	sbc	r25, r19
    1cec:	90 93 1e 04 	sts	0x041E, r25
    1cf0:	80 93 1d 04 	sts	0x041D, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1cf4:	80 91 1d 04 	lds	r24, 0x041D
    1cf8:	90 91 1e 04 	lds	r25, 0x041E
    1cfc:	81 50       	subi	r24, 0x01	; 1
    1cfe:	92 40       	sbci	r25, 0x02	; 2
    1d00:	34 f0       	brlt	.+12     	; 0x1d0e <setLeftSpeed+0x5c>
    1d02:	80 e0       	ldi	r24, 0x00	; 0
    1d04:	92 e0       	ldi	r25, 0x02	; 2
    1d06:	90 93 1e 04 	sts	0x041E, r25
    1d0a:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d0e:	80 91 1d 04 	lds	r24, 0x041D
    1d12:	90 91 1e 04 	lds	r25, 0x041E
    1d16:	80 50       	subi	r24, 0x00	; 0
    1d18:	9e 4f       	sbci	r25, 0xFE	; 254
    1d1a:	34 f4       	brge	.+12     	; 0x1d28 <setLeftSpeed+0x76>
    1d1c:	80 e0       	ldi	r24, 0x00	; 0
    1d1e:	9e ef       	ldi	r25, 0xFE	; 254
    1d20:	90 93 1e 04 	sts	0x041E, r25
    1d24:	80 93 1d 04 	sts	0x041D, r24
    1d28:	08 95       	ret

00001d2a <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d2a:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d2c:	99 27       	eor	r25, r25
    1d2e:	87 fd       	sbrc	r24, 7
    1d30:	90 95       	com	r25
    1d32:	97 ff       	sbrs	r25, 7
    1d34:	03 c0       	rjmp	.+6      	; 0x1d3c <setRightSpeed+0x12>
    1d36:	90 95       	com	r25
    1d38:	81 95       	neg	r24
    1d3a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d3c:	90 93 2e 04 	sts	0x042E, r25
    1d40:	80 93 2d 04 	sts	0x042D, r24
    1d44:	9c 01       	movw	r18, r24
    1d46:	22 0f       	add	r18, r18
    1d48:	33 1f       	adc	r19, r19
    1d4a:	22 0f       	add	r18, r18
    1d4c:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d4e:	47 fd       	sbrc	r20, 7
    1d50:	05 c0       	rjmp	.+10     	; 0x1d5c <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d52:	30 93 1c 04 	sts	0x041C, r19
    1d56:	20 93 1b 04 	sts	0x041B, r18
    1d5a:	08 c0       	rjmp	.+16     	; 0x1d6c <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1d5c:	88 27       	eor	r24, r24
    1d5e:	99 27       	eor	r25, r25
    1d60:	82 1b       	sub	r24, r18
    1d62:	93 0b       	sbc	r25, r19
    1d64:	90 93 1c 04 	sts	0x041C, r25
    1d68:	80 93 1b 04 	sts	0x041B, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1d6c:	80 91 1b 04 	lds	r24, 0x041B
    1d70:	90 91 1c 04 	lds	r25, 0x041C
    1d74:	81 50       	subi	r24, 0x01	; 1
    1d76:	92 40       	sbci	r25, 0x02	; 2
    1d78:	34 f0       	brlt	.+12     	; 0x1d86 <setRightSpeed+0x5c>
    1d7a:	80 e0       	ldi	r24, 0x00	; 0
    1d7c:	92 e0       	ldi	r25, 0x02	; 2
    1d7e:	90 93 1c 04 	sts	0x041C, r25
    1d82:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1d86:	80 91 1b 04 	lds	r24, 0x041B
    1d8a:	90 91 1c 04 	lds	r25, 0x041C
    1d8e:	80 50       	subi	r24, 0x00	; 0
    1d90:	9e 4f       	sbci	r25, 0xFE	; 254
    1d92:	34 f4       	brge	.+12     	; 0x1da0 <setRightSpeed+0x76>
    1d94:	80 e0       	ldi	r24, 0x00	; 0
    1d96:	9e ef       	ldi	r25, 0xFE	; 254
    1d98:	90 93 1c 04 	sts	0x041C, r25
    1d9c:	80 93 1b 04 	sts	0x041B, r24
    1da0:	08 95       	ret

00001da2 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1da2:	1f 92       	push	r1
    1da4:	0f 92       	push	r0
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	0f 92       	push	r0
    1daa:	11 24       	eor	r1, r1
    1dac:	8f 93       	push	r24
    1dae:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1db0:	80 91 64 05 	lds	r24, 0x0564
    1db4:	88 23       	and	r24, r24
    1db6:	61 f0       	breq	.+24     	; 0x1dd0 <__vector_45+0x2e>
		pwm_left = 0;
    1db8:	10 92 1a 04 	sts	0x041A, r1
    1dbc:	10 92 19 04 	sts	0x0419, r1
		OCR4A = 0;
    1dc0:	10 92 a9 00 	sts	0x00A9, r1
    1dc4:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1dc8:	10 92 ab 00 	sts	0x00AB, r1
    1dcc:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1dd0:	10 92 04 04 	sts	0x0404, r1
    1dd4:	10 92 03 04 	sts	0x0403, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1dd8:	80 91 19 04 	lds	r24, 0x0419
    1ddc:	90 91 1a 04 	lds	r25, 0x041A
    1de0:	00 97       	sbiw	r24, 0x00	; 0
    1de2:	39 f5       	brne	.+78     	; 0x1e32 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1de4:	80 91 0d 04 	lds	r24, 0x040D
    1de8:	90 91 0e 04 	lds	r25, 0x040E
    1dec:	97 fd       	sbrc	r25, 7
    1dee:	05 c0       	rjmp	.+10     	; 0x1dfa <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 14;
    1df6:	8e e0       	ldi	r24, 0x0E	; 14
    1df8:	04 c0       	rjmp	.+8      	; 0x1e02 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1dfa:	81 e0       	ldi	r24, 0x01	; 1
    1dfc:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 15;
    1e00:	8f e0       	ldi	r24, 0x0F	; 15
    1e02:	80 93 4b 03 	sts	0x034B, r24
		}
		firstSampleLeft = 1;
    1e06:	81 e0       	ldi	r24, 0x01	; 1
    1e08:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e0c:	80 91 a0 00 	lds	r24, 0x00A0
    1e10:	8f 75       	andi	r24, 0x5F	; 95
    1e12:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e16:	80 91 02 01 	lds	r24, 0x0102
    1e1a:	87 7e       	andi	r24, 0xE7	; 231
    1e1c:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e20:	80 91 72 00 	lds	r24, 0x0072
    1e24:	89 7f       	andi	r24, 0xF9	; 249
    1e26:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e2a:	89 b3       	in	r24, 0x19	; 25
    1e2c:	86 60       	ori	r24, 0x06	; 6
    1e2e:	89 bb       	out	0x19, r24	; 25
    1e30:	3e c0       	rjmp	.+124    	; 0x1eae <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e32:	18 16       	cp	r1, r24
    1e34:	19 06       	cpc	r1, r25
    1e36:	ec f4       	brge	.+58     	; 0x1e72 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e38:	10 92 4e 03 	sts	0x034E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e3c:	8f e0       	ldi	r24, 0x0F	; 15
    1e3e:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e42:	80 91 a0 00 	lds	r24, 0x00A0
    1e46:	8f 7d       	andi	r24, 0xDF	; 223
    1e48:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e4c:	80 91 72 00 	lds	r24, 0x0072
    1e50:	8b 7f       	andi	r24, 0xFB	; 251
    1e52:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e56:	80 91 02 01 	lds	r24, 0x0102
    1e5a:	8f 7e       	andi	r24, 0xEF	; 239
    1e5c:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1e60:	80 91 a0 00 	lds	r24, 0x00A0
    1e64:	80 68       	ori	r24, 0x80	; 128
    1e66:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1e6a:	80 91 72 00 	lds	r24, 0x0072
    1e6e:	82 60       	ori	r24, 0x02	; 2
    1e70:	1c c0       	rjmp	.+56     	; 0x1eaa <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1e72:	10 92 4e 03 	sts	0x034E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1e76:	8e e0       	ldi	r24, 0x0E	; 14
    1e78:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1e7c:	80 91 a0 00 	lds	r24, 0x00A0
    1e80:	8f 77       	andi	r24, 0x7F	; 127
    1e82:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1e86:	80 91 72 00 	lds	r24, 0x0072
    1e8a:	8d 7f       	andi	r24, 0xFD	; 253
    1e8c:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1e90:	80 91 02 01 	lds	r24, 0x0102
    1e94:	87 7f       	andi	r24, 0xF7	; 247
    1e96:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1e9a:	80 91 a0 00 	lds	r24, 0x00A0
    1e9e:	80 62       	ori	r24, 0x20	; 32
    1ea0:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1ea4:	80 91 72 00 	lds	r24, 0x0072
    1ea8:	84 60       	ori	r24, 0x04	; 4
    1eaa:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1eae:	9f 91       	pop	r25
    1eb0:	8f 91       	pop	r24
    1eb2:	0f 90       	pop	r0
    1eb4:	0f be       	out	0x3f, r0	; 63
    1eb6:	0f 90       	pop	r0
    1eb8:	1f 90       	pop	r1
    1eba:	18 95       	reti

00001ebc <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1ebc:	1f 92       	push	r1
    1ebe:	0f 92       	push	r0
    1ec0:	0f b6       	in	r0, 0x3f	; 63
    1ec2:	0f 92       	push	r0
    1ec4:	11 24       	eor	r1, r1
    1ec6:	8f 93       	push	r24
    1ec8:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1eca:	91 e0       	ldi	r25, 0x01	; 1
    1ecc:	90 93 4e 03 	sts	0x034E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1ed0:	8e e0       	ldi	r24, 0x0E	; 14
    1ed2:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1ed6:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1eda:	9f 91       	pop	r25
    1edc:	8f 91       	pop	r24
    1ede:	0f 90       	pop	r0
    1ee0:	0f be       	out	0x3f, r0	; 63
    1ee2:	0f 90       	pop	r0
    1ee4:	1f 90       	pop	r1
    1ee6:	18 95       	reti

00001ee8 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1ee8:	1f 92       	push	r1
    1eea:	0f 92       	push	r0
    1eec:	0f b6       	in	r0, 0x3f	; 63
    1eee:	0f 92       	push	r0
    1ef0:	11 24       	eor	r1, r1
    1ef2:	8f 93       	push	r24
    1ef4:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1ef6:	91 e0       	ldi	r25, 0x01	; 1
    1ef8:	90 93 4e 03 	sts	0x034E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1efc:	8f e0       	ldi	r24, 0x0F	; 15
    1efe:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1f02:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f06:	9f 91       	pop	r25
    1f08:	8f 91       	pop	r24
    1f0a:	0f 90       	pop	r0
    1f0c:	0f be       	out	0x3f, r0	; 63
    1f0e:	0f 90       	pop	r0
    1f10:	1f 90       	pop	r1
    1f12:	18 95       	reti

00001f14 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f14:	1f 92       	push	r1
    1f16:	0f 92       	push	r0
    1f18:	0f b6       	in	r0, 0x3f	; 63
    1f1a:	0f 92       	push	r0
    1f1c:	11 24       	eor	r1, r1
    1f1e:	8f 93       	push	r24
    1f20:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f22:	80 91 64 05 	lds	r24, 0x0564
    1f26:	88 23       	and	r24, r24
    1f28:	61 f0       	breq	.+24     	; 0x1f42 <__vector_35+0x2e>
		pwm_right = 0;
    1f2a:	10 92 18 04 	sts	0x0418, r1
    1f2e:	10 92 17 04 	sts	0x0417, r1
		OCR3A = 0;
    1f32:	10 92 99 00 	sts	0x0099, r1
    1f36:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f3a:	10 92 9b 00 	sts	0x009B, r1
    1f3e:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f42:	10 92 06 04 	sts	0x0406, r1
    1f46:	10 92 05 04 	sts	0x0405, r1


	if(pwm_right == 0) {
    1f4a:	80 91 17 04 	lds	r24, 0x0417
    1f4e:	90 91 18 04 	lds	r25, 0x0418
    1f52:	00 97       	sbiw	r24, 0x00	; 0
    1f54:	29 f5       	brne	.+74     	; 0x1fa0 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f56:	80 91 0b 04 	lds	r24, 0x040B
    1f5a:	90 91 0c 04 	lds	r25, 0x040C
    1f5e:	97 fd       	sbrc	r25, 7
    1f60:	05 c0       	rjmp	.+10     	; 0x1f6c <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1f62:	81 e0       	ldi	r24, 0x01	; 1
    1f64:	80 93 4d 03 	sts	0x034D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1f68:	8c e0       	ldi	r24, 0x0C	; 12
    1f6a:	04 c0       	rjmp	.+8      	; 0x1f74 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1f6c:	81 e0       	ldi	r24, 0x01	; 1
    1f6e:	80 93 4d 03 	sts	0x034D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1f72:	8d e0       	ldi	r24, 0x0D	; 13
    1f74:	80 93 4c 03 	sts	0x034C, r24
		}
		firstSampleRight = 1;
    1f78:	81 e0       	ldi	r24, 0x01	; 1
    1f7a:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1f7e:	80 91 90 00 	lds	r24, 0x0090
    1f82:	8f 75       	andi	r24, 0x5F	; 95
    1f84:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1f88:	8e b1       	in	r24, 0x0e	; 14
    1f8a:	87 7e       	andi	r24, 0xE7	; 231
    1f8c:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1f8e:	80 91 71 00 	lds	r24, 0x0071
    1f92:	89 7f       	andi	r24, 0xF9	; 249
    1f94:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1f98:	88 b3       	in	r24, 0x18	; 24
    1f9a:	86 60       	ori	r24, 0x06	; 6
    1f9c:	88 bb       	out	0x18, r24	; 24
    1f9e:	36 c0       	rjmp	.+108    	; 0x200c <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1fa0:	18 16       	cp	r1, r24
    1fa2:	19 06       	cpc	r1, r25
    1fa4:	cc f4       	brge	.+50     	; 0x1fd8 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1fa6:	10 92 4d 03 	sts	0x034D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1faa:	8d e0       	ldi	r24, 0x0D	; 13
    1fac:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1fb0:	80 91 90 00 	lds	r24, 0x0090
    1fb4:	8f 7d       	andi	r24, 0xDF	; 223
    1fb6:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    1fba:	80 91 71 00 	lds	r24, 0x0071
    1fbe:	8b 7f       	andi	r24, 0xFB	; 251
    1fc0:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    1fc4:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    1fc6:	80 91 90 00 	lds	r24, 0x0090
    1fca:	80 68       	ori	r24, 0x80	; 128
    1fcc:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    1fd0:	80 91 71 00 	lds	r24, 0x0071
    1fd4:	82 60       	ori	r24, 0x02	; 2
    1fd6:	18 c0       	rjmp	.+48     	; 0x2008 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    1fd8:	10 92 4d 03 	sts	0x034D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    1fdc:	8c e0       	ldi	r24, 0x0C	; 12
    1fde:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    1fe2:	80 91 90 00 	lds	r24, 0x0090
    1fe6:	8f 77       	andi	r24, 0x7F	; 127
    1fe8:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    1fec:	80 91 71 00 	lds	r24, 0x0071
    1ff0:	8d 7f       	andi	r24, 0xFD	; 253
    1ff2:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    1ff6:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    1ff8:	80 91 90 00 	lds	r24, 0x0090
    1ffc:	80 62       	ori	r24, 0x20	; 32
    1ffe:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    2002:	80 91 71 00 	lds	r24, 0x0071
    2006:	84 60       	ori	r24, 0x04	; 4
    2008:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    200c:	9f 91       	pop	r25
    200e:	8f 91       	pop	r24
    2010:	0f 90       	pop	r0
    2012:	0f be       	out	0x3f, r0	; 63
    2014:	0f 90       	pop	r0
    2016:	1f 90       	pop	r1
    2018:	18 95       	reti

0000201a <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    201a:	1f 92       	push	r1
    201c:	0f 92       	push	r0
    201e:	0f b6       	in	r0, 0x3f	; 63
    2020:	0f 92       	push	r0
    2022:	11 24       	eor	r1, r1
    2024:	8f 93       	push	r24
    2026:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2028:	91 e0       	ldi	r25, 0x01	; 1
    202a:	90 93 4d 03 	sts	0x034D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    202e:	8c e0       	ldi	r24, 0x0C	; 12
    2030:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    2034:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    2038:	9f 91       	pop	r25
    203a:	8f 91       	pop	r24
    203c:	0f 90       	pop	r0
    203e:	0f be       	out	0x3f, r0	; 63
    2040:	0f 90       	pop	r0
    2042:	1f 90       	pop	r1
    2044:	18 95       	reti

00002046 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    2046:	1f 92       	push	r1
    2048:	0f 92       	push	r0
    204a:	0f b6       	in	r0, 0x3f	; 63
    204c:	0f 92       	push	r0
    204e:	11 24       	eor	r1, r1
    2050:	8f 93       	push	r24
    2052:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2054:	91 e0       	ldi	r25, 0x01	; 1
    2056:	90 93 4d 03 	sts	0x034D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    205a:	8d e0       	ldi	r24, 0x0D	; 13
    205c:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    2060:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    2064:	9f 91       	pop	r25
    2066:	8f 91       	pop	r24
    2068:	0f 90       	pop	r0
    206a:	0f be       	out	0x3f, r0	; 63
    206c:	0f 90       	pop	r0
    206e:	1f 90       	pop	r1
    2070:	18 95       	reti

00002072 <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    2072:	80 91 07 02 	lds	r24, 0x0207
    2076:	88 23       	and	r24, r24
    2078:	09 f4       	brne	.+2      	; 0x207c <handleMotorsWithNoController+0xa>
    207a:	41 c0       	rjmp	.+130    	; 0x20fe <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    207c:	80 91 0f 04 	lds	r24, 0x040F
    2080:	90 91 10 04 	lds	r25, 0x0410
    2084:	96 95       	lsr	r25
    2086:	87 95       	ror	r24
    2088:	96 95       	lsr	r25
    208a:	87 95       	ror	r24
    208c:	90 93 14 04 	sts	0x0414, r25
    2090:	80 93 13 04 	sts	0x0413, r24
		compute_left_vel = 0;
    2094:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2098:	10 92 10 04 	sts	0x0410, r1
    209c:	10 92 0f 04 	sts	0x040F, r1

		if(pwm_left_desired >= 0) {
    20a0:	20 91 1d 04 	lds	r18, 0x041D
    20a4:	30 91 1e 04 	lds	r19, 0x041E
    20a8:	fc 01       	movw	r30, r24
    20aa:	63 e0       	ldi	r22, 0x03	; 3
    20ac:	f5 95       	asr	r31
    20ae:	e7 95       	ror	r30
    20b0:	6a 95       	dec	r22
    20b2:	e1 f7       	brne	.-8      	; 0x20ac <handleMotorsWithNoController+0x3a>
    20b4:	40 91 ff 03 	lds	r20, 0x03FF
    20b8:	50 91 00 04 	lds	r21, 0x0400
    20bc:	60 91 01 04 	lds	r22, 0x0401
    20c0:	70 91 02 04 	lds	r23, 0x0402
    20c4:	37 fd       	sbrc	r19, 7
    20c6:	0a c0       	rjmp	.+20     	; 0x20dc <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    20c8:	cf 01       	movw	r24, r30
    20ca:	aa 27       	eor	r26, r26
    20cc:	97 fd       	sbrc	r25, 7
    20ce:	a0 95       	com	r26
    20d0:	ba 2f       	mov	r27, r26
    20d2:	48 0f       	add	r20, r24
    20d4:	59 1f       	adc	r21, r25
    20d6:	6a 1f       	adc	r22, r26
    20d8:	7b 1f       	adc	r23, r27
    20da:	09 c0       	rjmp	.+18     	; 0x20ee <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    20dc:	cf 01       	movw	r24, r30
    20de:	aa 27       	eor	r26, r26
    20e0:	97 fd       	sbrc	r25, 7
    20e2:	a0 95       	com	r26
    20e4:	ba 2f       	mov	r27, r26
    20e6:	48 1b       	sub	r20, r24
    20e8:	59 0b       	sbc	r21, r25
    20ea:	6a 0b       	sbc	r22, r26
    20ec:	7b 0b       	sbc	r23, r27
    20ee:	40 93 ff 03 	sts	0x03FF, r20
    20f2:	50 93 00 04 	sts	0x0400, r21
    20f6:	60 93 01 04 	sts	0x0401, r22
    20fa:	70 93 02 04 	sts	0x0402, r23
		}
	}

	if(compute_right_vel) {
    20fe:	80 91 08 02 	lds	r24, 0x0208
    2102:	88 23       	and	r24, r24
    2104:	09 f4       	brne	.+2      	; 0x2108 <handleMotorsWithNoController+0x96>
    2106:	41 c0       	rjmp	.+130    	; 0x218a <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    2108:	80 91 11 04 	lds	r24, 0x0411
    210c:	90 91 12 04 	lds	r25, 0x0412
    2110:	96 95       	lsr	r25
    2112:	87 95       	ror	r24
    2114:	96 95       	lsr	r25
    2116:	87 95       	ror	r24
    2118:	90 93 16 04 	sts	0x0416, r25
    211c:	80 93 15 04 	sts	0x0415, r24
		compute_right_vel = 0;
    2120:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2124:	10 92 12 04 	sts	0x0412, r1
    2128:	10 92 11 04 	sts	0x0411, r1

		if(pwm_right_desired >= 0) {
    212c:	20 91 1b 04 	lds	r18, 0x041B
    2130:	30 91 1c 04 	lds	r19, 0x041C
    2134:	fc 01       	movw	r30, r24
    2136:	43 e0       	ldi	r20, 0x03	; 3
    2138:	f5 95       	asr	r31
    213a:	e7 95       	ror	r30
    213c:	4a 95       	dec	r20
    213e:	e1 f7       	brne	.-8      	; 0x2138 <handleMotorsWithNoController+0xc6>
    2140:	40 91 fb 03 	lds	r20, 0x03FB
    2144:	50 91 fc 03 	lds	r21, 0x03FC
    2148:	60 91 fd 03 	lds	r22, 0x03FD
    214c:	70 91 fe 03 	lds	r23, 0x03FE
    2150:	37 fd       	sbrc	r19, 7
    2152:	0a c0       	rjmp	.+20     	; 0x2168 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    2154:	cf 01       	movw	r24, r30
    2156:	aa 27       	eor	r26, r26
    2158:	97 fd       	sbrc	r25, 7
    215a:	a0 95       	com	r26
    215c:	ba 2f       	mov	r27, r26
    215e:	48 0f       	add	r20, r24
    2160:	59 1f       	adc	r21, r25
    2162:	6a 1f       	adc	r22, r26
    2164:	7b 1f       	adc	r23, r27
    2166:	09 c0       	rjmp	.+18     	; 0x217a <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2168:	cf 01       	movw	r24, r30
    216a:	aa 27       	eor	r26, r26
    216c:	97 fd       	sbrc	r25, 7
    216e:	a0 95       	com	r26
    2170:	ba 2f       	mov	r27, r26
    2172:	48 1b       	sub	r20, r24
    2174:	59 0b       	sbc	r21, r25
    2176:	6a 0b       	sbc	r22, r26
    2178:	7b 0b       	sbc	r23, r27
    217a:	40 93 fb 03 	sts	0x03FB, r20
    217e:	50 93 fc 03 	sts	0x03FC, r21
    2182:	60 93 fd 03 	sts	0x03FD, r22
    2186:	70 93 fe 03 	sts	0x03FE, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    218a:	80 91 1b 04 	lds	r24, 0x041B
    218e:	90 91 1c 04 	lds	r25, 0x041C
    2192:	90 93 28 04 	sts	0x0428, r25
    2196:	80 93 27 04 	sts	0x0427, r24
	pwm_left_working = pwm_left_desired;
    219a:	80 91 1d 04 	lds	r24, 0x041D
    219e:	90 91 1e 04 	lds	r25, 0x041E
    21a2:	90 93 2a 04 	sts	0x042A, r25
    21a6:	80 93 29 04 	sts	0x0429, r24
	if(obstacleAvoidanceEnabled) {
    21aa:	80 91 62 05 	lds	r24, 0x0562
    21ae:	88 23       	and	r24, r24
    21b0:	31 f0       	breq	.+12     	; 0x21be <handleMotorsWithNoController+0x14c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21b2:	89 e2       	ldi	r24, 0x29	; 41
    21b4:	94 e0       	ldi	r25, 0x04	; 4
    21b6:	67 e2       	ldi	r22, 0x27	; 39
    21b8:	74 e0       	ldi	r23, 0x04	; 4
    21ba:	0e 94 b2 03 	call	0x764	; 0x764 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    21be:	40 91 29 04 	lds	r20, 0x0429
    21c2:	50 91 2a 04 	lds	r21, 0x042A
    21c6:	50 93 0e 04 	sts	0x040E, r21
    21ca:	40 93 0d 04 	sts	0x040D, r20
	pwm_right_desired_to_control = pwm_right_working;
    21ce:	20 91 27 04 	lds	r18, 0x0427
    21d2:	30 91 28 04 	lds	r19, 0x0428
    21d6:	30 93 0c 04 	sts	0x040C, r19
    21da:	20 93 0b 04 	sts	0x040B, r18

	pwm_left = pwm_left_working;
    21de:	50 93 1a 04 	sts	0x041A, r21
    21e2:	40 93 19 04 	sts	0x0419, r20
	pwm_right = pwm_right_working;
    21e6:	30 93 18 04 	sts	0x0418, r19
    21ea:	20 93 17 04 	sts	0x0417, r18

	if(pwm_right > 0) {
    21ee:	12 16       	cp	r1, r18
    21f0:	13 06       	cpc	r1, r19
    21f2:	2c f4       	brge	.+10     	; 0x21fe <handleMotorsWithNoController+0x18c>
		OCR3A = (unsigned int)pwm_right;
    21f4:	30 93 99 00 	sts	0x0099, r19
    21f8:	20 93 98 00 	sts	0x0098, r18
    21fc:	14 c0       	rjmp	.+40     	; 0x2226 <__stack+0x27>
	} else if(pwm_right < 0) {
    21fe:	21 15       	cp	r18, r1
    2200:	31 05       	cpc	r19, r1
    2202:	49 f0       	breq	.+18     	; 0x2216 <__stack+0x17>
		OCR3B = (unsigned int)(-pwm_right);
    2204:	88 27       	eor	r24, r24
    2206:	99 27       	eor	r25, r25
    2208:	82 1b       	sub	r24, r18
    220a:	93 0b       	sbc	r25, r19
    220c:	90 93 9b 00 	sts	0x009B, r25
    2210:	80 93 9a 00 	sts	0x009A, r24
    2214:	08 c0       	rjmp	.+16     	; 0x2226 <__stack+0x27>
	} else {
		OCR3A = 0;
    2216:	10 92 99 00 	sts	0x0099, r1
    221a:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    221e:	10 92 9b 00 	sts	0x009B, r1
    2222:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    2226:	14 16       	cp	r1, r20
    2228:	15 06       	cpc	r1, r21
    222a:	2c f4       	brge	.+10     	; 0x2236 <__stack+0x37>
		OCR4A = (unsigned int)pwm_left;
    222c:	50 93 a9 00 	sts	0x00A9, r21
    2230:	40 93 a8 00 	sts	0x00A8, r20
    2234:	08 95       	ret
	} else if(pwm_left < 0) {
    2236:	41 15       	cp	r20, r1
    2238:	51 05       	cpc	r21, r1
    223a:	49 f0       	breq	.+18     	; 0x224e <__stack+0x4f>
		OCR4B =(unsigned int)( -pwm_left);
    223c:	88 27       	eor	r24, r24
    223e:	99 27       	eor	r25, r25
    2240:	84 1b       	sub	r24, r20
    2242:	95 0b       	sbc	r25, r21
    2244:	90 93 ab 00 	sts	0x00AB, r25
    2248:	80 93 aa 00 	sts	0x00AA, r24
    224c:	08 95       	ret
	} else {
		OCR4A = 0;
    224e:	10 92 a9 00 	sts	0x00A9, r1
    2252:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    2256:	10 92 ab 00 	sts	0x00AB, r1
    225a:	10 92 aa 00 	sts	0x00AA, r1
    225e:	08 95       	ret

00002260 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    2260:	80 91 1d 04 	lds	r24, 0x041D
    2264:	90 91 1e 04 	lds	r25, 0x041E
    2268:	90 93 2a 04 	sts	0x042A, r25
    226c:	80 93 29 04 	sts	0x0429, r24
	pwm_right_working = pwm_right_desired;
    2270:	80 91 1b 04 	lds	r24, 0x041B
    2274:	90 91 1c 04 	lds	r25, 0x041C
    2278:	90 93 28 04 	sts	0x0428, r25
    227c:	80 93 27 04 	sts	0x0427, r24
	if(obstacleAvoidanceEnabled) {
    2280:	80 91 62 05 	lds	r24, 0x0562
    2284:	88 23       	and	r24, r24
    2286:	31 f0       	breq	.+12     	; 0x2294 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2288:	89 e2       	ldi	r24, 0x29	; 41
    228a:	94 e0       	ldi	r25, 0x04	; 4
    228c:	67 e2       	ldi	r22, 0x27	; 39
    228e:	74 e0       	ldi	r23, 0x04	; 4
    2290:	0e 94 b2 03 	call	0x764	; 0x764 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2294:	e0 91 29 04 	lds	r30, 0x0429
    2298:	f0 91 2a 04 	lds	r31, 0x042A
    229c:	f0 93 0e 04 	sts	0x040E, r31
    22a0:	e0 93 0d 04 	sts	0x040D, r30
	pwm_right_desired_to_control = pwm_right_working;
    22a4:	80 91 27 04 	lds	r24, 0x0427
    22a8:	90 91 28 04 	lds	r25, 0x0428
    22ac:	90 93 0c 04 	sts	0x040C, r25
    22b0:	80 93 0b 04 	sts	0x040B, r24

	if(compute_left_vel) {
    22b4:	80 91 07 02 	lds	r24, 0x0207
    22b8:	88 23       	and	r24, r24
    22ba:	09 f4       	brne	.+2      	; 0x22be <handleMotorsWithSpeedController+0x5e>
    22bc:	6e c0       	rjmp	.+220    	; 0x239a <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    22be:	80 91 0f 04 	lds	r24, 0x040F
    22c2:	90 91 10 04 	lds	r25, 0x0410
    22c6:	96 95       	lsr	r25
    22c8:	87 95       	ror	r24
    22ca:	96 95       	lsr	r25
    22cc:	87 95       	ror	r24
    22ce:	90 93 14 04 	sts	0x0414, r25
    22d2:	80 93 13 04 	sts	0x0413, r24
		compute_left_vel = 0;
    22d6:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    22da:	10 92 10 04 	sts	0x0410, r1
    22de:	10 92 0f 04 	sts	0x040F, r1
    22e2:	bc 01       	movw	r22, r24
    22e4:	83 e0       	ldi	r24, 0x03	; 3
    22e6:	75 95       	asr	r23
    22e8:	67 95       	ror	r22
    22ea:	8a 95       	dec	r24
    22ec:	e1 f7       	brne	.-8      	; 0x22e6 <handleMotorsWithSpeedController+0x86>
    22ee:	20 91 ff 03 	lds	r18, 0x03FF
    22f2:	30 91 00 04 	lds	r19, 0x0400
    22f6:	40 91 01 04 	lds	r20, 0x0401
    22fa:	50 91 02 04 	lds	r21, 0x0402

		if(pwm_left_desired_to_control >= 0) {
    22fe:	f7 fd       	sbrc	r31, 7
    2300:	0a c0       	rjmp	.+20     	; 0x2316 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    2302:	cb 01       	movw	r24, r22
    2304:	aa 27       	eor	r26, r26
    2306:	97 fd       	sbrc	r25, 7
    2308:	a0 95       	com	r26
    230a:	ba 2f       	mov	r27, r26
    230c:	28 0f       	add	r18, r24
    230e:	39 1f       	adc	r19, r25
    2310:	4a 1f       	adc	r20, r26
    2312:	5b 1f       	adc	r21, r27
    2314:	09 c0       	rjmp	.+18     	; 0x2328 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2316:	cb 01       	movw	r24, r22
    2318:	aa 27       	eor	r26, r26
    231a:	97 fd       	sbrc	r25, 7
    231c:	a0 95       	com	r26
    231e:	ba 2f       	mov	r27, r26
    2320:	28 1b       	sub	r18, r24
    2322:	39 0b       	sbc	r19, r25
    2324:	4a 0b       	sbc	r20, r26
    2326:	5b 0b       	sbc	r21, r27
    2328:	20 93 ff 03 	sts	0x03FF, r18
    232c:	30 93 00 04 	sts	0x0400, r19
    2330:	40 93 01 04 	sts	0x0401, r20
    2334:	50 93 02 04 	sts	0x0402, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    2338:	80 91 16 02 	lds	r24, 0x0216
    233c:	81 30       	cpi	r24, 0x01	; 1
    233e:	29 f4       	brne	.+10     	; 0x234a <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    2340:	89 e2       	ldi	r24, 0x29	; 41
    2342:	94 e0       	ldi	r25, 0x04	; 4
    2344:	0e 94 0d 1a 	call	0x341a	; 0x341a <start_horizontal_speed_control_left>
    2348:	04 c0       	rjmp	.+8      	; 0x2352 <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    234a:	89 e2       	ldi	r24, 0x29	; 41
    234c:	94 e0       	ldi	r25, 0x04	; 4
    234e:	0e 94 05 17 	call	0x2e0a	; 0x2e0a <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    2352:	20 91 29 04 	lds	r18, 0x0429
    2356:	30 91 2a 04 	lds	r19, 0x042A
    235a:	30 93 1a 04 	sts	0x041A, r19
    235e:	20 93 19 04 	sts	0x0419, r18

		if(pwm_left > 0) {
    2362:	12 16       	cp	r1, r18
    2364:	13 06       	cpc	r1, r19
    2366:	2c f4       	brge	.+10     	; 0x2372 <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    2368:	30 93 a9 00 	sts	0x00A9, r19
    236c:	20 93 a8 00 	sts	0x00A8, r18
    2370:	14 c0       	rjmp	.+40     	; 0x239a <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    2372:	21 15       	cp	r18, r1
    2374:	31 05       	cpc	r19, r1
    2376:	49 f0       	breq	.+18     	; 0x238a <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    2378:	88 27       	eor	r24, r24
    237a:	99 27       	eor	r25, r25
    237c:	82 1b       	sub	r24, r18
    237e:	93 0b       	sbc	r25, r19
    2380:	90 93 ab 00 	sts	0x00AB, r25
    2384:	80 93 aa 00 	sts	0x00AA, r24
    2388:	08 c0       	rjmp	.+16     	; 0x239a <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    238a:	10 92 a9 00 	sts	0x00A9, r1
    238e:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    2392:	10 92 ab 00 	sts	0x00AB, r1
    2396:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    239a:	80 91 08 02 	lds	r24, 0x0208
    239e:	88 23       	and	r24, r24
    23a0:	09 f4       	brne	.+2      	; 0x23a4 <handleMotorsWithSpeedController+0x144>
    23a2:	72 c0       	rjmp	.+228    	; 0x2488 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    23a4:	80 91 11 04 	lds	r24, 0x0411
    23a8:	90 91 12 04 	lds	r25, 0x0412
    23ac:	96 95       	lsr	r25
    23ae:	87 95       	ror	r24
    23b0:	96 95       	lsr	r25
    23b2:	87 95       	ror	r24
    23b4:	90 93 16 04 	sts	0x0416, r25
    23b8:	80 93 15 04 	sts	0x0415, r24
		compute_right_vel = 0;
    23bc:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    23c0:	10 92 12 04 	sts	0x0412, r1
    23c4:	10 92 11 04 	sts	0x0411, r1

		if(pwm_right_desired_to_control >= 0) {
    23c8:	20 91 0b 04 	lds	r18, 0x040B
    23cc:	30 91 0c 04 	lds	r19, 0x040C
    23d0:	fc 01       	movw	r30, r24
    23d2:	a3 e0       	ldi	r26, 0x03	; 3
    23d4:	f5 95       	asr	r31
    23d6:	e7 95       	ror	r30
    23d8:	aa 95       	dec	r26
    23da:	e1 f7       	brne	.-8      	; 0x23d4 <handleMotorsWithSpeedController+0x174>
    23dc:	40 91 fb 03 	lds	r20, 0x03FB
    23e0:	50 91 fc 03 	lds	r21, 0x03FC
    23e4:	60 91 fd 03 	lds	r22, 0x03FD
    23e8:	70 91 fe 03 	lds	r23, 0x03FE
    23ec:	37 fd       	sbrc	r19, 7
    23ee:	0a c0       	rjmp	.+20     	; 0x2404 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    23f0:	cf 01       	movw	r24, r30
    23f2:	aa 27       	eor	r26, r26
    23f4:	97 fd       	sbrc	r25, 7
    23f6:	a0 95       	com	r26
    23f8:	ba 2f       	mov	r27, r26
    23fa:	48 0f       	add	r20, r24
    23fc:	59 1f       	adc	r21, r25
    23fe:	6a 1f       	adc	r22, r26
    2400:	7b 1f       	adc	r23, r27
    2402:	09 c0       	rjmp	.+18     	; 0x2416 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2404:	cf 01       	movw	r24, r30
    2406:	aa 27       	eor	r26, r26
    2408:	97 fd       	sbrc	r25, 7
    240a:	a0 95       	com	r26
    240c:	ba 2f       	mov	r27, r26
    240e:	48 1b       	sub	r20, r24
    2410:	59 0b       	sbc	r21, r25
    2412:	6a 0b       	sbc	r22, r26
    2414:	7b 0b       	sbc	r23, r27
    2416:	40 93 fb 03 	sts	0x03FB, r20
    241a:	50 93 fc 03 	sts	0x03FC, r21
    241e:	60 93 fd 03 	sts	0x03FD, r22
    2422:	70 93 fe 03 	sts	0x03FE, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    2426:	80 91 16 02 	lds	r24, 0x0216
    242a:	81 30       	cpi	r24, 0x01	; 1
    242c:	29 f4       	brne	.+10     	; 0x2438 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    242e:	87 e2       	ldi	r24, 0x27	; 39
    2430:	94 e0       	ldi	r25, 0x04	; 4
    2432:	0e 94 3b 19 	call	0x3276	; 0x3276 <start_horizontal_speed_control_right>
    2436:	04 c0       	rjmp	.+8      	; 0x2440 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2438:	87 e2       	ldi	r24, 0x27	; 39
    243a:	94 e0       	ldi	r25, 0x04	; 4
    243c:	0e 94 20 18 	call	0x3040	; 0x3040 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    2440:	20 91 27 04 	lds	r18, 0x0427
    2444:	30 91 28 04 	lds	r19, 0x0428
    2448:	30 93 18 04 	sts	0x0418, r19
    244c:	20 93 17 04 	sts	0x0417, r18

		if(pwm_right > 0) {
    2450:	12 16       	cp	r1, r18
    2452:	13 06       	cpc	r1, r19
    2454:	2c f4       	brge	.+10     	; 0x2460 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    2456:	30 93 99 00 	sts	0x0099, r19
    245a:	20 93 98 00 	sts	0x0098, r18
    245e:	08 95       	ret
		} else if(pwm_right < 0) {
    2460:	21 15       	cp	r18, r1
    2462:	31 05       	cpc	r19, r1
    2464:	49 f0       	breq	.+18     	; 0x2478 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    2466:	88 27       	eor	r24, r24
    2468:	99 27       	eor	r25, r25
    246a:	82 1b       	sub	r24, r18
    246c:	93 0b       	sbc	r25, r19
    246e:	90 93 9b 00 	sts	0x009B, r25
    2472:	80 93 9a 00 	sts	0x009A, r24
    2476:	08 95       	ret
		} else {
			OCR3A = 0;
    2478:	10 92 99 00 	sts	0x0099, r1
    247c:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    2480:	10 92 9b 00 	sts	0x009B, r1
    2484:	10 92 9a 00 	sts	0x009A, r1
    2488:	08 95       	ret

0000248a <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    248a:	85 b7       	in	r24, 0x35	; 53
    248c:	80 61       	ori	r24, 0x10	; 16
    248e:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    2490:	9f ef       	ldi	r25, 0xFF	; 255
    2492:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    2494:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    2496:	87 ef       	ldi	r24, 0xF7	; 247
    2498:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    249a:	80 ee       	ldi	r24, 0xE0	; 224
    249c:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    249e:	80 ef       	ldi	r24, 0xF0	; 240
    24a0:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    24a2:	80 eb       	ldi	r24, 0xB0	; 176
    24a4:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    24a6:	8c ef       	ldi	r24, 0xFC	; 252
    24a8:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24aa:	83 e0       	ldi	r24, 0x03	; 3
    24ac:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24ae:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24b0:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24b2:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24b4:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24b6:	90 91 61 05 	lds	r25, 0x0561
    24ba:	99 23       	and	r25, r25
    24bc:	11 f0       	breq	.+4      	; 0x24c2 <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24be:	91 30       	cpi	r25, 0x01	; 1
    24c0:	11 f4       	brne	.+4      	; 0x24c6 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    24c2:	14 ba       	out	0x14, r1	; 20
    24c4:	04 c0       	rjmp	.+8      	; 0x24ce <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    24c6:	92 30       	cpi	r25, 0x02	; 2
    24c8:	11 f4       	brne	.+4      	; 0x24ce <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    24ca:	88 e0       	ldi	r24, 0x08	; 8
    24cc:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    24ce:	8f ef       	ldi	r24, 0xFF	; 255
    24d0:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24d4:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    24d8:	8f e0       	ldi	r24, 0x0F	; 15
    24da:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    24de:	99 23       	and	r25, r25
    24e0:	29 f4       	brne	.+10     	; 0x24ec <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    24e2:	80 91 05 01 	lds	r24, 0x0105
    24e6:	10 92 05 01 	sts	0x0105, r1
    24ea:	06 c0       	rjmp	.+12     	; 0x24f8 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24ec:	91 30       	cpi	r25, 0x01	; 1
    24ee:	11 f0       	breq	.+4      	; 0x24f4 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    24f0:	92 30       	cpi	r25, 0x02	; 2
    24f2:	11 f4       	brne	.+4      	; 0x24f8 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    24f4:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    24f8:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    24fc:	8f ef       	ldi	r24, 0xFF	; 255
    24fe:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    2502:	99 23       	and	r25, r25
    2504:	11 f0       	breq	.+4      	; 0x250a <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    2506:	91 30       	cpi	r25, 0x01	; 1
    2508:	19 f4       	brne	.+6      	; 0x2510 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    250a:	10 92 0b 01 	sts	0x010B, r1
    250e:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2510:	92 30       	cpi	r25, 0x02	; 2
    2512:	19 f4       	brne	.+6      	; 0x251a <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    2514:	87 ef       	ldi	r24, 0xF7	; 247
    2516:	80 93 0b 01 	sts	0x010B, r24
    251a:	08 95       	ret

0000251c <computeAngle>:

	}

}

void computeAngle() {
    251c:	ef 92       	push	r14
    251e:	ff 92       	push	r15
    2520:	0f 93       	push	r16
    2522:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    2524:	80 91 43 05 	lds	r24, 0x0543
    2528:	90 91 44 05 	lds	r25, 0x0544
    252c:	97 ff       	sbrs	r25, 7
    252e:	03 c0       	rjmp	.+6      	; 0x2536 <computeAngle+0x1a>
    2530:	90 95       	com	r25
    2532:	81 95       	neg	r24
    2534:	9f 4f       	sbci	r25, 0xFF	; 255
    2536:	40 97       	sbiw	r24, 0x10	; 16
    2538:	20 f4       	brcc	.+8      	; 0x2542 <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	80 93 15 02 	sts	0x0215, r24
    2540:	02 c0       	rjmp	.+4      	; 0x2546 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    2542:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    2546:	80 91 14 02 	lds	r24, 0x0214
    254a:	90 91 15 02 	lds	r25, 0x0215
    254e:	89 17       	cp	r24, r25
    2550:	61 f4       	brne	.+24     	; 0x256a <computeAngle+0x4e>
		timesInSamePos++;
    2552:	80 91 53 05 	lds	r24, 0x0553
    2556:	8f 5f       	subi	r24, 0xFF	; 255
    2558:	80 93 53 05 	sts	0x0553, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    255c:	85 30       	cpi	r24, 0x05	; 5
    255e:	38 f0       	brcs	.+14     	; 0x256e <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    2560:	10 92 53 05 	sts	0x0553, r1
			robotPosition = currPosition;
    2564:	90 93 16 02 	sts	0x0216, r25
    2568:	02 c0       	rjmp	.+4      	; 0x256e <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    256a:	10 92 53 05 	sts	0x0553, r1
	}
	prevPosition = currPosition;
    256e:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    2572:	60 91 3f 05 	lds	r22, 0x053F
    2576:	70 91 40 05 	lds	r23, 0x0540
    257a:	88 27       	eor	r24, r24
    257c:	77 fd       	sbrc	r23, 7
    257e:	80 95       	com	r24
    2580:	98 2f       	mov	r25, r24
    2582:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <__floatsisf>
    2586:	7b 01       	movw	r14, r22
    2588:	8c 01       	movw	r16, r24
    258a:	60 91 41 05 	lds	r22, 0x0541
    258e:	70 91 42 05 	lds	r23, 0x0542
    2592:	88 27       	eor	r24, r24
    2594:	77 fd       	sbrc	r23, 7
    2596:	80 95       	com	r24
    2598:	98 2f       	mov	r25, r24
    259a:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <__floatsisf>
    259e:	9b 01       	movw	r18, r22
    25a0:	ac 01       	movw	r20, r24
    25a2:	c8 01       	movw	r24, r16
    25a4:	b7 01       	movw	r22, r14
    25a6:	0e 94 4d 22 	call	0x449a	; 0x449a <atan2>
    25aa:	21 ee       	ldi	r18, 0xE1	; 225
    25ac:	3e e2       	ldi	r19, 0x2E	; 46
    25ae:	45 e6       	ldi	r20, 0x65	; 101
    25b0:	52 e4       	ldi	r21, 0x42	; 66
    25b2:	0e 94 0e 1e 	call	0x3c1c	; 0x3c1c <__mulsf3>
    25b6:	0e 94 66 1f 	call	0x3ecc	; 0x3ecc <__fixsfsi>
    25ba:	cb 01       	movw	r24, r22
    25bc:	70 93 52 05 	sts	0x0552, r23
    25c0:	60 93 51 05 	sts	0x0551, r22

	if(currentAngle < 0) {
    25c4:	77 ff       	sbrs	r23, 7
    25c6:	06 c0       	rjmp	.+12     	; 0x25d4 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    25c8:	88 59       	subi	r24, 0x98	; 152
    25ca:	9e 4f       	sbci	r25, 0xFE	; 254
    25cc:	90 93 52 05 	sts	0x0552, r25
    25d0:	80 93 51 05 	sts	0x0551, r24
	}

}
    25d4:	1f 91       	pop	r17
    25d6:	0f 91       	pop	r16
    25d8:	ff 90       	pop	r15
    25da:	ef 90       	pop	r14
    25dc:	08 95       	ret

000025de <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    25de:	80 91 3e 05 	lds	r24, 0x053E
    25e2:	88 23       	and	r24, r24
    25e4:	09 f0       	breq	.+2      	; 0x25e8 <readAccelXYZ_2+0xa>
    25e6:	70 c0       	rjmp	.+224    	; 0x26c8 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    25e8:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    25ec:	80 93 56 05 	sts	0x0556, r24
    25f0:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    25f4:	80 93 57 05 	sts	0x0557, r24
    25f8:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    25fc:	80 93 58 05 	sts	0x0558, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2600:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_readNak>
    2604:	80 93 59 05 	sts	0x0559, r24
		i2c_stop();													// set stop conditon = release bus
    2608:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    260c:	80 91 92 05 	lds	r24, 0x0592
    2610:	40 91 57 05 	lds	r20, 0x0557
    2614:	70 91 56 05 	lds	r23, 0x0556
    2618:	50 91 59 05 	lds	r21, 0x0559
    261c:	60 91 58 05 	lds	r22, 0x0558
    2620:	88 23       	and	r24, r24
    2622:	19 f1       	breq	.+70     	; 0x266a <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2624:	80 91 55 05 	lds	r24, 0x0555
    2628:	99 27       	eor	r25, r25
    262a:	87 fd       	sbrc	r24, 7
    262c:	90 95       	com	r25
    262e:	98 2f       	mov	r25, r24
    2630:	88 27       	eor	r24, r24
    2632:	20 91 54 05 	lds	r18, 0x0554
    2636:	33 27       	eor	r19, r19
    2638:	27 fd       	sbrc	r18, 7
    263a:	30 95       	com	r19
    263c:	82 2b       	or	r24, r18
    263e:	93 2b       	or	r25, r19
    2640:	90 93 40 05 	sts	0x0540, r25
    2644:	80 93 3f 05 	sts	0x053F, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2648:	84 2f       	mov	r24, r20
    264a:	99 27       	eor	r25, r25
    264c:	87 fd       	sbrc	r24, 7
    264e:	90 95       	com	r25
    2650:	98 2f       	mov	r25, r24
    2652:	88 27       	eor	r24, r24
    2654:	27 2f       	mov	r18, r23
    2656:	33 27       	eor	r19, r19
    2658:	27 fd       	sbrc	r18, 7
    265a:	30 95       	com	r19
    265c:	82 2b       	or	r24, r18
    265e:	93 2b       	or	r25, r19
    2660:	90 93 42 05 	sts	0x0542, r25
    2664:	80 93 41 05 	sts	0x0541, r24
    2668:	6d c0       	rjmp	.+218    	; 0x2744 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    266a:	20 91 55 05 	lds	r18, 0x0555
    266e:	33 27       	eor	r19, r19
    2670:	27 fd       	sbrc	r18, 7
    2672:	30 95       	com	r19
    2674:	32 2f       	mov	r19, r18
    2676:	22 27       	eor	r18, r18
    2678:	80 91 54 05 	lds	r24, 0x0554
    267c:	99 27       	eor	r25, r25
    267e:	87 fd       	sbrc	r24, 7
    2680:	90 95       	com	r25
    2682:	28 2b       	or	r18, r24
    2684:	39 2b       	or	r19, r25
    2686:	80 91 45 05 	lds	r24, 0x0545
    268a:	90 91 46 05 	lds	r25, 0x0546
    268e:	28 1b       	sub	r18, r24
    2690:	39 0b       	sbc	r19, r25
    2692:	30 93 40 05 	sts	0x0540, r19
    2696:	20 93 3f 05 	sts	0x053F, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    269a:	84 2f       	mov	r24, r20
    269c:	99 27       	eor	r25, r25
    269e:	87 fd       	sbrc	r24, 7
    26a0:	90 95       	com	r25
    26a2:	98 2f       	mov	r25, r24
    26a4:	88 27       	eor	r24, r24
    26a6:	27 2f       	mov	r18, r23
    26a8:	33 27       	eor	r19, r19
    26aa:	27 fd       	sbrc	r18, 7
    26ac:	30 95       	com	r19
    26ae:	82 2b       	or	r24, r18
    26b0:	93 2b       	or	r25, r19
    26b2:	20 91 47 05 	lds	r18, 0x0547
    26b6:	30 91 48 05 	lds	r19, 0x0548
    26ba:	82 1b       	sub	r24, r18
    26bc:	93 0b       	sbc	r25, r19
    26be:	90 93 42 05 	sts	0x0542, r25
    26c2:	80 93 41 05 	sts	0x0541, r24
    26c6:	7a c0       	rjmp	.+244    	; 0x27bc <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    26c8:	81 30       	cpi	r24, 0x01	; 1
    26ca:	09 f0       	breq	.+2      	; 0x26ce <readAccelXYZ_2+0xf0>
    26cc:	8e c0       	rjmp	.+284    	; 0x27ea <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    26ce:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    26d2:	80 93 57 05 	sts	0x0557, r24
    26d6:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    26da:	80 93 58 05 	sts	0x0558, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    26de:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_readNak>
    26e2:	80 93 59 05 	sts	0x0559, r24
		i2c_stop();													// set stop conditon = release bus
    26e6:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    26ea:	80 91 92 05 	lds	r24, 0x0592
    26ee:	40 91 57 05 	lds	r20, 0x0557
    26f2:	50 91 59 05 	lds	r21, 0x0559
    26f6:	60 91 58 05 	lds	r22, 0x0558
    26fa:	88 23       	and	r24, r24
    26fc:	81 f1       	breq	.+96     	; 0x275e <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    26fe:	80 91 55 05 	lds	r24, 0x0555
    2702:	99 27       	eor	r25, r25
    2704:	87 fd       	sbrc	r24, 7
    2706:	90 95       	com	r25
    2708:	98 2f       	mov	r25, r24
    270a:	88 27       	eor	r24, r24
    270c:	20 91 54 05 	lds	r18, 0x0554
    2710:	33 27       	eor	r19, r19
    2712:	27 fd       	sbrc	r18, 7
    2714:	30 95       	com	r19
    2716:	82 2b       	or	r24, r18
    2718:	93 2b       	or	r25, r19
    271a:	90 93 40 05 	sts	0x0540, r25
    271e:	80 93 3f 05 	sts	0x053F, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2722:	24 2f       	mov	r18, r20
    2724:	33 27       	eor	r19, r19
    2726:	27 fd       	sbrc	r18, 7
    2728:	30 95       	com	r19
    272a:	32 2f       	mov	r19, r18
    272c:	22 27       	eor	r18, r18
    272e:	80 91 56 05 	lds	r24, 0x0556
    2732:	99 27       	eor	r25, r25
    2734:	87 fd       	sbrc	r24, 7
    2736:	90 95       	com	r25
    2738:	28 2b       	or	r18, r24
    273a:	39 2b       	or	r19, r25
    273c:	30 93 42 05 	sts	0x0542, r19
    2740:	20 93 41 05 	sts	0x0541, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    2744:	85 2f       	mov	r24, r21
    2746:	99 27       	eor	r25, r25
    2748:	87 fd       	sbrc	r24, 7
    274a:	90 95       	com	r25
    274c:	98 2f       	mov	r25, r24
    274e:	88 27       	eor	r24, r24
    2750:	26 2f       	mov	r18, r22
    2752:	33 27       	eor	r19, r19
    2754:	27 fd       	sbrc	r18, 7
    2756:	30 95       	com	r19
    2758:	82 2b       	or	r24, r18
    275a:	93 2b       	or	r25, r19
    275c:	41 c0       	rjmp	.+130    	; 0x27e0 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    275e:	20 91 55 05 	lds	r18, 0x0555
    2762:	33 27       	eor	r19, r19
    2764:	27 fd       	sbrc	r18, 7
    2766:	30 95       	com	r19
    2768:	32 2f       	mov	r19, r18
    276a:	22 27       	eor	r18, r18
    276c:	80 91 54 05 	lds	r24, 0x0554
    2770:	99 27       	eor	r25, r25
    2772:	87 fd       	sbrc	r24, 7
    2774:	90 95       	com	r25
    2776:	28 2b       	or	r18, r24
    2778:	39 2b       	or	r19, r25
    277a:	80 91 45 05 	lds	r24, 0x0545
    277e:	90 91 46 05 	lds	r25, 0x0546
    2782:	28 1b       	sub	r18, r24
    2784:	39 0b       	sbc	r19, r25
    2786:	30 93 40 05 	sts	0x0540, r19
    278a:	20 93 3f 05 	sts	0x053F, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    278e:	24 2f       	mov	r18, r20
    2790:	33 27       	eor	r19, r19
    2792:	27 fd       	sbrc	r18, 7
    2794:	30 95       	com	r19
    2796:	32 2f       	mov	r19, r18
    2798:	22 27       	eor	r18, r18
    279a:	80 91 56 05 	lds	r24, 0x0556
    279e:	99 27       	eor	r25, r25
    27a0:	87 fd       	sbrc	r24, 7
    27a2:	90 95       	com	r25
    27a4:	28 2b       	or	r18, r24
    27a6:	39 2b       	or	r19, r25
    27a8:	80 91 47 05 	lds	r24, 0x0547
    27ac:	90 91 48 05 	lds	r25, 0x0548
    27b0:	28 1b       	sub	r18, r24
    27b2:	39 0b       	sbc	r19, r25
    27b4:	30 93 42 05 	sts	0x0542, r19
    27b8:	20 93 41 05 	sts	0x0541, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    27bc:	85 2f       	mov	r24, r21
    27be:	99 27       	eor	r25, r25
    27c0:	87 fd       	sbrc	r24, 7
    27c2:	90 95       	com	r25
    27c4:	98 2f       	mov	r25, r24
    27c6:	88 27       	eor	r24, r24
    27c8:	26 2f       	mov	r18, r22
    27ca:	33 27       	eor	r19, r19
    27cc:	27 fd       	sbrc	r18, 7
    27ce:	30 95       	com	r19
    27d0:	82 2b       	or	r24, r18
    27d2:	93 2b       	or	r25, r19
    27d4:	20 91 49 05 	lds	r18, 0x0549
    27d8:	30 91 4a 05 	lds	r19, 0x054A
    27dc:	82 1b       	sub	r24, r18
    27de:	93 0b       	sbc	r25, r19
    27e0:	90 93 44 05 	sts	0x0544, r25
    27e4:	80 93 43 05 	sts	0x0543, r24
    27e8:	08 95       	ret
		}

	} else {

		accX = 0;
    27ea:	10 92 40 05 	sts	0x0540, r1
    27ee:	10 92 3f 05 	sts	0x053F, r1
		accY = 0;
    27f2:	10 92 42 05 	sts	0x0542, r1
    27f6:	10 92 41 05 	sts	0x0541, r1
		accZ = 0;
    27fa:	10 92 44 05 	sts	0x0544, r1
    27fe:	10 92 43 05 	sts	0x0543, r1
    2802:	08 95       	ret

00002804 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2804:	80 91 13 02 	lds	r24, 0x0213
    2808:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    280c:	88 23       	and	r24, r24
    280e:	e1 f4       	brne	.+56     	; 0x2848 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2810:	8d e2       	ldi	r24, 0x2D	; 45
    2812:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_write(0x08);	// measurement mode
    2816:	88 e0       	ldi	r24, 0x08	; 8
    2818:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    281c:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2820:	80 91 13 02 	lds	r24, 0x0213
    2824:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2828:	88 23       	and	r24, r24
    282a:	71 f4       	brne	.+28     	; 0x2848 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    282c:	81 e3       	ldi	r24, 0x31	; 49
    282e:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    2832:	80 e0       	ldi	r24, 0x00	; 0
    2834:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2838:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    283c:	80 91 13 02 	lds	r24, 0x0213
    2840:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2844:	88 23       	and	r24, r24
    2846:	21 f0       	breq	.+8      	; 0x2850 <initADXL345+0x4c>
        i2c_stop();
    2848:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>
    284c:	81 e0       	ldi	r24, 0x01	; 1
    284e:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    2850:	8c e2       	ldi	r24, 0x2C	; 44
    2852:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    2856:	89 e0       	ldi	r24, 0x09	; 9
    2858:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    285c:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>
    2860:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    2862:	08 95       	ret

00002864 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2864:	80 91 13 02 	lds	r24, 0x0213
    2868:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    286c:	88 23       	and	r24, r24
    286e:	21 f0       	breq	.+8      	; 0x2878 <initMMA7455L+0x14>
        i2c_stop();
    2870:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>
    2874:	81 e0       	ldi	r24, 0x01	; 1
    2876:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2878:	86 e1       	ldi	r24, 0x16	; 22
    287a:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    287e:	85 e4       	ldi	r24, 0x45	; 69
    2880:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2884:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>
    2888:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    288a:	08 95       	ret

0000288c <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    288c:	80 91 3e 05 	lds	r24, 0x053E
    2890:	88 23       	and	r24, r24
    2892:	a9 f4       	brne	.+42     	; 0x28be <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2894:	80 91 13 02 	lds	r24, 0x0213
    2898:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    289c:	80 e0       	ldi	r24, 0x00	; 0
    289e:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28a2:	80 91 13 02 	lds	r24, 0x0213
    28a6:	8f 5f       	subi	r24, 0xFF	; 255
    28a8:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28ac:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    28b0:	80 93 54 05 	sts	0x0554, r24
    28b4:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    28b8:	80 93 55 05 	sts	0x0555, r24
    28bc:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    28be:	81 30       	cpi	r24, 0x01	; 1
    28c0:	c9 f4       	brne	.+50     	; 0x28f4 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    28c2:	80 91 13 02 	lds	r24, 0x0213
    28c6:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    28ca:	82 e3       	ldi	r24, 0x32	; 50
    28cc:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28d0:	80 91 13 02 	lds	r24, 0x0213
    28d4:	8f 5f       	subi	r24, 0xFF	; 255
    28d6:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28da:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    28de:	80 93 54 05 	sts	0x0554, r24
    28e2:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    28e6:	80 93 55 05 	sts	0x0555, r24
    28ea:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    28ee:	80 93 56 05 	sts	0x0556, r24
    28f2:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    28f4:	10 92 40 05 	sts	0x0540, r1
    28f8:	10 92 3f 05 	sts	0x053F, r1
		accY = 0;
    28fc:	10 92 42 05 	sts	0x0542, r1
    2900:	10 92 41 05 	sts	0x0541, r1
		accZ = 0;
    2904:	10 92 44 05 	sts	0x0544, r1
    2908:	10 92 43 05 	sts	0x0543, r1
    290c:	08 95       	ret

0000290e <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    290e:	ef 92       	push	r14
    2910:	ff 92       	push	r15
    2912:	0f 93       	push	r16
    2914:	1f 93       	push	r17
    2916:	df 93       	push	r29
    2918:	cf 93       	push	r28
    291a:	00 d0       	rcall	.+0      	; 0x291c <readAccelXYZ+0xe>
    291c:	00 d0       	rcall	.+0      	; 0x291e <readAccelXYZ+0x10>
    291e:	cd b7       	in	r28, 0x3d	; 61
    2920:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2922:	80 91 3e 05 	lds	r24, 0x053E
    2926:	88 23       	and	r24, r24
    2928:	71 f5       	brne	.+92     	; 0x2986 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    292a:	80 91 13 02 	lds	r24, 0x0213
    292e:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2932:	80 e0       	ldi	r24, 0x00	; 0
    2934:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2938:	80 91 13 02 	lds	r24, 0x0213
    293c:	8f 5f       	subi	r24, 0xFF	; 255
    293e:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_rep_start>
    2942:	8e 01       	movw	r16, r28
    2944:	0f 5f       	subi	r16, 0xFF	; 255
    2946:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2948:	96 e0       	ldi	r25, 0x06	; 6
    294a:	e9 2e       	mov	r14, r25
    294c:	f1 2c       	mov	r15, r1
    294e:	ec 0e       	add	r14, r28
    2950:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2952:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    2956:	f8 01       	movw	r30, r16
    2958:	81 93       	st	Z+, r24
    295a:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    295c:	ee 15       	cp	r30, r14
    295e:	ff 05       	cpc	r31, r15
    2960:	c1 f7       	brne	.-16     	; 0x2952 <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2962:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_readNak>
    2966:	18 2f       	mov	r17, r24
    2968:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    296a:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    296e:	80 91 92 05 	lds	r24, 0x0592
    2972:	9a 81       	ldd	r25, Y+2	; 0x02
    2974:	29 81       	ldd	r18, Y+1	; 0x01
    2976:	4c 81       	ldd	r20, Y+4	; 0x04
    2978:	5b 81       	ldd	r21, Y+3	; 0x03
    297a:	61 2f       	mov	r22, r17
    297c:	77 27       	eor	r23, r23
    297e:	67 fd       	sbrc	r22, 7
    2980:	70 95       	com	r23
    2982:	ed 81       	ldd	r30, Y+5	; 0x05
    2984:	30 c0       	rjmp	.+96     	; 0x29e6 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2986:	81 30       	cpi	r24, 0x01	; 1
    2988:	09 f0       	breq	.+2      	; 0x298c <readAccelXYZ+0x7e>
    298a:	95 c0       	rjmp	.+298    	; 0x2ab6 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    298c:	80 91 13 02 	lds	r24, 0x0213
    2990:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2994:	82 e3       	ldi	r24, 0x32	; 50
    2996:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    299a:	80 91 13 02 	lds	r24, 0x0213
    299e:	8f 5f       	subi	r24, 0xFF	; 255
    29a0:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_rep_start>
    29a4:	8e 01       	movw	r16, r28
    29a6:	0f 5f       	subi	r16, 0xFF	; 255
    29a8:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29aa:	86 e0       	ldi	r24, 0x06	; 6
    29ac:	e8 2e       	mov	r14, r24
    29ae:	f1 2c       	mov	r15, r1
    29b0:	ec 0e       	add	r14, r28
    29b2:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29b4:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    29b8:	f8 01       	movw	r30, r16
    29ba:	81 93       	st	Z+, r24
    29bc:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29be:	ee 15       	cp	r30, r14
    29c0:	ff 05       	cpc	r31, r15
    29c2:	c1 f7       	brne	.-16     	; 0x29b4 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29c4:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_readNak>
    29c8:	18 2f       	mov	r17, r24
    29ca:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29cc:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29d0:	80 91 92 05 	lds	r24, 0x0592
    29d4:	9a 81       	ldd	r25, Y+2	; 0x02
    29d6:	29 81       	ldd	r18, Y+1	; 0x01
    29d8:	4c 81       	ldd	r20, Y+4	; 0x04
    29da:	5b 81       	ldd	r21, Y+3	; 0x03
    29dc:	ed 81       	ldd	r30, Y+5	; 0x05
    29de:	61 2f       	mov	r22, r17
    29e0:	77 27       	eor	r23, r23
    29e2:	67 fd       	sbrc	r22, 7
    29e4:	70 95       	com	r23
    29e6:	88 23       	and	r24, r24
    29e8:	41 f1       	breq	.+80     	; 0x2a3a <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    29ea:	89 2f       	mov	r24, r25
    29ec:	99 27       	eor	r25, r25
    29ee:	87 fd       	sbrc	r24, 7
    29f0:	90 95       	com	r25
    29f2:	98 2f       	mov	r25, r24
    29f4:	88 27       	eor	r24, r24
    29f6:	33 27       	eor	r19, r19
    29f8:	27 fd       	sbrc	r18, 7
    29fa:	30 95       	com	r19
    29fc:	82 2b       	or	r24, r18
    29fe:	93 2b       	or	r25, r19
    2a00:	90 93 40 05 	sts	0x0540, r25
    2a04:	80 93 3f 05 	sts	0x053F, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a08:	84 2f       	mov	r24, r20
    2a0a:	99 27       	eor	r25, r25
    2a0c:	87 fd       	sbrc	r24, 7
    2a0e:	90 95       	com	r25
    2a10:	98 2f       	mov	r25, r24
    2a12:	88 27       	eor	r24, r24
    2a14:	25 2f       	mov	r18, r21
    2a16:	33 27       	eor	r19, r19
    2a18:	27 fd       	sbrc	r18, 7
    2a1a:	30 95       	com	r19
    2a1c:	82 2b       	or	r24, r18
    2a1e:	93 2b       	or	r25, r19
    2a20:	90 93 42 05 	sts	0x0542, r25
    2a24:	80 93 41 05 	sts	0x0541, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a28:	96 2f       	mov	r25, r22
    2a2a:	88 27       	eor	r24, r24
    2a2c:	2e 2f       	mov	r18, r30
    2a2e:	33 27       	eor	r19, r19
    2a30:	27 fd       	sbrc	r18, 7
    2a32:	30 95       	com	r19
    2a34:	82 2b       	or	r24, r18
    2a36:	93 2b       	or	r25, r19
    2a38:	39 c0       	rjmp	.+114    	; 0x2aac <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a3a:	89 2f       	mov	r24, r25
    2a3c:	99 27       	eor	r25, r25
    2a3e:	87 fd       	sbrc	r24, 7
    2a40:	90 95       	com	r25
    2a42:	98 2f       	mov	r25, r24
    2a44:	88 27       	eor	r24, r24
    2a46:	33 27       	eor	r19, r19
    2a48:	27 fd       	sbrc	r18, 7
    2a4a:	30 95       	com	r19
    2a4c:	82 2b       	or	r24, r18
    2a4e:	93 2b       	or	r25, r19
    2a50:	20 91 45 05 	lds	r18, 0x0545
    2a54:	30 91 46 05 	lds	r19, 0x0546
    2a58:	82 1b       	sub	r24, r18
    2a5a:	93 0b       	sbc	r25, r19
    2a5c:	90 93 40 05 	sts	0x0540, r25
    2a60:	80 93 3f 05 	sts	0x053F, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2a64:	84 2f       	mov	r24, r20
    2a66:	99 27       	eor	r25, r25
    2a68:	87 fd       	sbrc	r24, 7
    2a6a:	90 95       	com	r25
    2a6c:	98 2f       	mov	r25, r24
    2a6e:	88 27       	eor	r24, r24
    2a70:	25 2f       	mov	r18, r21
    2a72:	33 27       	eor	r19, r19
    2a74:	27 fd       	sbrc	r18, 7
    2a76:	30 95       	com	r19
    2a78:	82 2b       	or	r24, r18
    2a7a:	93 2b       	or	r25, r19
    2a7c:	20 91 47 05 	lds	r18, 0x0547
    2a80:	30 91 48 05 	lds	r19, 0x0548
    2a84:	82 1b       	sub	r24, r18
    2a86:	93 0b       	sbc	r25, r19
    2a88:	90 93 42 05 	sts	0x0542, r25
    2a8c:	80 93 41 05 	sts	0x0541, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2a90:	96 2f       	mov	r25, r22
    2a92:	88 27       	eor	r24, r24
    2a94:	2e 2f       	mov	r18, r30
    2a96:	33 27       	eor	r19, r19
    2a98:	27 fd       	sbrc	r18, 7
    2a9a:	30 95       	com	r19
    2a9c:	82 2b       	or	r24, r18
    2a9e:	93 2b       	or	r25, r19
    2aa0:	20 91 49 05 	lds	r18, 0x0549
    2aa4:	30 91 4a 05 	lds	r19, 0x054A
    2aa8:	82 1b       	sub	r24, r18
    2aaa:	93 0b       	sbc	r25, r19
    2aac:	90 93 44 05 	sts	0x0544, r25
    2ab0:	80 93 43 05 	sts	0x0543, r24
    2ab4:	0c c0       	rjmp	.+24     	; 0x2ace <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2ab6:	10 92 40 05 	sts	0x0540, r1
    2aba:	10 92 3f 05 	sts	0x053F, r1
		accY = 0;
    2abe:	10 92 42 05 	sts	0x0542, r1
    2ac2:	10 92 41 05 	sts	0x0541, r1
		accZ = 0;
    2ac6:	10 92 44 05 	sts	0x0544, r1
    2aca:	10 92 43 05 	sts	0x0543, r1

	}

}
    2ace:	26 96       	adiw	r28, 0x06	; 6
    2ad0:	0f b6       	in	r0, 0x3f	; 63
    2ad2:	f8 94       	cli
    2ad4:	de bf       	out	0x3e, r29	; 62
    2ad6:	0f be       	out	0x3f, r0	; 63
    2ad8:	cd bf       	out	0x3d, r28	; 61
    2ada:	cf 91       	pop	r28
    2adc:	df 91       	pop	r29
    2ade:	1f 91       	pop	r17
    2ae0:	0f 91       	pop	r16
    2ae2:	ff 90       	pop	r15
    2ae4:	ef 90       	pop	r14
    2ae6:	08 95       	ret

00002ae8 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2ae8:	ef 92       	push	r14
    2aea:	ff 92       	push	r15
    2aec:	0f 93       	push	r16
    2aee:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2af0:	80 91 3e 05 	lds	r24, 0x053E
    2af4:	88 23       	and	r24, r24
    2af6:	31 f4       	brne	.+12     	; 0x2b04 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2af8:	80 91 13 02 	lds	r24, 0x0213
    2afc:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b00:	80 e0       	ldi	r24, 0x00	; 0
    2b02:	08 c0       	rjmp	.+16     	; 0x2b14 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b04:	81 30       	cpi	r24, 0x01	; 1
    2b06:	09 f0       	breq	.+2      	; 0x2b0a <readAccelXY+0x22>
    2b08:	58 c0       	rjmp	.+176    	; 0x2bba <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b0a:	80 91 13 02 	lds	r24, 0x0213
    2b0e:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b12:	82 e3       	ldi	r24, 0x32	; 50
    2b14:	0e 94 a8 1b 	call	0x3750	; 0x3750 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b18:	80 91 13 02 	lds	r24, 0x0213
    2b1c:	8f 5f       	subi	r24, 0xFF	; 255
    2b1e:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b22:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    2b26:	e8 2e       	mov	r14, r24
    2b28:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    2b2c:	08 2f       	mov	r16, r24
    2b2e:	0e 94 ba 1b 	call	0x3774	; 0x3774 <i2c_readAck>
    2b32:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b34:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_readNak>
    2b38:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b3a:	0e 94 a0 1b 	call	0x3740	; 0x3740 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b3e:	80 91 92 05 	lds	r24, 0x0592
    2b42:	20 2f       	mov	r18, r16
    2b44:	33 27       	eor	r19, r19
    2b46:	27 fd       	sbrc	r18, 7
    2b48:	30 95       	com	r19
    2b4a:	4e 2d       	mov	r20, r14
    2b4c:	55 27       	eor	r21, r21
    2b4e:	47 fd       	sbrc	r20, 7
    2b50:	50 95       	com	r21
    2b52:	61 2f       	mov	r22, r17
    2b54:	77 27       	eor	r23, r23
    2b56:	67 fd       	sbrc	r22, 7
    2b58:	70 95       	com	r23
    2b5a:	ef 2d       	mov	r30, r15
    2b5c:	ff 27       	eor	r31, r31
    2b5e:	e7 fd       	sbrc	r30, 7
    2b60:	f0 95       	com	r31
    2b62:	88 23       	and	r24, r24
    2b64:	69 f0       	breq	.+26     	; 0x2b80 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2b66:	92 2f       	mov	r25, r18
    2b68:	88 27       	eor	r24, r24
    2b6a:	84 2b       	or	r24, r20
    2b6c:	95 2b       	or	r25, r21
    2b6e:	90 93 40 05 	sts	0x0540, r25
    2b72:	80 93 3f 05 	sts	0x053F, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2b76:	96 2f       	mov	r25, r22
    2b78:	88 27       	eor	r24, r24
    2b7a:	8e 2b       	or	r24, r30
    2b7c:	9f 2b       	or	r25, r31
    2b7e:	18 c0       	rjmp	.+48     	; 0x2bb0 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2b80:	92 2f       	mov	r25, r18
    2b82:	88 27       	eor	r24, r24
    2b84:	84 2b       	or	r24, r20
    2b86:	95 2b       	or	r25, r21
    2b88:	20 91 45 05 	lds	r18, 0x0545
    2b8c:	30 91 46 05 	lds	r19, 0x0546
    2b90:	82 1b       	sub	r24, r18
    2b92:	93 0b       	sbc	r25, r19
    2b94:	90 93 40 05 	sts	0x0540, r25
    2b98:	80 93 3f 05 	sts	0x053F, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2b9c:	96 2f       	mov	r25, r22
    2b9e:	88 27       	eor	r24, r24
    2ba0:	8e 2b       	or	r24, r30
    2ba2:	9f 2b       	or	r25, r31
    2ba4:	20 91 47 05 	lds	r18, 0x0547
    2ba8:	30 91 48 05 	lds	r19, 0x0548
    2bac:	82 1b       	sub	r24, r18
    2bae:	93 0b       	sbc	r25, r19
    2bb0:	90 93 42 05 	sts	0x0542, r25
    2bb4:	80 93 41 05 	sts	0x0541, r24
    2bb8:	08 c0       	rjmp	.+16     	; 0x2bca <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2bba:	10 92 40 05 	sts	0x0540, r1
    2bbe:	10 92 3f 05 	sts	0x053F, r1
		accY = 0;
    2bc2:	10 92 42 05 	sts	0x0542, r1
    2bc6:	10 92 41 05 	sts	0x0541, r1

	}

}
    2bca:	1f 91       	pop	r17
    2bcc:	0f 91       	pop	r16
    2bce:	ff 90       	pop	r15
    2bd0:	ef 90       	pop	r14
    2bd2:	08 95       	ret

00002bd4 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2bd4:	0e 94 47 1b 	call	0x368e	; 0x368e <i2c_init>

	ret = initMMA7455L();
    2bd8:	0e 94 32 14 	call	0x2864	; 0x2864 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2bdc:	88 23       	and	r24, r24
    2bde:	89 f0       	breq	.+34     	; 0x2c02 <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2be0:	86 ea       	ldi	r24, 0xA6	; 166
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	90 93 14 02 	sts	0x0214, r25
    2be8:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2bec:	0e 94 02 14 	call	0x2804	; 0x2804 <initADXL345>
		if(ret) {	// accelerometer not available
    2bf0:	88 23       	and	r24, r24
    2bf2:	21 f0       	breq	.+8      	; 0x2bfc <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2bf4:	82 e0       	ldi	r24, 0x02	; 2
    2bf6:	80 93 3e 05 	sts	0x053E, r24
    2bfa:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2bfc:	81 e0       	ldi	r24, 0x01	; 1
    2bfe:	80 93 3e 05 	sts	0x053E, r24
    2c02:	08 95       	ret

00002c04 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c04:	0f 93       	push	r16
    2c06:	1f 93       	push	r17
    2c08:	cf 93       	push	r28
    2c0a:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c0c:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c10:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c14:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c18:	80 e0       	ldi	r24, 0x00	; 0
    2c1a:	0e 94 a4 08 	call	0x1148	; 0x1148 <updateRedLed>
	updateGreenLed(pwm_green);
    2c1e:	80 91 0d 02 	lds	r24, 0x020D
    2c22:	0e 94 ba 08 	call	0x1174	; 0x1174 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c26:	80 91 0e 02 	lds	r24, 0x020E
    2c2a:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <updateBlueLed>

	calibrationCycle = 0;
    2c2e:	10 92 60 05 	sts	0x0560, r1
    2c32:	10 92 5f 05 	sts	0x055F, r1
	startCalibration = 1;
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	80 93 92 05 	sts	0x0592, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c3c:	01 e0       	ldi	r16, 0x01	; 1
    2c3e:	10 e0       	ldi	r17, 0x00	; 0
    2c40:	c8 c0       	rjmp	.+400    	; 0x2dd2 <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c42:	0e 94 87 14 	call	0x290e	; 0x290e <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c46:	60 91 5f 05 	lds	r22, 0x055F
    2c4a:	70 91 60 05 	lds	r23, 0x0560
    2c4e:	61 31       	cpi	r22, 0x11	; 17
    2c50:	71 05       	cpc	r23, r1
    2c52:	0c f0       	brlt	.+2      	; 0x2c56 <calibrateSensors+0x52>
    2c54:	74 c0       	rjmp	.+232    	; 0x2d3e <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c56:	80 91 ea 03 	lds	r24, 0x03EA
    2c5a:	88 23       	and	r24, r24
    2c5c:	09 f4       	brne	.+2      	; 0x2c60 <calibrateSensors+0x5c>
    2c5e:	b9 c0       	rjmp	.+370    	; 0x2dd2 <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2c60:	10 92 ea 03 	sts	0x03EA, r1

				if(calibrationCycle==0) {		// reset all variables
    2c64:	61 15       	cp	r22, r1
    2c66:	71 05       	cpc	r23, r1
    2c68:	f9 f4       	brne	.+62     	; 0x2ca8 <calibrateSensors+0xa4>
    2c6a:	e3 eb       	ldi	r30, 0xB3	; 179
    2c6c:	f3 e0       	ldi	r31, 0x03	; 3
    2c6e:	ab e9       	ldi	r26, 0x9B	; 155
    2c70:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2c72:	11 92       	st	Z+, r1
    2c74:	11 92       	st	Z+, r1
    2c76:	11 92       	st	Z+, r1
    2c78:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2c7a:	1d 92       	st	X+, r1
    2c7c:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2c7e:	83 e0       	ldi	r24, 0x03	; 3
    2c80:	e3 3e       	cpi	r30, 0xE3	; 227
    2c82:	f8 07       	cpc	r31, r24
    2c84:	b1 f7       	brne	.-20     	; 0x2c72 <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2c86:	10 92 4c 05 	sts	0x054C, r1
    2c8a:	10 92 4b 05 	sts	0x054B, r1
					accOffsetYSum = 0;
    2c8e:	10 92 4e 05 	sts	0x054E, r1
    2c92:	10 92 4d 05 	sts	0x054D, r1
					accOffsetZSum = 0;
    2c96:	10 92 50 05 	sts	0x0550, r1
    2c9a:	10 92 4f 05 	sts	0x054F, r1

					calibrationCycle++;
    2c9e:	10 93 60 05 	sts	0x0560, r17
    2ca2:	00 93 5f 05 	sts	0x055F, r16
    2ca6:	95 c0       	rjmp	.+298    	; 0x2dd2 <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2ca8:	e3 eb       	ldi	r30, 0xB3	; 179
    2caa:	f3 e0       	ldi	r31, 0x03	; 3
    2cac:	c3 e8       	ldi	r28, 0x83	; 131
    2cae:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2cb0:	29 91       	ld	r18, Y+
    2cb2:	39 91       	ld	r19, Y+
    2cb4:	44 27       	eor	r20, r20
    2cb6:	37 fd       	sbrc	r19, 7
    2cb8:	40 95       	com	r20
    2cba:	54 2f       	mov	r21, r20
    2cbc:	80 81       	ld	r24, Z
    2cbe:	91 81       	ldd	r25, Z+1	; 0x01
    2cc0:	a2 81       	ldd	r26, Z+2	; 0x02
    2cc2:	b3 81       	ldd	r27, Z+3	; 0x03
    2cc4:	82 0f       	add	r24, r18
    2cc6:	93 1f       	adc	r25, r19
    2cc8:	a4 1f       	adc	r26, r20
    2cca:	b5 1f       	adc	r27, r21
    2ccc:	81 93       	st	Z+, r24
    2cce:	91 93       	st	Z+, r25
    2cd0:	a1 93       	st	Z+, r26
    2cd2:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2cd4:	83 e0       	ldi	r24, 0x03	; 3
    2cd6:	e3 3e       	cpi	r30, 0xE3	; 227
    2cd8:	f8 07       	cpc	r31, r24
    2cda:	51 f7       	brne	.-44     	; 0x2cb0 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2cdc:	80 91 4b 05 	lds	r24, 0x054B
    2ce0:	90 91 4c 05 	lds	r25, 0x054C
    2ce4:	20 91 3f 05 	lds	r18, 0x053F
    2ce8:	30 91 40 05 	lds	r19, 0x0540
    2cec:	82 0f       	add	r24, r18
    2cee:	93 1f       	adc	r25, r19
    2cf0:	90 93 4c 05 	sts	0x054C, r25
    2cf4:	80 93 4b 05 	sts	0x054B, r24
				accOffsetYSum += accY;
    2cf8:	80 91 4d 05 	lds	r24, 0x054D
    2cfc:	90 91 4e 05 	lds	r25, 0x054E
    2d00:	20 91 41 05 	lds	r18, 0x0541
    2d04:	30 91 42 05 	lds	r19, 0x0542
    2d08:	82 0f       	add	r24, r18
    2d0a:	93 1f       	adc	r25, r19
    2d0c:	90 93 4e 05 	sts	0x054E, r25
    2d10:	80 93 4d 05 	sts	0x054D, r24
				accOffsetZSum += accZ;
    2d14:	80 91 4f 05 	lds	r24, 0x054F
    2d18:	90 91 50 05 	lds	r25, 0x0550
    2d1c:	20 91 43 05 	lds	r18, 0x0543
    2d20:	30 91 44 05 	lds	r19, 0x0544
    2d24:	82 0f       	add	r24, r18
    2d26:	93 1f       	adc	r25, r19
    2d28:	90 93 50 05 	sts	0x0550, r25
    2d2c:	80 93 4f 05 	sts	0x054F, r24

				calibrationCycle++;
    2d30:	6f 5f       	subi	r22, 0xFF	; 255
    2d32:	7f 4f       	sbci	r23, 0xFF	; 255
    2d34:	70 93 60 05 	sts	0x0560, r23
    2d38:	60 93 5f 05 	sts	0x055F, r22
    2d3c:	4a c0       	rjmp	.+148    	; 0x2dd2 <calibrateSensors+0x1ce>
    2d3e:	e3 eb       	ldi	r30, 0xB3	; 179
    2d40:	f3 e0       	ldi	r31, 0x03	; 3
    2d42:	cb e9       	ldi	r28, 0x9B	; 155
    2d44:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d46:	81 91       	ld	r24, Z+
    2d48:	91 91       	ld	r25, Z+
    2d4a:	a1 91       	ld	r26, Z+
    2d4c:	b1 91       	ld	r27, Z+
    2d4e:	54 e0       	ldi	r21, 0x04	; 4
    2d50:	b6 95       	lsr	r27
    2d52:	a7 95       	ror	r26
    2d54:	97 95       	ror	r25
    2d56:	87 95       	ror	r24
    2d58:	5a 95       	dec	r21
    2d5a:	d1 f7       	brne	.-12     	; 0x2d50 <calibrateSensors+0x14c>
    2d5c:	89 93       	st	Y+, r24
    2d5e:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2d60:	83 e0       	ldi	r24, 0x03	; 3
    2d62:	e3 3e       	cpi	r30, 0xE3	; 227
    2d64:	f8 07       	cpc	r31, r24
    2d66:	79 f7       	brne	.-34     	; 0x2d46 <calibrateSensors+0x142>
    2d68:	eb ea       	ldi	r30, 0xAB	; 171
    2d6a:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2d6c:	80 81       	ld	r24, Z
    2d6e:	91 81       	ldd	r25, Z+1	; 0x01
    2d70:	80 50       	subi	r24, 0x00	; 0
    2d72:	92 40       	sbci	r25, 0x02	; 2
    2d74:	81 93       	st	Z+, r24
    2d76:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2d78:	83 e0       	ldi	r24, 0x03	; 3
    2d7a:	e3 3b       	cpi	r30, 0xB3	; 179
    2d7c:	f8 07       	cpc	r31, r24
    2d7e:	b1 f7       	brne	.-20     	; 0x2d6c <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2d80:	80 91 4b 05 	lds	r24, 0x054B
    2d84:	90 91 4c 05 	lds	r25, 0x054C
    2d88:	44 e0       	ldi	r20, 0x04	; 4
    2d8a:	95 95       	asr	r25
    2d8c:	87 95       	ror	r24
    2d8e:	4a 95       	dec	r20
    2d90:	e1 f7       	brne	.-8      	; 0x2d8a <calibrateSensors+0x186>
    2d92:	90 93 46 05 	sts	0x0546, r25
    2d96:	80 93 45 05 	sts	0x0545, r24
			accOffsetY = accOffsetYSum>>4;
    2d9a:	80 91 4d 05 	lds	r24, 0x054D
    2d9e:	90 91 4e 05 	lds	r25, 0x054E
    2da2:	34 e0       	ldi	r19, 0x04	; 4
    2da4:	95 95       	asr	r25
    2da6:	87 95       	ror	r24
    2da8:	3a 95       	dec	r19
    2daa:	e1 f7       	brne	.-8      	; 0x2da4 <calibrateSensors+0x1a0>
    2dac:	90 93 48 05 	sts	0x0548, r25
    2db0:	80 93 47 05 	sts	0x0547, r24
			accOffsetZ = accOffsetZSum>>4;
    2db4:	80 91 4f 05 	lds	r24, 0x054F
    2db8:	90 91 50 05 	lds	r25, 0x0550
    2dbc:	24 e0       	ldi	r18, 0x04	; 4
    2dbe:	95 95       	asr	r25
    2dc0:	87 95       	ror	r24
    2dc2:	2a 95       	dec	r18
    2dc4:	e1 f7       	brne	.-8      	; 0x2dbe <calibrateSensors+0x1ba>
    2dc6:	90 93 4a 05 	sts	0x054A, r25
    2dca:	80 93 49 05 	sts	0x0549, r24

			startCalibration = 0;
    2dce:	10 92 92 05 	sts	0x0592, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2dd2:	80 91 92 05 	lds	r24, 0x0592
    2dd6:	88 23       	and	r24, r24
    2dd8:	09 f0       	breq	.+2      	; 0x2ddc <calibrateSensors+0x1d8>
    2dda:	33 cf       	rjmp	.-410    	; 0x2c42 <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2ddc:	8f ef       	ldi	r24, 0xFF	; 255
    2dde:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2de2:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2de6:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2dea:	0e 94 a4 08 	call	0x1148	; 0x1148 <updateRedLed>
	updateGreenLed(pwm_green);
    2dee:	80 91 0d 02 	lds	r24, 0x020D
    2df2:	0e 94 ba 08 	call	0x1174	; 0x1174 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2df6:	80 91 0e 02 	lds	r24, 0x020E
    2dfa:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <updateBlueLed>

}
    2dfe:	df 91       	pop	r29
    2e00:	cf 91       	pop	r28
    2e02:	1f 91       	pop	r17
    2e04:	0f 91       	pop	r16
    2e06:	08 95       	ret

00002e08 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e08:	08 95       	ret

00002e0a <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e0a:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e0c:	8d 91       	ld	r24, X+
    2e0e:	9c 91       	ld	r25, X
    2e10:	11 97       	sbiw	r26, 0x01	; 1
    2e12:	00 97       	sbiw	r24, 0x00	; 0
    2e14:	69 f4       	brne	.+26     	; 0x2e30 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e16:	10 92 24 04 	sts	0x0424, r1
    2e1a:	10 92 23 04 	sts	0x0423, r1
		delta_left_speed_current = 0;
    2e1e:	10 92 68 05 	sts	0x0568, r1
    2e22:	10 92 67 05 	sts	0x0567, r1
		delta_left_speed_prev = 0;
    2e26:	10 92 82 05 	sts	0x0582, r1
    2e2a:	10 92 81 05 	sts	0x0581, r1
    2e2e:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e30:	40 91 51 05 	lds	r20, 0x0551
    2e34:	50 91 52 05 	lds	r21, 0x0552
    2e38:	21 e0       	ldi	r18, 0x01	; 1
    2e3a:	4e 30       	cpi	r20, 0x0E	; 14
    2e3c:	52 07       	cpc	r21, r18
    2e3e:	4c f0       	brlt	.+18     	; 0x2e52 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e40:	18 16       	cp	r1, r24
    2e42:	19 06       	cpc	r1, r25
    2e44:	1c f4       	brge	.+6      	; 0x2e4c <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e46:	28 e6       	ldi	r18, 0x68	; 104
    2e48:	31 e0       	ldi	r19, 0x01	; 1
    2e4a:	18 c0       	rjmp	.+48     	; 0x2e7c <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e4c:	88 e6       	ldi	r24, 0x68	; 104
    2e4e:	91 e0       	ldi	r25, 0x01	; 1
    2e50:	0b c0       	rjmp	.+22     	; 0x2e68 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e52:	44 3b       	cpi	r20, 0xB4	; 180
    2e54:	51 05       	cpc	r21, r1
    2e56:	1c f4       	brge	.+6      	; 0x2e5e <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2e58:	4a 35       	cpi	r20, 0x5A	; 90
    2e5a:	51 05       	cpc	r21, r1
    2e5c:	b4 f0       	brlt	.+44     	; 0x2e8a <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2e5e:	18 16       	cp	r1, r24
    2e60:	19 06       	cpc	r1, r25
    2e62:	54 f4       	brge	.+20     	; 0x2e78 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2e64:	84 eb       	ldi	r24, 0xB4	; 180
    2e66:	90 e0       	ldi	r25, 0x00	; 0
    2e68:	84 1b       	sub	r24, r20
    2e6a:	95 0b       	sbc	r25, r21
    2e6c:	95 95       	asr	r25
    2e6e:	87 95       	ror	r24
    2e70:	95 95       	asr	r25
    2e72:	87 95       	ror	r24
    2e74:	49 96       	adiw	r24, 0x19	; 25
    2e76:	1c c0       	rjmp	.+56     	; 0x2eb0 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2e78:	24 eb       	ldi	r18, 0xB4	; 180
    2e7a:	30 e0       	ldi	r19, 0x00	; 0
    2e7c:	24 1b       	sub	r18, r20
    2e7e:	35 0b       	sbc	r19, r21
    2e80:	35 95       	asr	r19
    2e82:	27 95       	ror	r18
    2e84:	35 95       	asr	r19
    2e86:	27 95       	ror	r18
    2e88:	0f c0       	rjmp	.+30     	; 0x2ea8 <start_vertical_speed_control_left+0x9e>
    2e8a:	9a 01       	movw	r18, r20
    2e8c:	35 95       	asr	r19
    2e8e:	27 95       	ror	r18
    2e90:	35 95       	asr	r19
    2e92:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2e94:	18 16       	cp	r1, r24
    2e96:	19 06       	cpc	r1, r25
    2e98:	3c f4       	brge	.+14     	; 0x2ea8 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2e9a:	27 5e       	subi	r18, 0xE7	; 231
    2e9c:	3f 4f       	sbci	r19, 0xFF	; 255
    2e9e:	30 93 04 02 	sts	0x0204, r19
    2ea2:	20 93 03 02 	sts	0x0203, r18
    2ea6:	08 c0       	rjmp	.+16     	; 0x2eb8 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2ea8:	89 e1       	ldi	r24, 0x19	; 25
    2eaa:	90 e0       	ldi	r25, 0x00	; 0
    2eac:	82 1b       	sub	r24, r18
    2eae:	93 0b       	sbc	r25, r19
    2eb0:	90 93 04 02 	sts	0x0204, r25
    2eb4:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2eb8:	e0 91 67 05 	lds	r30, 0x0567
    2ebc:	f0 91 68 05 	lds	r31, 0x0568
    2ec0:	f0 93 82 05 	sts	0x0582, r31
    2ec4:	e0 93 81 05 	sts	0x0581, r30
	if(*pwm_left >= 0) {
    2ec8:	8d 91       	ld	r24, X+
    2eca:	9c 91       	ld	r25, X
    2ecc:	11 97       	sbiw	r26, 0x01	; 1
    2ece:	20 91 13 04 	lds	r18, 0x0413
    2ed2:	30 91 14 04 	lds	r19, 0x0414
    2ed6:	97 fd       	sbrc	r25, 7
    2ed8:	03 c0       	rjmp	.+6      	; 0x2ee0 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2eda:	82 1b       	sub	r24, r18
    2edc:	93 0b       	sbc	r25, r19
    2ede:	02 c0       	rjmp	.+4      	; 0x2ee4 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2ee0:	82 0f       	add	r24, r18
    2ee2:	93 1f       	adc	r25, r19
    2ee4:	90 93 68 05 	sts	0x0568, r25
    2ee8:	80 93 67 05 	sts	0x0567, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2eec:	60 91 67 05 	lds	r22, 0x0567
    2ef0:	70 91 68 05 	lds	r23, 0x0568
    2ef4:	80 91 23 04 	lds	r24, 0x0423
    2ef8:	90 91 24 04 	lds	r25, 0x0424
    2efc:	86 0f       	add	r24, r22
    2efe:	97 1f       	adc	r25, r23
    2f00:	90 93 24 04 	sts	0x0424, r25
    2f04:	80 93 23 04 	sts	0x0423, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f08:	26 e0       	ldi	r18, 0x06	; 6
    2f0a:	81 34       	cpi	r24, 0x41	; 65
    2f0c:	92 07       	cpc	r25, r18
    2f0e:	1c f0       	brlt	.+6      	; 0x2f16 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f10:	80 e4       	ldi	r24, 0x40	; 64
    2f12:	96 e0       	ldi	r25, 0x06	; 6
    2f14:	05 c0       	rjmp	.+10     	; 0x2f20 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f16:	80 5c       	subi	r24, 0xC0	; 192
    2f18:	99 4f       	sbci	r25, 0xF9	; 249
    2f1a:	34 f4       	brge	.+12     	; 0x2f28 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f1c:	80 ec       	ldi	r24, 0xC0	; 192
    2f1e:	99 ef       	ldi	r25, 0xF9	; 249
    2f20:	90 93 24 04 	sts	0x0424, r25
    2f24:	80 93 23 04 	sts	0x0423, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f28:	80 91 23 04 	lds	r24, 0x0423
    2f2c:	90 91 24 04 	lds	r25, 0x0424
    2f30:	ac 01       	movw	r20, r24
    2f32:	44 0f       	add	r20, r20
    2f34:	55 1f       	adc	r21, r21
    2f36:	48 0f       	add	r20, r24
    2f38:	59 1f       	adc	r21, r25
    2f3a:	cb 01       	movw	r24, r22
    2f3c:	88 0f       	add	r24, r24
    2f3e:	99 1f       	adc	r25, r25
    2f40:	9b 01       	movw	r18, r22
    2f42:	22 0f       	add	r18, r18
    2f44:	33 1f       	adc	r19, r19
    2f46:	22 0f       	add	r18, r18
    2f48:	33 1f       	adc	r19, r19
    2f4a:	22 0f       	add	r18, r18
    2f4c:	33 1f       	adc	r19, r19
    2f4e:	82 0f       	add	r24, r18
    2f50:	93 1f       	adc	r25, r19
    2f52:	48 0f       	add	r20, r24
    2f54:	59 1f       	adc	r21, r25
    2f56:	e6 1b       	sub	r30, r22
    2f58:	f7 0b       	sbc	r31, r23
    2f5a:	ee 0f       	add	r30, r30
    2f5c:	ff 1f       	adc	r31, r31
    2f5e:	4e 0f       	add	r20, r30
    2f60:	5f 1f       	adc	r21, r31
    2f62:	2d 91       	ld	r18, X+
    2f64:	3c 91       	ld	r19, X
    2f66:	11 97       	sbiw	r26, 0x01	; 1
    2f68:	80 91 03 02 	lds	r24, 0x0203
    2f6c:	90 91 04 02 	lds	r25, 0x0204
    2f70:	bc 01       	movw	r22, r24
    2f72:	26 9f       	mul	r18, r22
    2f74:	c0 01       	movw	r24, r0
    2f76:	27 9f       	mul	r18, r23
    2f78:	90 0d       	add	r25, r0
    2f7a:	36 9f       	mul	r19, r22
    2f7c:	90 0d       	add	r25, r0
    2f7e:	11 24       	eor	r1, r1
    2f80:	48 0f       	add	r20, r24
    2f82:	59 1f       	adc	r21, r25
    2f84:	50 93 22 04 	sts	0x0422, r21
    2f88:	40 93 21 04 	sts	0x0421, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2f8c:	57 ff       	sbrs	r21, 7
    2f8e:	0f c0       	rjmp	.+30     	; 0x2fae <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2f90:	11 96       	adiw	r26, 0x01	; 1
    2f92:	8c 91       	ld	r24, X
    2f94:	11 97       	sbiw	r26, 0x01	; 1
    2f96:	99 27       	eor	r25, r25
    2f98:	87 fd       	sbrc	r24, 7
    2f9a:	90 95       	com	r25
    2f9c:	99 0f       	add	r25, r25
    2f9e:	88 0b       	sbc	r24, r24
    2fa0:	98 2f       	mov	r25, r24
    2fa2:	84 23       	and	r24, r20
    2fa4:	95 23       	and	r25, r21
    2fa6:	90 93 22 04 	sts	0x0422, r25
    2faa:	80 93 21 04 	sts	0x0421, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2fae:	80 91 21 04 	lds	r24, 0x0421
    2fb2:	90 91 22 04 	lds	r25, 0x0422
    2fb6:	18 16       	cp	r1, r24
    2fb8:	19 06       	cpc	r1, r25
    2fba:	4c f4       	brge	.+18     	; 0x2fce <start_vertical_speed_control_left+0x1c4>
    2fbc:	8d 91       	ld	r24, X+
    2fbe:	9c 91       	ld	r25, X
    2fc0:	11 97       	sbiw	r26, 0x01	; 1
    2fc2:	97 ff       	sbrs	r25, 7
    2fc4:	04 c0       	rjmp	.+8      	; 0x2fce <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    2fc6:	10 92 22 04 	sts	0x0422, r1
    2fca:	10 92 21 04 	sts	0x0421, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    2fce:	80 91 21 04 	lds	r24, 0x0421
    2fd2:	90 91 22 04 	lds	r25, 0x0422
    2fd6:	81 5c       	subi	r24, 0xC1	; 193
    2fd8:	9d 45       	sbci	r25, 0x5D	; 93
    2fda:	34 f0       	brlt	.+12     	; 0x2fe8 <start_vertical_speed_control_left+0x1de>
    2fdc:	80 ec       	ldi	r24, 0xC0	; 192
    2fde:	9d e5       	ldi	r25, 0x5D	; 93
    2fe0:	90 93 22 04 	sts	0x0422, r25
    2fe4:	80 93 21 04 	sts	0x0421, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    2fe8:	80 91 21 04 	lds	r24, 0x0421
    2fec:	90 91 22 04 	lds	r25, 0x0422
    2ff0:	80 54       	subi	r24, 0x40	; 64
    2ff2:	92 4a       	sbci	r25, 0xA2	; 162
    2ff4:	34 f4       	brge	.+12     	; 0x3002 <start_vertical_speed_control_left+0x1f8>
    2ff6:	80 e4       	ldi	r24, 0x40	; 64
    2ff8:	92 ea       	ldi	r25, 0xA2	; 162
    2ffa:	90 93 22 04 	sts	0x0422, r25
    2ffe:	80 93 21 04 	sts	0x0421, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3002:	80 91 21 04 	lds	r24, 0x0421
    3006:	90 91 22 04 	lds	r25, 0x0422
    300a:	24 e0       	ldi	r18, 0x04	; 4
    300c:	95 95       	asr	r25
    300e:	87 95       	ror	r24
    3010:	2a 95       	dec	r18
    3012:	e1 f7       	brne	.-8      	; 0x300c <start_vertical_speed_control_left+0x202>
    3014:	11 96       	adiw	r26, 0x01	; 1
    3016:	9c 93       	st	X, r25
    3018:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    301a:	81 50       	subi	r24, 0x01	; 1
    301c:	92 40       	sbci	r25, 0x02	; 2
    301e:	2c f0       	brlt	.+10     	; 0x302a <start_vertical_speed_control_left+0x220>
    3020:	80 e0       	ldi	r24, 0x00	; 0
    3022:	92 e0       	ldi	r25, 0x02	; 2
    3024:	11 96       	adiw	r26, 0x01	; 1
    3026:	9c 93       	st	X, r25
    3028:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    302a:	8d 91       	ld	r24, X+
    302c:	9c 91       	ld	r25, X
    302e:	11 97       	sbiw	r26, 0x01	; 1
    3030:	80 50       	subi	r24, 0x00	; 0
    3032:	9e 4f       	sbci	r25, 0xFE	; 254
    3034:	24 f4       	brge	.+8      	; 0x303e <start_vertical_speed_control_left+0x234>
    3036:	80 e0       	ldi	r24, 0x00	; 0
    3038:	9e ef       	ldi	r25, 0xFE	; 254
    303a:	8d 93       	st	X+, r24
    303c:	9c 93       	st	X, r25
    303e:	08 95       	ret

00003040 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    3040:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3042:	8d 91       	ld	r24, X+
    3044:	9c 91       	ld	r25, X
    3046:	11 97       	sbiw	r26, 0x01	; 1
    3048:	00 97       	sbiw	r24, 0x00	; 0
    304a:	69 f4       	brne	.+26     	; 0x3066 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    304c:	10 92 26 04 	sts	0x0426, r1
    3050:	10 92 25 04 	sts	0x0425, r1
		delta_right_speed_current = 0;
    3054:	10 92 91 05 	sts	0x0591, r1
    3058:	10 92 90 05 	sts	0x0590, r1
		delta_right_speed_prev = 0;
    305c:	10 92 6a 05 	sts	0x056A, r1
    3060:	10 92 69 05 	sts	0x0569, r1
    3064:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    3066:	40 91 51 05 	lds	r20, 0x0551
    306a:	50 91 52 05 	lds	r21, 0x0552
    306e:	21 e0       	ldi	r18, 0x01	; 1
    3070:	4e 30       	cpi	r20, 0x0E	; 14
    3072:	52 07       	cpc	r21, r18
    3074:	4c f0       	brlt	.+18     	; 0x3088 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    3076:	18 16       	cp	r1, r24
    3078:	19 06       	cpc	r1, r25
    307a:	1c f4       	brge	.+6      	; 0x3082 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    307c:	28 e6       	ldi	r18, 0x68	; 104
    307e:	31 e0       	ldi	r19, 0x01	; 1
    3080:	18 c0       	rjmp	.+48     	; 0x30b2 <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    3082:	88 e6       	ldi	r24, 0x68	; 104
    3084:	91 e0       	ldi	r25, 0x01	; 1
    3086:	0b c0       	rjmp	.+22     	; 0x309e <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3088:	44 3b       	cpi	r20, 0xB4	; 180
    308a:	51 05       	cpc	r21, r1
    308c:	1c f4       	brge	.+6      	; 0x3094 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    308e:	4a 35       	cpi	r20, 0x5A	; 90
    3090:	51 05       	cpc	r21, r1
    3092:	b4 f0       	brlt	.+44     	; 0x30c0 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    3094:	18 16       	cp	r1, r24
    3096:	19 06       	cpc	r1, r25
    3098:	54 f4       	brge	.+20     	; 0x30ae <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    309a:	84 eb       	ldi	r24, 0xB4	; 180
    309c:	90 e0       	ldi	r25, 0x00	; 0
    309e:	84 1b       	sub	r24, r20
    30a0:	95 0b       	sbc	r25, r21
    30a2:	95 95       	asr	r25
    30a4:	87 95       	ror	r24
    30a6:	95 95       	asr	r25
    30a8:	87 95       	ror	r24
    30aa:	49 96       	adiw	r24, 0x19	; 25
    30ac:	1c c0       	rjmp	.+56     	; 0x30e6 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30ae:	24 eb       	ldi	r18, 0xB4	; 180
    30b0:	30 e0       	ldi	r19, 0x00	; 0
    30b2:	24 1b       	sub	r18, r20
    30b4:	35 0b       	sbc	r19, r21
    30b6:	35 95       	asr	r19
    30b8:	27 95       	ror	r18
    30ba:	35 95       	asr	r19
    30bc:	27 95       	ror	r18
    30be:	0f c0       	rjmp	.+30     	; 0x30de <start_vertical_speed_control_right+0x9e>
    30c0:	9a 01       	movw	r18, r20
    30c2:	35 95       	asr	r19
    30c4:	27 95       	ror	r18
    30c6:	35 95       	asr	r19
    30c8:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    30ca:	18 16       	cp	r1, r24
    30cc:	19 06       	cpc	r1, r25
    30ce:	3c f4       	brge	.+14     	; 0x30de <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    30d0:	27 5e       	subi	r18, 0xE7	; 231
    30d2:	3f 4f       	sbci	r19, 0xFF	; 255
    30d4:	30 93 06 02 	sts	0x0206, r19
    30d8:	20 93 05 02 	sts	0x0205, r18
    30dc:	08 c0       	rjmp	.+16     	; 0x30ee <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    30de:	89 e1       	ldi	r24, 0x19	; 25
    30e0:	90 e0       	ldi	r25, 0x00	; 0
    30e2:	82 1b       	sub	r24, r18
    30e4:	93 0b       	sbc	r25, r19
    30e6:	90 93 06 02 	sts	0x0206, r25
    30ea:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    30ee:	e0 91 90 05 	lds	r30, 0x0590
    30f2:	f0 91 91 05 	lds	r31, 0x0591
    30f6:	f0 93 6a 05 	sts	0x056A, r31
    30fa:	e0 93 69 05 	sts	0x0569, r30
	if(*pwm_right >= 0) {
    30fe:	8d 91       	ld	r24, X+
    3100:	9c 91       	ld	r25, X
    3102:	11 97       	sbiw	r26, 0x01	; 1
    3104:	20 91 15 04 	lds	r18, 0x0415
    3108:	30 91 16 04 	lds	r19, 0x0416
    310c:	97 fd       	sbrc	r25, 7
    310e:	03 c0       	rjmp	.+6      	; 0x3116 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3110:	82 1b       	sub	r24, r18
    3112:	93 0b       	sbc	r25, r19
    3114:	02 c0       	rjmp	.+4      	; 0x311a <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3116:	82 0f       	add	r24, r18
    3118:	93 1f       	adc	r25, r19
    311a:	90 93 91 05 	sts	0x0591, r25
    311e:	80 93 90 05 	sts	0x0590, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3122:	60 91 90 05 	lds	r22, 0x0590
    3126:	70 91 91 05 	lds	r23, 0x0591
    312a:	80 91 25 04 	lds	r24, 0x0425
    312e:	90 91 26 04 	lds	r25, 0x0426
    3132:	86 0f       	add	r24, r22
    3134:	97 1f       	adc	r25, r23
    3136:	90 93 26 04 	sts	0x0426, r25
    313a:	80 93 25 04 	sts	0x0425, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    313e:	26 e0       	ldi	r18, 0x06	; 6
    3140:	81 34       	cpi	r24, 0x41	; 65
    3142:	92 07       	cpc	r25, r18
    3144:	1c f0       	brlt	.+6      	; 0x314c <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    3146:	80 e4       	ldi	r24, 0x40	; 64
    3148:	96 e0       	ldi	r25, 0x06	; 6
    314a:	05 c0       	rjmp	.+10     	; 0x3156 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    314c:	80 5c       	subi	r24, 0xC0	; 192
    314e:	99 4f       	sbci	r25, 0xF9	; 249
    3150:	34 f4       	brge	.+12     	; 0x315e <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    3152:	80 ec       	ldi	r24, 0xC0	; 192
    3154:	99 ef       	ldi	r25, 0xF9	; 249
    3156:	90 93 26 04 	sts	0x0426, r25
    315a:	80 93 25 04 	sts	0x0425, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    315e:	80 91 25 04 	lds	r24, 0x0425
    3162:	90 91 26 04 	lds	r25, 0x0426
    3166:	ac 01       	movw	r20, r24
    3168:	44 0f       	add	r20, r20
    316a:	55 1f       	adc	r21, r21
    316c:	48 0f       	add	r20, r24
    316e:	59 1f       	adc	r21, r25
    3170:	cb 01       	movw	r24, r22
    3172:	88 0f       	add	r24, r24
    3174:	99 1f       	adc	r25, r25
    3176:	9b 01       	movw	r18, r22
    3178:	22 0f       	add	r18, r18
    317a:	33 1f       	adc	r19, r19
    317c:	22 0f       	add	r18, r18
    317e:	33 1f       	adc	r19, r19
    3180:	22 0f       	add	r18, r18
    3182:	33 1f       	adc	r19, r19
    3184:	82 0f       	add	r24, r18
    3186:	93 1f       	adc	r25, r19
    3188:	48 0f       	add	r20, r24
    318a:	59 1f       	adc	r21, r25
    318c:	e6 1b       	sub	r30, r22
    318e:	f7 0b       	sbc	r31, r23
    3190:	ee 0f       	add	r30, r30
    3192:	ff 1f       	adc	r31, r31
    3194:	4e 0f       	add	r20, r30
    3196:	5f 1f       	adc	r21, r31
    3198:	2d 91       	ld	r18, X+
    319a:	3c 91       	ld	r19, X
    319c:	11 97       	sbiw	r26, 0x01	; 1
    319e:	80 91 05 02 	lds	r24, 0x0205
    31a2:	90 91 06 02 	lds	r25, 0x0206
    31a6:	bc 01       	movw	r22, r24
    31a8:	26 9f       	mul	r18, r22
    31aa:	c0 01       	movw	r24, r0
    31ac:	27 9f       	mul	r18, r23
    31ae:	90 0d       	add	r25, r0
    31b0:	36 9f       	mul	r19, r22
    31b2:	90 0d       	add	r25, r0
    31b4:	11 24       	eor	r1, r1
    31b6:	48 0f       	add	r20, r24
    31b8:	59 1f       	adc	r21, r25
    31ba:	50 93 20 04 	sts	0x0420, r21
    31be:	40 93 1f 04 	sts	0x041F, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    31c2:	57 ff       	sbrs	r21, 7
    31c4:	0f c0       	rjmp	.+30     	; 0x31e4 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    31c6:	11 96       	adiw	r26, 0x01	; 1
    31c8:	8c 91       	ld	r24, X
    31ca:	11 97       	sbiw	r26, 0x01	; 1
    31cc:	99 27       	eor	r25, r25
    31ce:	87 fd       	sbrc	r24, 7
    31d0:	90 95       	com	r25
    31d2:	99 0f       	add	r25, r25
    31d4:	88 0b       	sbc	r24, r24
    31d6:	98 2f       	mov	r25, r24
    31d8:	84 23       	and	r24, r20
    31da:	95 23       	and	r25, r21
    31dc:	90 93 20 04 	sts	0x0420, r25
    31e0:	80 93 1f 04 	sts	0x041F, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    31e4:	80 91 1f 04 	lds	r24, 0x041F
    31e8:	90 91 20 04 	lds	r25, 0x0420
    31ec:	18 16       	cp	r1, r24
    31ee:	19 06       	cpc	r1, r25
    31f0:	4c f4       	brge	.+18     	; 0x3204 <start_vertical_speed_control_right+0x1c4>
    31f2:	8d 91       	ld	r24, X+
    31f4:	9c 91       	ld	r25, X
    31f6:	11 97       	sbiw	r26, 0x01	; 1
    31f8:	97 ff       	sbrs	r25, 7
    31fa:	04 c0       	rjmp	.+8      	; 0x3204 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    31fc:	10 92 20 04 	sts	0x0420, r1
    3200:	10 92 1f 04 	sts	0x041F, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3204:	80 91 1f 04 	lds	r24, 0x041F
    3208:	90 91 20 04 	lds	r25, 0x0420
    320c:	81 5c       	subi	r24, 0xC1	; 193
    320e:	9d 45       	sbci	r25, 0x5D	; 93
    3210:	34 f0       	brlt	.+12     	; 0x321e <start_vertical_speed_control_right+0x1de>
    3212:	80 ec       	ldi	r24, 0xC0	; 192
    3214:	9d e5       	ldi	r25, 0x5D	; 93
    3216:	90 93 20 04 	sts	0x0420, r25
    321a:	80 93 1f 04 	sts	0x041F, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    321e:	80 91 1f 04 	lds	r24, 0x041F
    3222:	90 91 20 04 	lds	r25, 0x0420
    3226:	80 54       	subi	r24, 0x40	; 64
    3228:	92 4a       	sbci	r25, 0xA2	; 162
    322a:	34 f4       	brge	.+12     	; 0x3238 <start_vertical_speed_control_right+0x1f8>
    322c:	80 e4       	ldi	r24, 0x40	; 64
    322e:	92 ea       	ldi	r25, 0xA2	; 162
    3230:	90 93 20 04 	sts	0x0420, r25
    3234:	80 93 1f 04 	sts	0x041F, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3238:	80 91 1f 04 	lds	r24, 0x041F
    323c:	90 91 20 04 	lds	r25, 0x0420
    3240:	74 e0       	ldi	r23, 0x04	; 4
    3242:	95 95       	asr	r25
    3244:	87 95       	ror	r24
    3246:	7a 95       	dec	r23
    3248:	e1 f7       	brne	.-8      	; 0x3242 <start_vertical_speed_control_right+0x202>
    324a:	11 96       	adiw	r26, 0x01	; 1
    324c:	9c 93       	st	X, r25
    324e:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3250:	81 50       	subi	r24, 0x01	; 1
    3252:	92 40       	sbci	r25, 0x02	; 2
    3254:	2c f0       	brlt	.+10     	; 0x3260 <start_vertical_speed_control_right+0x220>
    3256:	80 e0       	ldi	r24, 0x00	; 0
    3258:	92 e0       	ldi	r25, 0x02	; 2
    325a:	11 96       	adiw	r26, 0x01	; 1
    325c:	9c 93       	st	X, r25
    325e:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3260:	8d 91       	ld	r24, X+
    3262:	9c 91       	ld	r25, X
    3264:	11 97       	sbiw	r26, 0x01	; 1
    3266:	80 50       	subi	r24, 0x00	; 0
    3268:	9e 4f       	sbci	r25, 0xFE	; 254
    326a:	24 f4       	brge	.+8      	; 0x3274 <start_vertical_speed_control_right+0x234>
    326c:	80 e0       	ldi	r24, 0x00	; 0
    326e:	9e ef       	ldi	r25, 0xFE	; 254
    3270:	8d 93       	st	X+, r24
    3272:	9c 93       	st	X, r25
    3274:	08 95       	ret

00003276 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    3276:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3278:	80 81       	ld	r24, Z
    327a:	91 81       	ldd	r25, Z+1	; 0x01
    327c:	89 2b       	or	r24, r25
    327e:	69 f4       	brne	.+26     	; 0x329a <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3280:	10 92 26 04 	sts	0x0426, r1
    3284:	10 92 25 04 	sts	0x0425, r1
		delta_right_speed_current = 0;
    3288:	10 92 91 05 	sts	0x0591, r1
    328c:	10 92 90 05 	sts	0x0590, r1
		delta_right_speed_prev = 0;
    3290:	10 92 6a 05 	sts	0x056A, r1
    3294:	10 92 69 05 	sts	0x0569, r1
    3298:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    329a:	60 91 90 05 	lds	r22, 0x0590
    329e:	70 91 91 05 	lds	r23, 0x0591
    32a2:	70 93 6a 05 	sts	0x056A, r23
    32a6:	60 93 69 05 	sts	0x0569, r22
	if(*pwm_right >= 0) {
    32aa:	80 81       	ld	r24, Z
    32ac:	91 81       	ldd	r25, Z+1	; 0x01
    32ae:	40 91 15 04 	lds	r20, 0x0415
    32b2:	50 91 16 04 	lds	r21, 0x0416
    32b6:	97 fd       	sbrc	r25, 7
    32b8:	03 c0       	rjmp	.+6      	; 0x32c0 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    32ba:	84 1b       	sub	r24, r20
    32bc:	95 0b       	sbc	r25, r21
    32be:	02 c0       	rjmp	.+4      	; 0x32c4 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    32c0:	84 0f       	add	r24, r20
    32c2:	95 1f       	adc	r25, r21
    32c4:	90 93 91 05 	sts	0x0591, r25
    32c8:	80 93 90 05 	sts	0x0590, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    32cc:	20 91 90 05 	lds	r18, 0x0590
    32d0:	30 91 91 05 	lds	r19, 0x0591
    32d4:	80 91 25 04 	lds	r24, 0x0425
    32d8:	90 91 26 04 	lds	r25, 0x0426
    32dc:	82 0f       	add	r24, r18
    32de:	93 1f       	adc	r25, r19
    32e0:	90 93 26 04 	sts	0x0426, r25
    32e4:	80 93 25 04 	sts	0x0425, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    32e8:	46 e0       	ldi	r20, 0x06	; 6
    32ea:	81 34       	cpi	r24, 0x41	; 65
    32ec:	94 07       	cpc	r25, r20
    32ee:	1c f0       	brlt	.+6      	; 0x32f6 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    32f0:	80 e4       	ldi	r24, 0x40	; 64
    32f2:	96 e0       	ldi	r25, 0x06	; 6
    32f4:	05 c0       	rjmp	.+10     	; 0x3300 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    32f6:	80 5c       	subi	r24, 0xC0	; 192
    32f8:	99 4f       	sbci	r25, 0xF9	; 249
    32fa:	34 f4       	brge	.+12     	; 0x3308 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    32fc:	80 ec       	ldi	r24, 0xC0	; 192
    32fe:	99 ef       	ldi	r25, 0xF9	; 249
    3300:	90 93 26 04 	sts	0x0426, r25
    3304:	80 93 25 04 	sts	0x0425, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3308:	40 91 25 04 	lds	r20, 0x0425
    330c:	50 91 26 04 	lds	r21, 0x0426
    3310:	44 0f       	add	r20, r20
    3312:	55 1f       	adc	r21, r21
    3314:	89 e1       	ldi	r24, 0x19	; 25
    3316:	90 e0       	ldi	r25, 0x00	; 0
    3318:	dc 01       	movw	r26, r24
    331a:	2a 9f       	mul	r18, r26
    331c:	c0 01       	movw	r24, r0
    331e:	2b 9f       	mul	r18, r27
    3320:	90 0d       	add	r25, r0
    3322:	3a 9f       	mul	r19, r26
    3324:	90 0d       	add	r25, r0
    3326:	11 24       	eor	r1, r1
    3328:	48 0f       	add	r20, r24
    332a:	59 1f       	adc	r21, r25
    332c:	cb 01       	movw	r24, r22
    332e:	82 1b       	sub	r24, r18
    3330:	93 0b       	sbc	r25, r19
    3332:	9c 01       	movw	r18, r24
    3334:	88 0f       	add	r24, r24
    3336:	99 1f       	adc	r25, r25
    3338:	82 0f       	add	r24, r18
    333a:	93 1f       	adc	r25, r19
    333c:	48 0f       	add	r20, r24
    333e:	59 1f       	adc	r21, r25
    3340:	80 81       	ld	r24, Z
    3342:	91 81       	ldd	r25, Z+1	; 0x01
    3344:	b3 e0       	ldi	r27, 0x03	; 3
    3346:	88 0f       	add	r24, r24
    3348:	99 1f       	adc	r25, r25
    334a:	ba 95       	dec	r27
    334c:	e1 f7       	brne	.-8      	; 0x3346 <start_horizontal_speed_control_right+0xd0>
    334e:	48 0f       	add	r20, r24
    3350:	59 1f       	adc	r21, r25
    3352:	50 93 20 04 	sts	0x0420, r21
    3356:	40 93 1f 04 	sts	0x041F, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    335a:	57 ff       	sbrs	r21, 7
    335c:	0d c0       	rjmp	.+26     	; 0x3378 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    335e:	81 81       	ldd	r24, Z+1	; 0x01
    3360:	99 27       	eor	r25, r25
    3362:	87 fd       	sbrc	r24, 7
    3364:	90 95       	com	r25
    3366:	99 0f       	add	r25, r25
    3368:	88 0b       	sbc	r24, r24
    336a:	98 2f       	mov	r25, r24
    336c:	84 23       	and	r24, r20
    336e:	95 23       	and	r25, r21
    3370:	90 93 20 04 	sts	0x0420, r25
    3374:	80 93 1f 04 	sts	0x041F, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3378:	80 91 1f 04 	lds	r24, 0x041F
    337c:	90 91 20 04 	lds	r25, 0x0420
    3380:	18 16       	cp	r1, r24
    3382:	19 06       	cpc	r1, r25
    3384:	44 f4       	brge	.+16     	; 0x3396 <start_horizontal_speed_control_right+0x120>
    3386:	80 81       	ld	r24, Z
    3388:	91 81       	ldd	r25, Z+1	; 0x01
    338a:	97 ff       	sbrs	r25, 7
    338c:	04 c0       	rjmp	.+8      	; 0x3396 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    338e:	10 92 20 04 	sts	0x0420, r1
    3392:	10 92 1f 04 	sts	0x041F, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3396:	80 91 1f 04 	lds	r24, 0x041F
    339a:	90 91 20 04 	lds	r25, 0x0420
    339e:	81 5c       	subi	r24, 0xC1	; 193
    33a0:	9d 45       	sbci	r25, 0x5D	; 93
    33a2:	34 f0       	brlt	.+12     	; 0x33b0 <start_horizontal_speed_control_right+0x13a>
    33a4:	80 ec       	ldi	r24, 0xC0	; 192
    33a6:	9d e5       	ldi	r25, 0x5D	; 93
    33a8:	90 93 20 04 	sts	0x0420, r25
    33ac:	80 93 1f 04 	sts	0x041F, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33b0:	80 91 1f 04 	lds	r24, 0x041F
    33b4:	90 91 20 04 	lds	r25, 0x0420
    33b8:	80 54       	subi	r24, 0x40	; 64
    33ba:	92 4a       	sbci	r25, 0xA2	; 162
    33bc:	34 f4       	brge	.+12     	; 0x33ca <start_horizontal_speed_control_right+0x154>
    33be:	80 e4       	ldi	r24, 0x40	; 64
    33c0:	92 ea       	ldi	r25, 0xA2	; 162
    33c2:	90 93 20 04 	sts	0x0420, r25
    33c6:	80 93 1f 04 	sts	0x041F, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    33ca:	80 91 1f 04 	lds	r24, 0x041F
    33ce:	90 91 20 04 	lds	r25, 0x0420
    33d2:	74 e0       	ldi	r23, 0x04	; 4
    33d4:	95 95       	asr	r25
    33d6:	87 95       	ror	r24
    33d8:	7a 95       	dec	r23
    33da:	e1 f7       	brne	.-8      	; 0x33d4 <start_horizontal_speed_control_right+0x15e>
    33dc:	91 83       	std	Z+1, r25	; 0x01
    33de:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    33e0:	18 16       	cp	r1, r24
    33e2:	19 06       	cpc	r1, r25
    33e4:	14 f4       	brge	.+4      	; 0x33ea <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    33e6:	4e 96       	adiw	r24, 0x1e	; 30
    33e8:	03 c0       	rjmp	.+6      	; 0x33f0 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    33ea:	00 97       	sbiw	r24, 0x00	; 0
    33ec:	19 f0       	breq	.+6      	; 0x33f4 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    33ee:	4e 97       	sbiw	r24, 0x1e	; 30
    33f0:	91 83       	std	Z+1, r25	; 0x01
    33f2:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    33f4:	80 81       	ld	r24, Z
    33f6:	91 81       	ldd	r25, Z+1	; 0x01
    33f8:	81 50       	subi	r24, 0x01	; 1
    33fa:	92 40       	sbci	r25, 0x02	; 2
    33fc:	24 f0       	brlt	.+8      	; 0x3406 <start_horizontal_speed_control_right+0x190>
    33fe:	80 e0       	ldi	r24, 0x00	; 0
    3400:	92 e0       	ldi	r25, 0x02	; 2
    3402:	91 83       	std	Z+1, r25	; 0x01
    3404:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3406:	80 81       	ld	r24, Z
    3408:	91 81       	ldd	r25, Z+1	; 0x01
    340a:	80 50       	subi	r24, 0x00	; 0
    340c:	9e 4f       	sbci	r25, 0xFE	; 254
    340e:	24 f4       	brge	.+8      	; 0x3418 <start_horizontal_speed_control_right+0x1a2>
    3410:	80 e0       	ldi	r24, 0x00	; 0
    3412:	9e ef       	ldi	r25, 0xFE	; 254
    3414:	91 83       	std	Z+1, r25	; 0x01
    3416:	80 83       	st	Z, r24
    3418:	08 95       	ret

0000341a <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    341a:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    341c:	80 81       	ld	r24, Z
    341e:	91 81       	ldd	r25, Z+1	; 0x01
    3420:	89 2b       	or	r24, r25
    3422:	69 f4       	brne	.+26     	; 0x343e <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    3424:	10 92 24 04 	sts	0x0424, r1
    3428:	10 92 23 04 	sts	0x0423, r1
		delta_left_speed_current = 0;
    342c:	10 92 68 05 	sts	0x0568, r1
    3430:	10 92 67 05 	sts	0x0567, r1
		delta_left_speed_prev = 0;
    3434:	10 92 82 05 	sts	0x0582, r1
    3438:	10 92 81 05 	sts	0x0581, r1
    343c:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    343e:	60 91 67 05 	lds	r22, 0x0567
    3442:	70 91 68 05 	lds	r23, 0x0568
    3446:	70 93 82 05 	sts	0x0582, r23
    344a:	60 93 81 05 	sts	0x0581, r22
	if(*pwm_left >= 0) {
    344e:	80 81       	ld	r24, Z
    3450:	91 81       	ldd	r25, Z+1	; 0x01
    3452:	40 91 13 04 	lds	r20, 0x0413
    3456:	50 91 14 04 	lds	r21, 0x0414
    345a:	97 fd       	sbrc	r25, 7
    345c:	03 c0       	rjmp	.+6      	; 0x3464 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    345e:	84 1b       	sub	r24, r20
    3460:	95 0b       	sbc	r25, r21
    3462:	02 c0       	rjmp	.+4      	; 0x3468 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    3464:	84 0f       	add	r24, r20
    3466:	95 1f       	adc	r25, r21
    3468:	90 93 68 05 	sts	0x0568, r25
    346c:	80 93 67 05 	sts	0x0567, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    3470:	20 91 67 05 	lds	r18, 0x0567
    3474:	30 91 68 05 	lds	r19, 0x0568
    3478:	80 91 23 04 	lds	r24, 0x0423
    347c:	90 91 24 04 	lds	r25, 0x0424
    3480:	82 0f       	add	r24, r18
    3482:	93 1f       	adc	r25, r19
    3484:	90 93 24 04 	sts	0x0424, r25
    3488:	80 93 23 04 	sts	0x0423, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    348c:	46 e0       	ldi	r20, 0x06	; 6
    348e:	81 34       	cpi	r24, 0x41	; 65
    3490:	94 07       	cpc	r25, r20
    3492:	1c f0       	brlt	.+6      	; 0x349a <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    3494:	80 e4       	ldi	r24, 0x40	; 64
    3496:	96 e0       	ldi	r25, 0x06	; 6
    3498:	05 c0       	rjmp	.+10     	; 0x34a4 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    349a:	80 5c       	subi	r24, 0xC0	; 192
    349c:	99 4f       	sbci	r25, 0xF9	; 249
    349e:	34 f4       	brge	.+12     	; 0x34ac <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    34a0:	80 ec       	ldi	r24, 0xC0	; 192
    34a2:	99 ef       	ldi	r25, 0xF9	; 249
    34a4:	90 93 24 04 	sts	0x0424, r25
    34a8:	80 93 23 04 	sts	0x0423, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34ac:	40 91 23 04 	lds	r20, 0x0423
    34b0:	50 91 24 04 	lds	r21, 0x0424
    34b4:	44 0f       	add	r20, r20
    34b6:	55 1f       	adc	r21, r21
    34b8:	89 e1       	ldi	r24, 0x19	; 25
    34ba:	90 e0       	ldi	r25, 0x00	; 0
    34bc:	dc 01       	movw	r26, r24
    34be:	2a 9f       	mul	r18, r26
    34c0:	c0 01       	movw	r24, r0
    34c2:	2b 9f       	mul	r18, r27
    34c4:	90 0d       	add	r25, r0
    34c6:	3a 9f       	mul	r19, r26
    34c8:	90 0d       	add	r25, r0
    34ca:	11 24       	eor	r1, r1
    34cc:	48 0f       	add	r20, r24
    34ce:	59 1f       	adc	r21, r25
    34d0:	cb 01       	movw	r24, r22
    34d2:	82 1b       	sub	r24, r18
    34d4:	93 0b       	sbc	r25, r19
    34d6:	9c 01       	movw	r18, r24
    34d8:	88 0f       	add	r24, r24
    34da:	99 1f       	adc	r25, r25
    34dc:	82 0f       	add	r24, r18
    34de:	93 1f       	adc	r25, r19
    34e0:	48 0f       	add	r20, r24
    34e2:	59 1f       	adc	r21, r25
    34e4:	80 81       	ld	r24, Z
    34e6:	91 81       	ldd	r25, Z+1	; 0x01
    34e8:	33 e0       	ldi	r19, 0x03	; 3
    34ea:	88 0f       	add	r24, r24
    34ec:	99 1f       	adc	r25, r25
    34ee:	3a 95       	dec	r19
    34f0:	e1 f7       	brne	.-8      	; 0x34ea <start_horizontal_speed_control_left+0xd0>
    34f2:	48 0f       	add	r20, r24
    34f4:	59 1f       	adc	r21, r25
    34f6:	50 93 22 04 	sts	0x0422, r21
    34fa:	40 93 21 04 	sts	0x0421, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    34fe:	57 ff       	sbrs	r21, 7
    3500:	0d c0       	rjmp	.+26     	; 0x351c <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    3502:	81 81       	ldd	r24, Z+1	; 0x01
    3504:	99 27       	eor	r25, r25
    3506:	87 fd       	sbrc	r24, 7
    3508:	90 95       	com	r25
    350a:	99 0f       	add	r25, r25
    350c:	88 0b       	sbc	r24, r24
    350e:	98 2f       	mov	r25, r24
    3510:	84 23       	and	r24, r20
    3512:	95 23       	and	r25, r21
    3514:	90 93 22 04 	sts	0x0422, r25
    3518:	80 93 21 04 	sts	0x0421, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    351c:	80 91 21 04 	lds	r24, 0x0421
    3520:	90 91 22 04 	lds	r25, 0x0422
    3524:	18 16       	cp	r1, r24
    3526:	19 06       	cpc	r1, r25
    3528:	44 f4       	brge	.+16     	; 0x353a <start_horizontal_speed_control_left+0x120>
    352a:	80 81       	ld	r24, Z
    352c:	91 81       	ldd	r25, Z+1	; 0x01
    352e:	97 ff       	sbrs	r25, 7
    3530:	04 c0       	rjmp	.+8      	; 0x353a <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    3532:	10 92 22 04 	sts	0x0422, r1
    3536:	10 92 21 04 	sts	0x0421, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    353a:	80 91 21 04 	lds	r24, 0x0421
    353e:	90 91 22 04 	lds	r25, 0x0422
    3542:	81 5c       	subi	r24, 0xC1	; 193
    3544:	9d 45       	sbci	r25, 0x5D	; 93
    3546:	34 f0       	brlt	.+12     	; 0x3554 <start_horizontal_speed_control_left+0x13a>
    3548:	80 ec       	ldi	r24, 0xC0	; 192
    354a:	9d e5       	ldi	r25, 0x5D	; 93
    354c:	90 93 22 04 	sts	0x0422, r25
    3550:	80 93 21 04 	sts	0x0421, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3554:	80 91 21 04 	lds	r24, 0x0421
    3558:	90 91 22 04 	lds	r25, 0x0422
    355c:	80 54       	subi	r24, 0x40	; 64
    355e:	92 4a       	sbci	r25, 0xA2	; 162
    3560:	34 f4       	brge	.+12     	; 0x356e <start_horizontal_speed_control_left+0x154>
    3562:	80 e4       	ldi	r24, 0x40	; 64
    3564:	92 ea       	ldi	r25, 0xA2	; 162
    3566:	90 93 22 04 	sts	0x0422, r25
    356a:	80 93 21 04 	sts	0x0421, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    356e:	80 91 21 04 	lds	r24, 0x0421
    3572:	90 91 22 04 	lds	r25, 0x0422
    3576:	b4 e0       	ldi	r27, 0x04	; 4
    3578:	95 95       	asr	r25
    357a:	87 95       	ror	r24
    357c:	ba 95       	dec	r27
    357e:	e1 f7       	brne	.-8      	; 0x3578 <start_horizontal_speed_control_left+0x15e>
    3580:	91 83       	std	Z+1, r25	; 0x01
    3582:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    3584:	18 16       	cp	r1, r24
    3586:	19 06       	cpc	r1, r25
    3588:	14 f4       	brge	.+4      	; 0x358e <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    358a:	4e 96       	adiw	r24, 0x1e	; 30
    358c:	03 c0       	rjmp	.+6      	; 0x3594 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    358e:	00 97       	sbiw	r24, 0x00	; 0
    3590:	19 f0       	breq	.+6      	; 0x3598 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    3592:	4e 97       	sbiw	r24, 0x1e	; 30
    3594:	91 83       	std	Z+1, r25	; 0x01
    3596:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3598:	80 81       	ld	r24, Z
    359a:	91 81       	ldd	r25, Z+1	; 0x01
    359c:	81 50       	subi	r24, 0x01	; 1
    359e:	92 40       	sbci	r25, 0x02	; 2
    35a0:	24 f0       	brlt	.+8      	; 0x35aa <start_horizontal_speed_control_left+0x190>
    35a2:	80 e0       	ldi	r24, 0x00	; 0
    35a4:	92 e0       	ldi	r25, 0x02	; 2
    35a6:	91 83       	std	Z+1, r25	; 0x01
    35a8:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35aa:	80 81       	ld	r24, Z
    35ac:	91 81       	ldd	r25, Z+1	; 0x01
    35ae:	80 50       	subi	r24, 0x00	; 0
    35b0:	9e 4f       	sbci	r25, 0xFE	; 254
    35b2:	24 f4       	brge	.+8      	; 0x35bc <start_horizontal_speed_control_left+0x1a2>
    35b4:	80 e0       	ldi	r24, 0x00	; 0
    35b6:	9e ef       	ldi	r25, 0xFE	; 254
    35b8:	91 83       	std	Z+1, r25	; 0x01
    35ba:	80 83       	st	Z, r24
    35bc:	08 95       	ret

000035be <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    35be:	20 91 32 04 	lds	r18, 0x0432
    35c2:	80 e0       	ldi	r24, 0x00	; 0
    35c4:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    35c6:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    35c8:	37 e2       	ldi	r19, 0x27	; 39
    35ca:	80 31       	cpi	r24, 0x10	; 16
    35cc:	93 07       	cpc	r25, r19
    35ce:	08 f0       	brcs	.+2      	; 0x35d2 <SPI_WAIT+0x14>
    35d0:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    35d2:	0d b4       	in	r0, 0x2d	; 45
    35d4:	07 fe       	sbrs	r0, 7
    35d6:	f7 cf       	rjmp	.-18     	; 0x35c6 <SPI_WAIT+0x8>
    35d8:	20 93 32 04 	sts	0x0432, r18
			return;
		}
	}
}
    35dc:	08 95       	ret

000035de <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    35de:	84 b1       	in	r24, 0x04	; 4
    35e0:	80 7f       	andi	r24, 0xF0	; 240
    35e2:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    35e4:	84 b1       	in	r24, 0x04	; 4
    35e6:	87 60       	ori	r24, 0x07	; 7
    35e8:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    35ea:	80 e5       	ldi	r24, 0x50	; 80
    35ec:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    35ee:	8d b5       	in	r24, 0x2d	; 45
    35f0:	81 60       	ori	r24, 0x01	; 1
    35f2:	8d bd       	out	0x2d, r24	; 45

}
    35f4:	08 95       	ret

000035f6 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    35f6:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    35f8:	1d bc       	out	0x2d, r1	; 45
}
    35fa:	08 95       	ret

000035fc <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    35fc:	df 92       	push	r13
    35fe:	ef 92       	push	r14
    3600:	ff 92       	push	r15
    3602:	0f 93       	push	r16
    3604:	1f 93       	push	r17
    3606:	cf 93       	push	r28
    3608:	df 93       	push	r29
    360a:	7c 01       	movw	r14, r24
    360c:	d4 2e       	mov	r13, r20
    360e:	8b 01       	movw	r16, r22
    3610:	c0 e0       	ldi	r28, 0x00	; 0
    3612:	d0 e0       	ldi	r29, 0x00	; 0
    3614:	10 c0       	rjmp	.+32     	; 0x3636 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3616:	f7 01       	movw	r30, r14
    3618:	ec 0f       	add	r30, r28
    361a:	fd 1f       	adc	r31, r29
    361c:	80 81       	ld	r24, Z
    361e:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3620:	0e 94 df 1a 	call	0x35be	; 0x35be <SPI_WAIT>
		  if(spiCommError) {
    3624:	80 91 32 04 	lds	r24, 0x0432
    3628:	88 23       	and	r24, r24
    362a:	39 f4       	brne	.+14     	; 0x363a <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    362c:	8e b5       	in	r24, 0x2e	; 46
    362e:	f8 01       	movw	r30, r16
    3630:	81 93       	st	Z+, r24
    3632:	8f 01       	movw	r16, r30
    3634:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3636:	cd 15       	cp	r28, r13
    3638:	70 f3       	brcs	.-36     	; 0x3616 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    363a:	df 91       	pop	r29
    363c:	cf 91       	pop	r28
    363e:	1f 91       	pop	r17
    3640:	0f 91       	pop	r16
    3642:	ff 90       	pop	r15
    3644:	ef 90       	pop	r14
    3646:	df 90       	pop	r13
    3648:	08 95       	ret

0000364a <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    364a:	0f 93       	push	r16
    364c:	1f 93       	push	r17
    364e:	cf 93       	push	r28
    3650:	df 93       	push	r29
    3652:	06 2f       	mov	r16, r22
    3654:	ec 01       	movw	r28, r24
    3656:	10 e0       	ldi	r17, 0x00	; 0
    3658:	09 c0       	rjmp	.+18     	; 0x366c <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    365a:	89 91       	ld	r24, Y+
    365c:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    365e:	0e 94 df 1a 	call	0x35be	; 0x35be <SPI_WAIT>
		  if(spiCommError) {
    3662:	80 91 32 04 	lds	r24, 0x0432
    3666:	88 23       	and	r24, r24
    3668:	19 f4       	brne	.+6      	; 0x3670 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    366a:	1f 5f       	subi	r17, 0xFF	; 255
    366c:	10 17       	cp	r17, r16
    366e:	a8 f3       	brcs	.-22     	; 0x365a <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    3670:	df 91       	pop	r29
    3672:	cf 91       	pop	r28
    3674:	1f 91       	pop	r17
    3676:	0f 91       	pop	r16
    3678:	08 95       	ret

0000367a <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    367a:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    367c:	0e 94 df 1a 	call	0x35be	; 0x35be <SPI_WAIT>
    return SPDR;
    3680:	8e b5       	in	r24, 0x2e	; 46
}
    3682:	08 95       	ret

00003684 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    3684:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3688:	10 92 bc 00 	sts	0x00BC, r1
}
    368c:	08 95       	ret

0000368e <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    368e:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    3690:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    3692:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    3696:	81 e0       	ldi	r24, 0x01	; 1
    3698:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    369c:	08 95       	ret

0000369e <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    369e:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36a0:	84 ea       	ldi	r24, 0xA4	; 164
    36a2:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    36a6:	80 91 bc 00 	lds	r24, 0x00BC
    36aa:	87 ff       	sbrs	r24, 7
    36ac:	fc cf       	rjmp	.-8      	; 0x36a6 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36ae:	80 91 b9 00 	lds	r24, 0x00B9
    36b2:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36b4:	88 30       	cpi	r24, 0x08	; 8
    36b6:	21 f0       	breq	.+8      	; 0x36c0 <i2c_start+0x22>
    36b8:	80 31       	cpi	r24, 0x10	; 16
    36ba:	11 f0       	breq	.+4      	; 0x36c0 <i2c_start+0x22>
    36bc:	81 e0       	ldi	r24, 0x01	; 1
    36be:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    36c0:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    36c4:	84 e8       	ldi	r24, 0x84	; 132
    36c6:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    36ca:	80 91 bc 00 	lds	r24, 0x00BC
    36ce:	87 ff       	sbrs	r24, 7
    36d0:	fc cf       	rjmp	.-8      	; 0x36ca <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36d2:	90 91 b9 00 	lds	r25, 0x00B9
    36d6:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    36d8:	98 31       	cpi	r25, 0x18	; 24
    36da:	11 f4       	brne	.+4      	; 0x36e0 <i2c_start+0x42>
    36dc:	80 e0       	ldi	r24, 0x00	; 0
    36de:	08 95       	ret
    36e0:	80 e0       	ldi	r24, 0x00	; 0
    36e2:	90 34       	cpi	r25, 0x40	; 64
    36e4:	09 f0       	breq	.+2      	; 0x36e8 <i2c_start+0x4a>
    36e6:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    36e8:	08 95       	ret

000036ea <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    36ea:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36ec:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    36ee:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    36f0:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36f2:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    36f6:	80 91 bc 00 	lds	r24, 0x00BC
    36fa:	87 ff       	sbrs	r24, 7
    36fc:	fc cf       	rjmp	.-8      	; 0x36f6 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    36fe:	80 91 b9 00 	lds	r24, 0x00B9
    3702:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    3704:	88 30       	cpi	r24, 0x08	; 8
    3706:	11 f0       	breq	.+4      	; 0x370c <i2c_start_wait+0x22>
    3708:	80 31       	cpi	r24, 0x10	; 16
    370a:	99 f7       	brne	.-26     	; 0x36f2 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    370c:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3710:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3714:	80 91 bc 00 	lds	r24, 0x00BC
    3718:	87 ff       	sbrs	r24, 7
    371a:	fc cf       	rjmp	.-8      	; 0x3714 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    371c:	80 91 b9 00 	lds	r24, 0x00B9
    3720:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    3722:	80 32       	cpi	r24, 0x20	; 32
    3724:	11 f0       	breq	.+4      	; 0x372a <i2c_start_wait+0x40>
    3726:	88 35       	cpi	r24, 0x58	; 88
    3728:	39 f4       	brne	.+14     	; 0x3738 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    372a:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    372e:	80 91 bc 00 	lds	r24, 0x00BC
    3732:	84 fd       	sbrc	r24, 4
    3734:	fc cf       	rjmp	.-8      	; 0x372e <i2c_start_wait+0x44>
    3736:	dd cf       	rjmp	.-70     	; 0x36f2 <i2c_start_wait+0x8>
    3738:	08 95       	ret

0000373a <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    373a:	0e 94 4f 1b 	call	0x369e	; 0x369e <i2c_start>

}/* i2c_rep_start */
    373e:	08 95       	ret

00003740 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3740:	84 e9       	ldi	r24, 0x94	; 148
    3742:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    3746:	80 91 bc 00 	lds	r24, 0x00BC
    374a:	84 fd       	sbrc	r24, 4
    374c:	fc cf       	rjmp	.-8      	; 0x3746 <i2c_stop+0x6>

}/* i2c_stop */
    374e:	08 95       	ret

00003750 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    3750:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    3754:	84 e8       	ldi	r24, 0x84	; 132
    3756:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    375a:	80 91 bc 00 	lds	r24, 0x00BC
    375e:	87 ff       	sbrs	r24, 7
    3760:	fc cf       	rjmp	.-8      	; 0x375a <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    3762:	80 91 b9 00 	lds	r24, 0x00B9
    3766:	90 e0       	ldi	r25, 0x00	; 0
    3768:	88 7f       	andi	r24, 0xF8	; 248
    376a:	88 32       	cpi	r24, 0x28	; 40
    376c:	09 f0       	breq	.+2      	; 0x3770 <i2c_write+0x20>
    376e:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    3770:	89 2f       	mov	r24, r25
    3772:	08 95       	ret

00003774 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    3774:	84 ec       	ldi	r24, 0xC4	; 196
    3776:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    377a:	80 91 bc 00 	lds	r24, 0x00BC
    377e:	87 ff       	sbrs	r24, 7
    3780:	fc cf       	rjmp	.-8      	; 0x377a <i2c_readAck+0x6>

    return TWDR;
    3782:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    3786:	08 95       	ret

00003788 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3788:	84 e8       	ldi	r24, 0x84	; 132
    378a:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    378e:	80 91 bc 00 	lds	r24, 0x00BC
    3792:	87 ff       	sbrs	r24, 7
    3794:	fc cf       	rjmp	.-8      	; 0x378e <i2c_readNak+0x6>
	
    return TWDR;
    3796:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    379a:	08 95       	ret

0000379c <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    379c:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    37a0:	80 e1       	ldi	r24, 0x10	; 16
    37a2:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    37a6:	e0 ec       	ldi	r30, 0xC0	; 192
    37a8:	f0 e0       	ldi	r31, 0x00	; 0
    37aa:	80 81       	ld	r24, Z
    37ac:	82 60       	ori	r24, 0x02	; 2
    37ae:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37b0:	e1 ec       	ldi	r30, 0xC1	; 193
    37b2:	f0 e0       	ldi	r31, 0x00	; 0
    37b4:	80 81       	ld	r24, Z
    37b6:	88 69       	ori	r24, 0x98	; 152
    37b8:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    37ba:	e2 ec       	ldi	r30, 0xC2	; 194
    37bc:	f0 e0       	ldi	r31, 0x00	; 0
    37be:	80 81       	ld	r24, Z
    37c0:	86 60       	ori	r24, 0x06	; 6
    37c2:	80 83       	st	Z, r24



}
    37c4:	08 95       	ret

000037c6 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    37c6:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    37ca:	80 e1       	ldi	r24, 0x10	; 16
    37cc:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    37d0:	e8 ec       	ldi	r30, 0xC8	; 200
    37d2:	f0 e0       	ldi	r31, 0x00	; 0
    37d4:	80 81       	ld	r24, Z
    37d6:	82 60       	ori	r24, 0x02	; 2
    37d8:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    37da:	e9 ec       	ldi	r30, 0xC9	; 201
    37dc:	f0 e0       	ldi	r31, 0x00	; 0
    37de:	80 81       	ld	r24, Z
    37e0:	88 61       	ori	r24, 0x18	; 24
    37e2:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    37e4:	ea ec       	ldi	r30, 0xCA	; 202
    37e6:	f0 e0       	ldi	r31, 0x00	; 0
    37e8:	80 81       	ld	r24, Z
    37ea:	86 60       	ori	r24, 0x06	; 6
    37ec:	80 83       	st	Z, r24

}
    37ee:	08 95       	ret

000037f0 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    37f0:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    37f4:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    37f8:	10 92 c2 00 	sts	0x00C2, r1

}
    37fc:	08 95       	ret

000037fe <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    37fe:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3800:	80 91 c0 00 	lds	r24, 0x00C0
    3804:	85 ff       	sbrs	r24, 5
    3806:	fc cf       	rjmp	.-8      	; 0x3800 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3808:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    380c:	66 23       	and	r22, r22
    380e:	21 f0       	breq	.+8      	; 0x3818 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3810:	80 91 c0 00 	lds	r24, 0x00C0
    3814:	86 ff       	sbrs	r24, 6
    3816:	fc cf       	rjmp	.-8      	; 0x3810 <usart0Transmit+0x12>
    3818:	08 95       	ret

0000381a <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    381a:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    381c:	80 91 c8 00 	lds	r24, 0x00C8
    3820:	85 ff       	sbrs	r24, 5
    3822:	fc cf       	rjmp	.-8      	; 0x381c <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    3824:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3828:	66 23       	and	r22, r22
    382a:	21 f0       	breq	.+8      	; 0x3834 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    382c:	80 91 c8 00 	lds	r24, 0x00C8
    3830:	86 ff       	sbrs	r24, 6
    3832:	fc cf       	rjmp	.-8      	; 0x382c <usart1Transmit+0x12>
    3834:	08 95       	ret

00003836 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3836:	80 91 c0 00 	lds	r24, 0x00C0
    383a:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    383c:	88 1f       	adc	r24, r24
    383e:	88 27       	eor	r24, r24
    3840:	88 1f       	adc	r24, r24
    3842:	08 95       	ret

00003844 <usart0Receive>:

unsigned char usart0Receive() {
    3844:	20 e0       	ldi	r18, 0x00	; 0
    3846:	30 e0       	ldi	r19, 0x00	; 0
    3848:	05 c0       	rjmp	.+10     	; 0x3854 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    384a:	81 e0       	ldi	r24, 0x01	; 1
    384c:	80 93 35 04 	sts	0x0435, r24
    3850:	80 e0       	ldi	r24, 0x00	; 0
    3852:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3854:	80 91 c0 00 	lds	r24, 0x00C0
    3858:	87 ff       	sbrs	r24, 7
    385a:	03 c0       	rjmp	.+6      	; 0x3862 <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    385c:	80 91 c6 00 	lds	r24, 0x00C6

}
    3860:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    3862:	2f 5f       	subi	r18, 0xFF	; 255
    3864:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    3866:	27 39       	cpi	r18, 0x97	; 151
    3868:	31 05       	cpc	r19, r1
    386a:	a1 f7       	brne	.-24     	; 0x3854 <usart0Receive+0x10>
    386c:	ee cf       	rjmp	.-36     	; 0x384a <usart0Receive+0x6>

0000386e <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    386e:	1f 92       	push	r1
    3870:	0f 92       	push	r0
    3872:	0f b6       	in	r0, 0x3f	; 63
    3874:	0f 92       	push	r0
    3876:	0b b6       	in	r0, 0x3b	; 59
    3878:	0f 92       	push	r0
    387a:	11 24       	eor	r1, r1
    387c:	2f 93       	push	r18
    387e:	8f 93       	push	r24
    3880:	9f 93       	push	r25
    3882:	ef 93       	push	r30
    3884:	ff 93       	push	r31
	byteCount++;
    3886:	80 91 36 04 	lds	r24, 0x0436
    388a:	90 91 37 04 	lds	r25, 0x0437
    388e:	01 96       	adiw	r24, 0x01	; 1
    3890:	90 93 37 04 	sts	0x0437, r25
    3894:	80 93 36 04 	sts	0x0436, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3898:	81 50       	subi	r24, 0x01	; 1
    389a:	91 40       	sbci	r25, 0x01	; 1
    389c:	60 f4       	brcc	.+24     	; 0x38b6 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    389e:	80 91 38 05 	lds	r24, 0x0538
    38a2:	90 91 c6 00 	lds	r25, 0x00C6
    38a6:	e8 2f       	mov	r30, r24
    38a8:	f0 e0       	ldi	r31, 0x00	; 0
    38aa:	e8 5c       	subi	r30, 0xC8	; 200
    38ac:	fb 4f       	sbci	r31, 0xFB	; 251
    38ae:	90 83       	st	Z, r25
		nextByteIndex++;
    38b0:	8f 5f       	subi	r24, 0xFF	; 255
    38b2:	80 93 38 05 	sts	0x0538, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38b6:	ff 91       	pop	r31
    38b8:	ef 91       	pop	r30
    38ba:	9f 91       	pop	r25
    38bc:	8f 91       	pop	r24
    38be:	2f 91       	pop	r18
    38c0:	0f 90       	pop	r0
    38c2:	0b be       	out	0x3b, r0	; 59
    38c4:	0f 90       	pop	r0
    38c6:	0f be       	out	0x3f, r0	; 63
    38c8:	0f 90       	pop	r0
    38ca:	1f 90       	pop	r1
    38cc:	18 95       	reti

000038ce <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    38ce:	86 b1       	in	r24, 0x06	; 6
    38d0:	46 b1       	in	r20, 0x06	; 6
    38d2:	26 b1       	in	r18, 0x06	; 6
    38d4:	66 b1       	in	r22, 0x06	; 6
    38d6:	30 e0       	ldi	r19, 0x00	; 0
    38d8:	28 70       	andi	r18, 0x08	; 8
    38da:	30 70       	andi	r19, 0x00	; 0
    38dc:	f3 e0       	ldi	r31, 0x03	; 3
    38de:	35 95       	asr	r19
    38e0:	27 95       	ror	r18
    38e2:	fa 95       	dec	r31
    38e4:	e1 f7       	brne	.-8      	; 0x38de <getSelector+0x10>
    38e6:	22 0f       	add	r18, r18
    38e8:	33 1f       	adc	r19, r19
    38ea:	50 e0       	ldi	r21, 0x00	; 0
    38ec:	44 70       	andi	r20, 0x04	; 4
    38ee:	50 70       	andi	r21, 0x00	; 0
    38f0:	55 95       	asr	r21
    38f2:	47 95       	ror	r20
    38f4:	55 95       	asr	r21
    38f6:	47 95       	ror	r20
    38f8:	24 0f       	add	r18, r20
    38fa:	35 1f       	adc	r19, r21
    38fc:	22 0f       	add	r18, r18
    38fe:	33 1f       	adc	r19, r19
    3900:	70 e0       	ldi	r23, 0x00	; 0
    3902:	62 70       	andi	r22, 0x02	; 2
    3904:	70 70       	andi	r23, 0x00	; 0
    3906:	75 95       	asr	r23
    3908:	67 95       	ror	r22
    390a:	26 0f       	add	r18, r22
    390c:	37 1f       	adc	r19, r23
    390e:	22 0f       	add	r18, r18
    3910:	33 1f       	adc	r19, r19
    3912:	81 70       	andi	r24, 0x01	; 1
}
    3914:	82 0f       	add	r24, r18
    3916:	08 95       	ret

00003918 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3918:	1f 92       	push	r1
    391a:	0f 92       	push	r0
    391c:	0f b6       	in	r0, 0x3f	; 63
    391e:	0f 92       	push	r0
    3920:	11 24       	eor	r1, r1

}
    3922:	0f 90       	pop	r0
    3924:	0f be       	out	0x3f, r0	; 63
    3926:	0f 90       	pop	r0
    3928:	1f 90       	pop	r1
    392a:	18 95       	reti

0000392c <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    392c:	60 91 5a 05 	lds	r22, 0x055A
    3930:	70 91 5b 05 	lds	r23, 0x055B
	return clockTick;
}
    3934:	80 91 5c 05 	lds	r24, 0x055C
    3938:	90 91 5d 05 	lds	r25, 0x055D
    393c:	08 95       	ret

0000393e <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    393e:	81 e0       	ldi	r24, 0x01	; 1
    3940:	80 93 e9 03 	sts	0x03E9, r24
}
    3944:	08 95       	ret

00003946 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    3946:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3948:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    394a:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    394c:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3950:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    3954:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3958:	8e ef       	ldi	r24, 0xFE	; 254
    395a:	9f e0       	ldi	r25, 0x0F	; 15
    395c:	0e 94 ef 23 	call	0x47de	; 0x47de <__eerd_word_m2560>
    3960:	90 93 30 04 	sts	0x0430, r25
    3964:	80 93 2f 04 	sts	0x042F, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    3968:	8d ef       	ldi	r24, 0xFD	; 253
    396a:	9f e0       	ldi	r25, 0x0F	; 15
    396c:	0e 94 e7 23 	call	0x47ce	; 0x47ce <__eerd_byte_m2560>
    3970:	98 2f       	mov	r25, r24
    3972:	80 93 66 05 	sts	0x0566, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    3976:	81 50       	subi	r24, 0x01	; 1
    3978:	8e 3f       	cpi	r24, 0xFE	; 254
    397a:	18 f4       	brcc	.+6      	; 0x3982 <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    397c:	90 93 66 00 	sts	0x0066, r25
    3980:	08 c0       	rjmp	.+16     	; 0x3992 <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    3982:	60 91 66 00 	lds	r22, 0x0066
    3986:	60 93 66 05 	sts	0x0566, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    398a:	8d ef       	ldi	r24, 0xFD	; 253
    398c:	9f e0       	ldi	r25, 0x0F	; 15
    398e:	0e 94 f5 23 	call	0x47ea	; 0x47ea <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    3992:	20 91 2f 04 	lds	r18, 0x042F
    3996:	30 91 30 04 	lds	r19, 0x0430
    399a:	c9 01       	movw	r24, r18
    399c:	81 58       	subi	r24, 0x81	; 129
    399e:	9c 40       	sbci	r25, 0x0C	; 12
    39a0:	03 97       	sbiw	r24, 0x03	; 3
    39a2:	10 f4       	brcc	.+4      	; 0x39a8 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    39a4:	10 92 61 05 	sts	0x0561, r1
	}

	if(rfAddress == 3200) {
    39a8:	8c e0       	ldi	r24, 0x0C	; 12
    39aa:	20 38       	cpi	r18, 0x80	; 128
    39ac:	38 07       	cpc	r19, r24
    39ae:	11 f4       	brne	.+4      	; 0x39b4 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39b0:	81 e0       	ldi	r24, 0x01	; 1
    39b2:	04 c0       	rjmp	.+8      	; 0x39bc <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39b4:	24 58       	subi	r18, 0x84	; 132
    39b6:	3c 40       	sbci	r19, 0x0C	; 12
    39b8:	18 f0       	brcs	.+6      	; 0x39c0 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    39ba:	82 e0       	ldi	r24, 0x02	; 2
    39bc:	80 93 61 05 	sts	0x0561, r24
	}

	initPortsIO();
    39c0:	0e 94 45 12 	call	0x248a	; 0x248a <initPortsIO>
	initAdc();
    39c4:	0e 94 ed 00 	call	0x1da	; 0x1da <initAdc>
	initMotors();
    39c8:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <initMotors>
	initRGBleds();
    39cc:	0e 94 67 08 	call	0x10ce	; 0x10ce <initRGBleds>
	initSPI();
    39d0:	0e 94 ef 1a 	call	0x35de	; 0x35de <initSPI>
	mirf_init();
    39d4:	0e 94 5f 0a 	call	0x14be	; 0x14be <mirf_init>
	if(spiCommError==0) {
    39d8:	80 91 32 04 	lds	r24, 0x0432
    39dc:	88 23       	and	r24, r24
    39de:	29 f4       	brne	.+10     	; 0x39ea <initPeripherals+0xa4>
		rfFlags |= 1;
    39e0:	80 91 31 04 	lds	r24, 0x0431
    39e4:	81 60       	ori	r24, 0x01	; 1
    39e6:	80 93 31 04 	sts	0x0431, r24
	}
	initUsart0();
    39ea:	0e 94 ce 1b 	call	0x379c	; 0x379c <initUsart0>
	initAccelerometer();
    39ee:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <initAccelerometer>
	init_ir_remote_control();
    39f2:	0e 94 51 05 	call	0xaa2	; 0xaa2 <init_ir_remote_control>

	sei();			// enable global interrupts
    39f6:	78 94       	sei

	
}
    39f8:	08 95       	ret

000039fa <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    39fa:	cf 93       	push	r28
    39fc:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    39fe:	9e e1       	ldi	r25, 0x1E	; 30
    3a00:	89 9f       	mul	r24, r25
    3a02:	e0 01       	movw	r28, r0
    3a04:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a06:	80 91 68 00 	lds	r24, 0x0068
    3a0a:	8d 7f       	andi	r24, 0xFD	; 253
    3a0c:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a10:	80 91 6c 00 	lds	r24, 0x006C
    3a14:	8f 77       	andi	r24, 0x7F	; 127
    3a16:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a1a:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a1c:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a20:	80 91 7a 00 	lds	r24, 0x007A
    3a24:	80 61       	ori	r24, 0x10	; 16
    3a26:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a2a:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a2e:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a32:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a36:	88 b3       	in	r24, 0x18	; 24
    3a38:	87 60       	ori	r24, 0x07	; 7
    3a3a:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a3c:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a40:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a44:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a48:	89 b3       	in	r24, 0x19	; 25
    3a4a:	87 60       	ori	r24, 0x07	; 7
    3a4c:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a4e:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a52:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a56:	0e 94 f8 1b 	call	0x37f0	; 0x37f0 <closeUsart>
	closeSPI();
    3a5a:	0e 94 fb 1a 	call	0x35f6	; 0x35f6 <closeSPI>
	i2c_close();
    3a5e:	0e 94 42 1b 	call	0x3684	; 0x3684 <i2c_close>

	// set port pins
	initPortsIO();
    3a62:	0e 94 45 12 	call	0x248a	; 0x248a <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3a66:	83 b7       	in	r24, 0x33	; 51
    3a68:	8f 60       	ori	r24, 0x0F	; 15
    3a6a:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3a6c:	81 e0       	ldi	r24, 0x01	; 1
    3a6e:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3a72:	80 91 b0 00 	lds	r24, 0x00B0
    3a76:	8d 7f       	andi	r24, 0xFD	; 253
    3a78:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3a7c:	80 91 b1 00 	lds	r24, 0x00B1
    3a80:	87 60       	ori	r24, 0x07	; 7
    3a82:	80 93 b1 00 	sts	0x00B1, r24
    3a86:	02 c0       	rjmp	.+4      	; 0x3a8c <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3a88:	88 95       	sleep
		pause--;
    3a8a:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3a8c:	20 97       	sbiw	r28, 0x00	; 0
    3a8e:	e1 f7       	brne	.-8      	; 0x3a88 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3a90:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3a92:	80 91 b1 00 	lds	r24, 0x00B1
    3a96:	88 7f       	andi	r24, 0xF8	; 248
    3a98:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3a9c:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3aa0:	80 91 b0 00 	lds	r24, 0x00B0
    3aa4:	82 60       	ori	r24, 0x02	; 2
    3aa6:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3aaa:	8f ef       	ldi	r24, 0xFF	; 255
    3aac:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3ab0:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3ab4:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3ab8:	10 92 18 04 	sts	0x0418, r1
    3abc:	10 92 17 04 	sts	0x0417, r1
	pwm_left = 0;
    3ac0:	10 92 1a 04 	sts	0x041A, r1
    3ac4:	10 92 19 04 	sts	0x0419, r1
	initPeripherals();
    3ac8:	0e 94 a3 1c 	call	0x3946	; 0x3946 <initPeripherals>

}
    3acc:	df 91       	pop	r29
    3ace:	cf 91       	pop	r28
    3ad0:	08 95       	ret

00003ad2 <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3ad2:	80 91 95 03 	lds	r24, 0x0395
    3ad6:	90 91 96 03 	lds	r25, 0x0396
    3ada:	85 5a       	subi	r24, 0xA5	; 165
    3adc:	91 40       	sbci	r25, 0x01	; 1
    3ade:	44 f4       	brge	.+16     	; 0x3af0 <gridEdgeDetected+0x1e>
    3ae0:	20 e0       	ldi	r18, 0x00	; 0
    3ae2:	80 91 97 03 	lds	r24, 0x0397
    3ae6:	90 91 98 03 	lds	r25, 0x0398
    3aea:	85 5a       	subi	r24, 0xA5	; 165
    3aec:	91 40       	sbci	r25, 0x01	; 1
    3aee:	0c f0       	brlt	.+2      	; 0x3af2 <gridEdgeDetected+0x20>
    3af0:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3af2:	82 2f       	mov	r24, r18
    3af4:	08 95       	ret

00003af6 <stopWait>:


/*stop where robot is and set motor speed to 0, wait while stop = 1
*/
void stopWait(char stop) {
	while(stop) {
    3af6:	88 23       	and	r24, r24
    3af8:	59 f0       	breq	.+22     	; 0x3b10 <stopWait+0x1a>
			setLeftSpeed(0);
    3afa:	80 e0       	ldi	r24, 0x00	; 0
    3afc:	90 e0       	ldi	r25, 0x00	; 0
    3afe:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <setLeftSpeed>
			setRightSpeed(0);
    3b02:	80 e0       	ldi	r24, 0x00	; 0
    3b04:	90 e0       	ldi	r25, 0x00	; 0
    3b06:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <setRightSpeed>
			handleMotorsWithSpeedController();
    3b0a:	0e 94 30 11 	call	0x2260	; 0x2260 <handleMotorsWithSpeedController>
    3b0e:	f5 cf       	rjmp	.-22     	; 0x3afa <stopWait+0x4>
    3b10:	08 95       	ret

00003b12 <moveForward>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3b12:	80 91 95 03 	lds	r24, 0x0395
    3b16:	90 91 96 03 	lds	r25, 0x0396
    3b1a:	85 5a       	subi	r24, 0xA5	; 165
    3b1c:	91 40       	sbci	r25, 0x01	; 1
    3b1e:	3c f4       	brge	.+14     	; 0x3b2e <moveForward+0x1c>
    3b20:	80 91 97 03 	lds	r24, 0x0397
    3b24:	90 91 98 03 	lds	r25, 0x0398
    3b28:	85 5a       	subi	r24, 0xA5	; 165
    3b2a:	91 40       	sbci	r25, 0x01	; 1
    3b2c:	5c f0       	brlt	.+22     	; 0x3b44 <moveForward+0x32>
/*move forwared 1 grid step
*/
void moveForward(){

	while(gridEdgeDetected()) {
			setLeftSpeed(10);
    3b2e:	8a e0       	ldi	r24, 0x0A	; 10
    3b30:	90 e0       	ldi	r25, 0x00	; 0
    3b32:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <setLeftSpeed>
			setRightSpeed(10);
    3b36:	8a e0       	ldi	r24, 0x0A	; 10
    3b38:	90 e0       	ldi	r25, 0x00	; 0
    3b3a:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <setRightSpeed>
			handleMotorsWithSpeedController();
    3b3e:	0e 94 30 11 	call	0x2260	; 0x2260 <handleMotorsWithSpeedController>
    3b42:	e7 cf       	rjmp	.-50     	; 0x3b12 <moveForward>
	}

	stopWait(1);
    3b44:	81 e0       	ldi	r24, 0x01	; 1
    3b46:	0e 94 7b 1d 	call	0x3af6	; 0x3af6 <stopWait>
	
}
    3b4a:	08 95       	ret

00003b4c <turnRight>:
#include "movement.h"




void turnRight() {
    3b4c:	cf 93       	push	r28
    3b4e:	df 93       	push	r29
    3b50:	c0 e0       	ldi	r28, 0x00	; 0
    3b52:	d0 e0       	ldi	r29, 0x00	; 0
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(10);
    3b54:	8a e0       	ldi	r24, 0x0A	; 10
    3b56:	90 e0       	ldi	r25, 0x00	; 0
    3b58:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <setLeftSpeed>
			setRightSpeed(-10);
    3b5c:	86 ef       	ldi	r24, 0xF6	; 246
    3b5e:	9f ef       	ldi	r25, 0xFF	; 255
    3b60:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <setRightSpeed>
			handleMotorsWithSpeedController();  
    3b64:	0e 94 30 11 	call	0x2260	; 0x2260 <handleMotorsWithSpeedController>



void turnRight() {
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3b68:	21 96       	adiw	r28, 0x01	; 1
    3b6a:	8b e6       	ldi	r24, 0x6B	; 107
    3b6c:	cc 36       	cpi	r28, 0x6C	; 108
    3b6e:	d8 07       	cpc	r29, r24
    3b70:	89 f7       	brne	.-30     	; 0x3b54 <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		
		stopWait(1);
    3b72:	81 e0       	ldi	r24, 0x01	; 1
    3b74:	0e 94 7b 1d 	call	0x3af6	; 0x3af6 <stopWait>

}
    3b78:	df 91       	pop	r29
    3b7a:	cf 91       	pop	r28
    3b7c:	08 95       	ret

00003b7e <getMap>:
int myArray [cols] [rows] = { 	{0, 0, 0, 0},
                        		{0, 1, 0, 0},
                        		{0, 1, 0, 0},
                        		{0, 0, 0, 0}  };							

void getMap() {
    3b7e:	cf 92       	push	r12
    3b80:	df 92       	push	r13
    3b82:	ef 92       	push	r14
    3b84:	ff 92       	push	r15
    3b86:	0f 93       	push	r16
    3b88:	1f 93       	push	r17
    3b8a:	cf 93       	push	r28
    3b8c:	df 93       	push	r29
    3b8e:	cc 24       	eor	r12, r12
    3b90:	dd 24       	eor	r13, r13
    3b92:	2f c0       	rjmp	.+94     	; 0x3bf2 <getMap+0x74>
  

    for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
	       for (uint16_t counter = 0; counter<27500; counter ++ ){	   
    		if (myArray[i][j] == 0)
    3b94:	88 81       	ld	r24, Y
    3b96:	99 81       	ldd	r25, Y+1	; 0x01
    3b98:	00 97       	sbiw	r24, 0x00	; 0
    3b9a:	39 f4       	brne	.+14     	; 0x3baa <getMap+0x2c>
				{
       				setLeftSpeed(10);
    3b9c:	8a e0       	ldi	r24, 0x0A	; 10
    3b9e:	90 e0       	ldi	r25, 0x00	; 0
    3ba0:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <setLeftSpeed>
	   				setRightSpeed(10);
    3ba4:	8a e0       	ldi	r24, 0x0A	; 10
    3ba6:	90 e0       	ldi	r25, 0x00	; 0
    3ba8:	08 c0       	rjmp	.+16     	; 0x3bba <getMap+0x3c>
	   			
	 			}                 
    		else if (myArray[i][j] == 1)
    3baa:	01 97       	sbiw	r24, 0x01	; 1
    3bac:	41 f4       	brne	.+16     	; 0x3bbe <getMap+0x40>
				{
	    			setLeftSpeed(0);
    3bae:	80 e0       	ldi	r24, 0x00	; 0
    3bb0:	90 e0       	ldi	r25, 0x00	; 0
    3bb2:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <setLeftSpeed>
					setRightSpeed(0);
    3bb6:	80 e0       	ldi	r24, 0x00	; 0
    3bb8:	90 e0       	ldi	r25, 0x00	; 0
    3bba:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <setRightSpeed>
    
  

    for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
	       for (uint16_t counter = 0; counter<27500; counter ++ ){	   
    3bbe:	0f 5f       	subi	r16, 0xFF	; 255
    3bc0:	1f 4f       	sbci	r17, 0xFF	; 255
    3bc2:	8b e6       	ldi	r24, 0x6B	; 107
    3bc4:	0c 36       	cpi	r16, 0x6C	; 108
    3bc6:	18 07       	cpc	r17, r24
    3bc8:	29 f7       	brne	.-54     	; 0x3b94 <getMap+0x16>
					setRightSpeed(0);
					
	 
    			}
		  }
		handleMotorsWithSpeedController();
    3bca:	0e 94 30 11 	call	0x2260	; 0x2260 <handleMotorsWithSpeedController>
void getMap() {
    
  

    for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
    3bce:	08 94       	sec
    3bd0:	e1 1c       	adc	r14, r1
    3bd2:	f1 1c       	adc	r15, r1
    3bd4:	22 96       	adiw	r28, 0x02	; 2
    3bd6:	84 e0       	ldi	r24, 0x04	; 4
    3bd8:	e8 16       	cp	r14, r24
    3bda:	f1 04       	cpc	r15, r1
    3bdc:	19 f0       	breq	.+6      	; 0x3be4 <getMap+0x66>
    3bde:	00 e0       	ldi	r16, 0x00	; 0
    3be0:	10 e0       	ldi	r17, 0x00	; 0
    3be2:	d8 cf       	rjmp	.-80     	; 0x3b94 <getMap+0x16>

void getMap() {
    
  

    for (int i = 0; i < cols; i++) {
    3be4:	08 94       	sec
    3be6:	c1 1c       	adc	r12, r1
    3be8:	d1 1c       	adc	r13, r1
    3bea:	84 e0       	ldi	r24, 0x04	; 4
    3bec:	c8 16       	cp	r12, r24
    3bee:	d1 04       	cpc	r13, r1
    3bf0:	59 f0       	breq	.+22     	; 0x3c08 <getMap+0x8a>
    3bf2:	e6 01       	movw	r28, r12
    3bf4:	83 e0       	ldi	r24, 0x03	; 3
    3bf6:	cc 0f       	add	r28, r28
    3bf8:	dd 1f       	adc	r29, r29
    3bfa:	8a 95       	dec	r24
    3bfc:	e1 f7       	brne	.-8      	; 0x3bf6 <getMap+0x78>
    3bfe:	c9 5e       	subi	r28, 0xE9	; 233
    3c00:	dd 4f       	sbci	r29, 0xFD	; 253
    3c02:	ee 24       	eor	r14, r14
    3c04:	ff 24       	eor	r15, r15
    3c06:	eb cf       	rjmp	.-42     	; 0x3bde <getMap+0x60>
		handleMotorsWithSpeedController();
		//_delay_ms(2000);
        }
     }
 
}
    3c08:	df 91       	pop	r29
    3c0a:	cf 91       	pop	r28
    3c0c:	1f 91       	pop	r17
    3c0e:	0f 91       	pop	r16
    3c10:	ff 90       	pop	r15
    3c12:	ef 90       	pop	r14
    3c14:	df 90       	pop	r13
    3c16:	cf 90       	pop	r12
    3c18:	08 95       	ret

00003c1a <getData>:

				}
				break; 

}
}
    3c1a:	08 95       	ret

00003c1c <__mulsf3>:
    3c1c:	a0 e2       	ldi	r26, 0x20	; 32
    3c1e:	b0 e0       	ldi	r27, 0x00	; 0
    3c20:	e4 e1       	ldi	r30, 0x14	; 20
    3c22:	fe e1       	ldi	r31, 0x1E	; 30
    3c24:	0c 94 9c 21 	jmp	0x4338	; 0x4338 <__prologue_saves__>
    3c28:	69 83       	std	Y+1, r22	; 0x01
    3c2a:	7a 83       	std	Y+2, r23	; 0x02
    3c2c:	8b 83       	std	Y+3, r24	; 0x03
    3c2e:	9c 83       	std	Y+4, r25	; 0x04
    3c30:	2d 83       	std	Y+5, r18	; 0x05
    3c32:	3e 83       	std	Y+6, r19	; 0x06
    3c34:	4f 83       	std	Y+7, r20	; 0x07
    3c36:	58 87       	std	Y+8, r21	; 0x08
    3c38:	ce 01       	movw	r24, r28
    3c3a:	01 96       	adiw	r24, 0x01	; 1
    3c3c:	be 01       	movw	r22, r28
    3c3e:	67 5f       	subi	r22, 0xF7	; 247
    3c40:	7f 4f       	sbci	r23, 0xFF	; 255
    3c42:	0e 94 de 20 	call	0x41bc	; 0x41bc <__unpack_f>
    3c46:	ce 01       	movw	r24, r28
    3c48:	05 96       	adiw	r24, 0x05	; 5
    3c4a:	be 01       	movw	r22, r28
    3c4c:	6f 5e       	subi	r22, 0xEF	; 239
    3c4e:	7f 4f       	sbci	r23, 0xFF	; 255
    3c50:	0e 94 de 20 	call	0x41bc	; 0x41bc <__unpack_f>
    3c54:	99 85       	ldd	r25, Y+9	; 0x09
    3c56:	92 30       	cpi	r25, 0x02	; 2
    3c58:	88 f0       	brcs	.+34     	; 0x3c7c <__mulsf3+0x60>
    3c5a:	89 89       	ldd	r24, Y+17	; 0x11
    3c5c:	82 30       	cpi	r24, 0x02	; 2
    3c5e:	c8 f0       	brcs	.+50     	; 0x3c92 <__mulsf3+0x76>
    3c60:	94 30       	cpi	r25, 0x04	; 4
    3c62:	19 f4       	brne	.+6      	; 0x3c6a <__mulsf3+0x4e>
    3c64:	82 30       	cpi	r24, 0x02	; 2
    3c66:	51 f4       	brne	.+20     	; 0x3c7c <__mulsf3+0x60>
    3c68:	04 c0       	rjmp	.+8      	; 0x3c72 <__mulsf3+0x56>
    3c6a:	84 30       	cpi	r24, 0x04	; 4
    3c6c:	29 f4       	brne	.+10     	; 0x3c78 <__mulsf3+0x5c>
    3c6e:	92 30       	cpi	r25, 0x02	; 2
    3c70:	81 f4       	brne	.+32     	; 0x3c92 <__mulsf3+0x76>
    3c72:	87 e3       	ldi	r24, 0x37	; 55
    3c74:	92 e0       	ldi	r25, 0x02	; 2
    3c76:	c6 c0       	rjmp	.+396    	; 0x3e04 <__mulsf3+0x1e8>
    3c78:	92 30       	cpi	r25, 0x02	; 2
    3c7a:	49 f4       	brne	.+18     	; 0x3c8e <__mulsf3+0x72>
    3c7c:	20 e0       	ldi	r18, 0x00	; 0
    3c7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c80:	8a 89       	ldd	r24, Y+18	; 0x12
    3c82:	98 13       	cpse	r25, r24
    3c84:	21 e0       	ldi	r18, 0x01	; 1
    3c86:	2a 87       	std	Y+10, r18	; 0x0a
    3c88:	ce 01       	movw	r24, r28
    3c8a:	09 96       	adiw	r24, 0x09	; 9
    3c8c:	bb c0       	rjmp	.+374    	; 0x3e04 <__mulsf3+0x1e8>
    3c8e:	82 30       	cpi	r24, 0x02	; 2
    3c90:	49 f4       	brne	.+18     	; 0x3ca4 <__mulsf3+0x88>
    3c92:	20 e0       	ldi	r18, 0x00	; 0
    3c94:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c96:	8a 89       	ldd	r24, Y+18	; 0x12
    3c98:	98 13       	cpse	r25, r24
    3c9a:	21 e0       	ldi	r18, 0x01	; 1
    3c9c:	2a 8b       	std	Y+18, r18	; 0x12
    3c9e:	ce 01       	movw	r24, r28
    3ca0:	41 96       	adiw	r24, 0x11	; 17
    3ca2:	b0 c0       	rjmp	.+352    	; 0x3e04 <__mulsf3+0x1e8>
    3ca4:	2d 84       	ldd	r2, Y+13	; 0x0d
    3ca6:	3e 84       	ldd	r3, Y+14	; 0x0e
    3ca8:	4f 84       	ldd	r4, Y+15	; 0x0f
    3caa:	58 88       	ldd	r5, Y+16	; 0x10
    3cac:	6d 88       	ldd	r6, Y+21	; 0x15
    3cae:	7e 88       	ldd	r7, Y+22	; 0x16
    3cb0:	8f 88       	ldd	r8, Y+23	; 0x17
    3cb2:	98 8c       	ldd	r9, Y+24	; 0x18
    3cb4:	ee 24       	eor	r14, r14
    3cb6:	ff 24       	eor	r15, r15
    3cb8:	87 01       	movw	r16, r14
    3cba:	aa 24       	eor	r10, r10
    3cbc:	bb 24       	eor	r11, r11
    3cbe:	65 01       	movw	r12, r10
    3cc0:	40 e0       	ldi	r20, 0x00	; 0
    3cc2:	50 e0       	ldi	r21, 0x00	; 0
    3cc4:	60 e0       	ldi	r22, 0x00	; 0
    3cc6:	70 e0       	ldi	r23, 0x00	; 0
    3cc8:	e0 e0       	ldi	r30, 0x00	; 0
    3cca:	f0 e0       	ldi	r31, 0x00	; 0
    3ccc:	c1 01       	movw	r24, r2
    3cce:	81 70       	andi	r24, 0x01	; 1
    3cd0:	90 70       	andi	r25, 0x00	; 0
    3cd2:	89 2b       	or	r24, r25
    3cd4:	e9 f0       	breq	.+58     	; 0x3d10 <__mulsf3+0xf4>
    3cd6:	e6 0c       	add	r14, r6
    3cd8:	f7 1c       	adc	r15, r7
    3cda:	08 1d       	adc	r16, r8
    3cdc:	19 1d       	adc	r17, r9
    3cde:	9a 01       	movw	r18, r20
    3ce0:	ab 01       	movw	r20, r22
    3ce2:	2a 0d       	add	r18, r10
    3ce4:	3b 1d       	adc	r19, r11
    3ce6:	4c 1d       	adc	r20, r12
    3ce8:	5d 1d       	adc	r21, r13
    3cea:	80 e0       	ldi	r24, 0x00	; 0
    3cec:	90 e0       	ldi	r25, 0x00	; 0
    3cee:	a0 e0       	ldi	r26, 0x00	; 0
    3cf0:	b0 e0       	ldi	r27, 0x00	; 0
    3cf2:	e6 14       	cp	r14, r6
    3cf4:	f7 04       	cpc	r15, r7
    3cf6:	08 05       	cpc	r16, r8
    3cf8:	19 05       	cpc	r17, r9
    3cfa:	20 f4       	brcc	.+8      	; 0x3d04 <__mulsf3+0xe8>
    3cfc:	81 e0       	ldi	r24, 0x01	; 1
    3cfe:	90 e0       	ldi	r25, 0x00	; 0
    3d00:	a0 e0       	ldi	r26, 0x00	; 0
    3d02:	b0 e0       	ldi	r27, 0x00	; 0
    3d04:	ba 01       	movw	r22, r20
    3d06:	a9 01       	movw	r20, r18
    3d08:	48 0f       	add	r20, r24
    3d0a:	59 1f       	adc	r21, r25
    3d0c:	6a 1f       	adc	r22, r26
    3d0e:	7b 1f       	adc	r23, r27
    3d10:	aa 0c       	add	r10, r10
    3d12:	bb 1c       	adc	r11, r11
    3d14:	cc 1c       	adc	r12, r12
    3d16:	dd 1c       	adc	r13, r13
    3d18:	97 fe       	sbrs	r9, 7
    3d1a:	08 c0       	rjmp	.+16     	; 0x3d2c <__mulsf3+0x110>
    3d1c:	81 e0       	ldi	r24, 0x01	; 1
    3d1e:	90 e0       	ldi	r25, 0x00	; 0
    3d20:	a0 e0       	ldi	r26, 0x00	; 0
    3d22:	b0 e0       	ldi	r27, 0x00	; 0
    3d24:	a8 2a       	or	r10, r24
    3d26:	b9 2a       	or	r11, r25
    3d28:	ca 2a       	or	r12, r26
    3d2a:	db 2a       	or	r13, r27
    3d2c:	31 96       	adiw	r30, 0x01	; 1
    3d2e:	e0 32       	cpi	r30, 0x20	; 32
    3d30:	f1 05       	cpc	r31, r1
    3d32:	49 f0       	breq	.+18     	; 0x3d46 <__mulsf3+0x12a>
    3d34:	66 0c       	add	r6, r6
    3d36:	77 1c       	adc	r7, r7
    3d38:	88 1c       	adc	r8, r8
    3d3a:	99 1c       	adc	r9, r9
    3d3c:	56 94       	lsr	r5
    3d3e:	47 94       	ror	r4
    3d40:	37 94       	ror	r3
    3d42:	27 94       	ror	r2
    3d44:	c3 cf       	rjmp	.-122    	; 0x3ccc <__mulsf3+0xb0>
    3d46:	fa 85       	ldd	r31, Y+10	; 0x0a
    3d48:	ea 89       	ldd	r30, Y+18	; 0x12
    3d4a:	2b 89       	ldd	r18, Y+19	; 0x13
    3d4c:	3c 89       	ldd	r19, Y+20	; 0x14
    3d4e:	8b 85       	ldd	r24, Y+11	; 0x0b
    3d50:	9c 85       	ldd	r25, Y+12	; 0x0c
    3d52:	28 0f       	add	r18, r24
    3d54:	39 1f       	adc	r19, r25
    3d56:	2e 5f       	subi	r18, 0xFE	; 254
    3d58:	3f 4f       	sbci	r19, 0xFF	; 255
    3d5a:	17 c0       	rjmp	.+46     	; 0x3d8a <__mulsf3+0x16e>
    3d5c:	ca 01       	movw	r24, r20
    3d5e:	81 70       	andi	r24, 0x01	; 1
    3d60:	90 70       	andi	r25, 0x00	; 0
    3d62:	89 2b       	or	r24, r25
    3d64:	61 f0       	breq	.+24     	; 0x3d7e <__mulsf3+0x162>
    3d66:	16 95       	lsr	r17
    3d68:	07 95       	ror	r16
    3d6a:	f7 94       	ror	r15
    3d6c:	e7 94       	ror	r14
    3d6e:	80 e0       	ldi	r24, 0x00	; 0
    3d70:	90 e0       	ldi	r25, 0x00	; 0
    3d72:	a0 e0       	ldi	r26, 0x00	; 0
    3d74:	b0 e8       	ldi	r27, 0x80	; 128
    3d76:	e8 2a       	or	r14, r24
    3d78:	f9 2a       	or	r15, r25
    3d7a:	0a 2b       	or	r16, r26
    3d7c:	1b 2b       	or	r17, r27
    3d7e:	76 95       	lsr	r23
    3d80:	67 95       	ror	r22
    3d82:	57 95       	ror	r21
    3d84:	47 95       	ror	r20
    3d86:	2f 5f       	subi	r18, 0xFF	; 255
    3d88:	3f 4f       	sbci	r19, 0xFF	; 255
    3d8a:	77 fd       	sbrc	r23, 7
    3d8c:	e7 cf       	rjmp	.-50     	; 0x3d5c <__mulsf3+0x140>
    3d8e:	0c c0       	rjmp	.+24     	; 0x3da8 <__mulsf3+0x18c>
    3d90:	44 0f       	add	r20, r20
    3d92:	55 1f       	adc	r21, r21
    3d94:	66 1f       	adc	r22, r22
    3d96:	77 1f       	adc	r23, r23
    3d98:	17 fd       	sbrc	r17, 7
    3d9a:	41 60       	ori	r20, 0x01	; 1
    3d9c:	ee 0c       	add	r14, r14
    3d9e:	ff 1c       	adc	r15, r15
    3da0:	00 1f       	adc	r16, r16
    3da2:	11 1f       	adc	r17, r17
    3da4:	21 50       	subi	r18, 0x01	; 1
    3da6:	30 40       	sbci	r19, 0x00	; 0
    3da8:	40 30       	cpi	r20, 0x00	; 0
    3daa:	90 e0       	ldi	r25, 0x00	; 0
    3dac:	59 07       	cpc	r21, r25
    3dae:	90 e0       	ldi	r25, 0x00	; 0
    3db0:	69 07       	cpc	r22, r25
    3db2:	90 e4       	ldi	r25, 0x40	; 64
    3db4:	79 07       	cpc	r23, r25
    3db6:	60 f3       	brcs	.-40     	; 0x3d90 <__mulsf3+0x174>
    3db8:	2b 8f       	std	Y+27, r18	; 0x1b
    3dba:	3c 8f       	std	Y+28, r19	; 0x1c
    3dbc:	db 01       	movw	r26, r22
    3dbe:	ca 01       	movw	r24, r20
    3dc0:	8f 77       	andi	r24, 0x7F	; 127
    3dc2:	90 70       	andi	r25, 0x00	; 0
    3dc4:	a0 70       	andi	r26, 0x00	; 0
    3dc6:	b0 70       	andi	r27, 0x00	; 0
    3dc8:	80 34       	cpi	r24, 0x40	; 64
    3dca:	91 05       	cpc	r25, r1
    3dcc:	a1 05       	cpc	r26, r1
    3dce:	b1 05       	cpc	r27, r1
    3dd0:	61 f4       	brne	.+24     	; 0x3dea <__mulsf3+0x1ce>
    3dd2:	47 fd       	sbrc	r20, 7
    3dd4:	0a c0       	rjmp	.+20     	; 0x3dea <__mulsf3+0x1ce>
    3dd6:	e1 14       	cp	r14, r1
    3dd8:	f1 04       	cpc	r15, r1
    3dda:	01 05       	cpc	r16, r1
    3ddc:	11 05       	cpc	r17, r1
    3dde:	29 f0       	breq	.+10     	; 0x3dea <__mulsf3+0x1ce>
    3de0:	40 5c       	subi	r20, 0xC0	; 192
    3de2:	5f 4f       	sbci	r21, 0xFF	; 255
    3de4:	6f 4f       	sbci	r22, 0xFF	; 255
    3de6:	7f 4f       	sbci	r23, 0xFF	; 255
    3de8:	40 78       	andi	r20, 0x80	; 128
    3dea:	1a 8e       	std	Y+26, r1	; 0x1a
    3dec:	fe 17       	cp	r31, r30
    3dee:	11 f0       	breq	.+4      	; 0x3df4 <__mulsf3+0x1d8>
    3df0:	81 e0       	ldi	r24, 0x01	; 1
    3df2:	8a 8f       	std	Y+26, r24	; 0x1a
    3df4:	4d 8f       	std	Y+29, r20	; 0x1d
    3df6:	5e 8f       	std	Y+30, r21	; 0x1e
    3df8:	6f 8f       	std	Y+31, r22	; 0x1f
    3dfa:	78 a3       	std	Y+32, r23	; 0x20
    3dfc:	83 e0       	ldi	r24, 0x03	; 3
    3dfe:	89 8f       	std	Y+25, r24	; 0x19
    3e00:	ce 01       	movw	r24, r28
    3e02:	49 96       	adiw	r24, 0x19	; 25
    3e04:	0e 94 09 20 	call	0x4012	; 0x4012 <__pack_f>
    3e08:	a0 96       	adiw	r28, 0x20	; 32
    3e0a:	e2 e1       	ldi	r30, 0x12	; 18
    3e0c:	0c 94 b8 21 	jmp	0x4370	; 0x4370 <__epilogue_restores__>

00003e10 <__floatsisf>:
    3e10:	a8 e0       	ldi	r26, 0x08	; 8
    3e12:	b0 e0       	ldi	r27, 0x00	; 0
    3e14:	ee e0       	ldi	r30, 0x0E	; 14
    3e16:	ff e1       	ldi	r31, 0x1F	; 31
    3e18:	0c 94 a5 21 	jmp	0x434a	; 0x434a <__prologue_saves__+0x12>
    3e1c:	9b 01       	movw	r18, r22
    3e1e:	ac 01       	movw	r20, r24
    3e20:	83 e0       	ldi	r24, 0x03	; 3
    3e22:	89 83       	std	Y+1, r24	; 0x01
    3e24:	da 01       	movw	r26, r20
    3e26:	c9 01       	movw	r24, r18
    3e28:	88 27       	eor	r24, r24
    3e2a:	b7 fd       	sbrc	r27, 7
    3e2c:	83 95       	inc	r24
    3e2e:	99 27       	eor	r25, r25
    3e30:	aa 27       	eor	r26, r26
    3e32:	bb 27       	eor	r27, r27
    3e34:	b8 2e       	mov	r11, r24
    3e36:	21 15       	cp	r18, r1
    3e38:	31 05       	cpc	r19, r1
    3e3a:	41 05       	cpc	r20, r1
    3e3c:	51 05       	cpc	r21, r1
    3e3e:	19 f4       	brne	.+6      	; 0x3e46 <__floatsisf+0x36>
    3e40:	82 e0       	ldi	r24, 0x02	; 2
    3e42:	89 83       	std	Y+1, r24	; 0x01
    3e44:	3a c0       	rjmp	.+116    	; 0x3eba <__floatsisf+0xaa>
    3e46:	88 23       	and	r24, r24
    3e48:	a9 f0       	breq	.+42     	; 0x3e74 <__floatsisf+0x64>
    3e4a:	20 30       	cpi	r18, 0x00	; 0
    3e4c:	80 e0       	ldi	r24, 0x00	; 0
    3e4e:	38 07       	cpc	r19, r24
    3e50:	80 e0       	ldi	r24, 0x00	; 0
    3e52:	48 07       	cpc	r20, r24
    3e54:	80 e8       	ldi	r24, 0x80	; 128
    3e56:	58 07       	cpc	r21, r24
    3e58:	29 f4       	brne	.+10     	; 0x3e64 <__floatsisf+0x54>
    3e5a:	60 e0       	ldi	r22, 0x00	; 0
    3e5c:	70 e0       	ldi	r23, 0x00	; 0
    3e5e:	80 e0       	ldi	r24, 0x00	; 0
    3e60:	9f ec       	ldi	r25, 0xCF	; 207
    3e62:	30 c0       	rjmp	.+96     	; 0x3ec4 <__floatsisf+0xb4>
    3e64:	ee 24       	eor	r14, r14
    3e66:	ff 24       	eor	r15, r15
    3e68:	87 01       	movw	r16, r14
    3e6a:	e2 1a       	sub	r14, r18
    3e6c:	f3 0a       	sbc	r15, r19
    3e6e:	04 0b       	sbc	r16, r20
    3e70:	15 0b       	sbc	r17, r21
    3e72:	02 c0       	rjmp	.+4      	; 0x3e78 <__floatsisf+0x68>
    3e74:	79 01       	movw	r14, r18
    3e76:	8a 01       	movw	r16, r20
    3e78:	8e e1       	ldi	r24, 0x1E	; 30
    3e7a:	c8 2e       	mov	r12, r24
    3e7c:	d1 2c       	mov	r13, r1
    3e7e:	dc 82       	std	Y+4, r13	; 0x04
    3e80:	cb 82       	std	Y+3, r12	; 0x03
    3e82:	ed 82       	std	Y+5, r14	; 0x05
    3e84:	fe 82       	std	Y+6, r15	; 0x06
    3e86:	0f 83       	std	Y+7, r16	; 0x07
    3e88:	18 87       	std	Y+8, r17	; 0x08
    3e8a:	c8 01       	movw	r24, r16
    3e8c:	b7 01       	movw	r22, r14
    3e8e:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <__clzsi2>
    3e92:	01 97       	sbiw	r24, 0x01	; 1
    3e94:	18 16       	cp	r1, r24
    3e96:	19 06       	cpc	r1, r25
    3e98:	84 f4       	brge	.+32     	; 0x3eba <__floatsisf+0xaa>
    3e9a:	08 2e       	mov	r0, r24
    3e9c:	04 c0       	rjmp	.+8      	; 0x3ea6 <__floatsisf+0x96>
    3e9e:	ee 0c       	add	r14, r14
    3ea0:	ff 1c       	adc	r15, r15
    3ea2:	00 1f       	adc	r16, r16
    3ea4:	11 1f       	adc	r17, r17
    3ea6:	0a 94       	dec	r0
    3ea8:	d2 f7       	brpl	.-12     	; 0x3e9e <__floatsisf+0x8e>
    3eaa:	ed 82       	std	Y+5, r14	; 0x05
    3eac:	fe 82       	std	Y+6, r15	; 0x06
    3eae:	0f 83       	std	Y+7, r16	; 0x07
    3eb0:	18 87       	std	Y+8, r17	; 0x08
    3eb2:	c8 1a       	sub	r12, r24
    3eb4:	d9 0a       	sbc	r13, r25
    3eb6:	dc 82       	std	Y+4, r13	; 0x04
    3eb8:	cb 82       	std	Y+3, r12	; 0x03
    3eba:	ba 82       	std	Y+2, r11	; 0x02
    3ebc:	ce 01       	movw	r24, r28
    3ebe:	01 96       	adiw	r24, 0x01	; 1
    3ec0:	0e 94 09 20 	call	0x4012	; 0x4012 <__pack_f>
    3ec4:	28 96       	adiw	r28, 0x08	; 8
    3ec6:	e9 e0       	ldi	r30, 0x09	; 9
    3ec8:	0c 94 c1 21 	jmp	0x4382	; 0x4382 <__epilogue_restores__+0x12>

00003ecc <__fixsfsi>:
    3ecc:	ac e0       	ldi	r26, 0x0C	; 12
    3ece:	b0 e0       	ldi	r27, 0x00	; 0
    3ed0:	ec e6       	ldi	r30, 0x6C	; 108
    3ed2:	ff e1       	ldi	r31, 0x1F	; 31
    3ed4:	0c 94 ac 21 	jmp	0x4358	; 0x4358 <__prologue_saves__+0x20>
    3ed8:	69 83       	std	Y+1, r22	; 0x01
    3eda:	7a 83       	std	Y+2, r23	; 0x02
    3edc:	8b 83       	std	Y+3, r24	; 0x03
    3ede:	9c 83       	std	Y+4, r25	; 0x04
    3ee0:	ce 01       	movw	r24, r28
    3ee2:	01 96       	adiw	r24, 0x01	; 1
    3ee4:	be 01       	movw	r22, r28
    3ee6:	6b 5f       	subi	r22, 0xFB	; 251
    3ee8:	7f 4f       	sbci	r23, 0xFF	; 255
    3eea:	0e 94 de 20 	call	0x41bc	; 0x41bc <__unpack_f>
    3eee:	8d 81       	ldd	r24, Y+5	; 0x05
    3ef0:	82 30       	cpi	r24, 0x02	; 2
    3ef2:	61 f1       	breq	.+88     	; 0x3f4c <__fixsfsi+0x80>
    3ef4:	82 30       	cpi	r24, 0x02	; 2
    3ef6:	50 f1       	brcs	.+84     	; 0x3f4c <__fixsfsi+0x80>
    3ef8:	84 30       	cpi	r24, 0x04	; 4
    3efa:	21 f4       	brne	.+8      	; 0x3f04 <__fixsfsi+0x38>
    3efc:	8e 81       	ldd	r24, Y+6	; 0x06
    3efe:	88 23       	and	r24, r24
    3f00:	51 f1       	breq	.+84     	; 0x3f56 <__fixsfsi+0x8a>
    3f02:	2e c0       	rjmp	.+92     	; 0x3f60 <__fixsfsi+0x94>
    3f04:	2f 81       	ldd	r18, Y+7	; 0x07
    3f06:	38 85       	ldd	r19, Y+8	; 0x08
    3f08:	37 fd       	sbrc	r19, 7
    3f0a:	20 c0       	rjmp	.+64     	; 0x3f4c <__fixsfsi+0x80>
    3f0c:	6e 81       	ldd	r22, Y+6	; 0x06
    3f0e:	2f 31       	cpi	r18, 0x1F	; 31
    3f10:	31 05       	cpc	r19, r1
    3f12:	1c f0       	brlt	.+6      	; 0x3f1a <__fixsfsi+0x4e>
    3f14:	66 23       	and	r22, r22
    3f16:	f9 f0       	breq	.+62     	; 0x3f56 <__fixsfsi+0x8a>
    3f18:	23 c0       	rjmp	.+70     	; 0x3f60 <__fixsfsi+0x94>
    3f1a:	8e e1       	ldi	r24, 0x1E	; 30
    3f1c:	90 e0       	ldi	r25, 0x00	; 0
    3f1e:	82 1b       	sub	r24, r18
    3f20:	93 0b       	sbc	r25, r19
    3f22:	29 85       	ldd	r18, Y+9	; 0x09
    3f24:	3a 85       	ldd	r19, Y+10	; 0x0a
    3f26:	4b 85       	ldd	r20, Y+11	; 0x0b
    3f28:	5c 85       	ldd	r21, Y+12	; 0x0c
    3f2a:	04 c0       	rjmp	.+8      	; 0x3f34 <__fixsfsi+0x68>
    3f2c:	56 95       	lsr	r21
    3f2e:	47 95       	ror	r20
    3f30:	37 95       	ror	r19
    3f32:	27 95       	ror	r18
    3f34:	8a 95       	dec	r24
    3f36:	d2 f7       	brpl	.-12     	; 0x3f2c <__fixsfsi+0x60>
    3f38:	66 23       	and	r22, r22
    3f3a:	b1 f0       	breq	.+44     	; 0x3f68 <__fixsfsi+0x9c>
    3f3c:	50 95       	com	r21
    3f3e:	40 95       	com	r20
    3f40:	30 95       	com	r19
    3f42:	21 95       	neg	r18
    3f44:	3f 4f       	sbci	r19, 0xFF	; 255
    3f46:	4f 4f       	sbci	r20, 0xFF	; 255
    3f48:	5f 4f       	sbci	r21, 0xFF	; 255
    3f4a:	0e c0       	rjmp	.+28     	; 0x3f68 <__fixsfsi+0x9c>
    3f4c:	20 e0       	ldi	r18, 0x00	; 0
    3f4e:	30 e0       	ldi	r19, 0x00	; 0
    3f50:	40 e0       	ldi	r20, 0x00	; 0
    3f52:	50 e0       	ldi	r21, 0x00	; 0
    3f54:	09 c0       	rjmp	.+18     	; 0x3f68 <__fixsfsi+0x9c>
    3f56:	2f ef       	ldi	r18, 0xFF	; 255
    3f58:	3f ef       	ldi	r19, 0xFF	; 255
    3f5a:	4f ef       	ldi	r20, 0xFF	; 255
    3f5c:	5f e7       	ldi	r21, 0x7F	; 127
    3f5e:	04 c0       	rjmp	.+8      	; 0x3f68 <__fixsfsi+0x9c>
    3f60:	20 e0       	ldi	r18, 0x00	; 0
    3f62:	30 e0       	ldi	r19, 0x00	; 0
    3f64:	40 e0       	ldi	r20, 0x00	; 0
    3f66:	50 e8       	ldi	r21, 0x80	; 128
    3f68:	b9 01       	movw	r22, r18
    3f6a:	ca 01       	movw	r24, r20
    3f6c:	2c 96       	adiw	r28, 0x0c	; 12
    3f6e:	e2 e0       	ldi	r30, 0x02	; 2
    3f70:	0c 94 c8 21 	jmp	0x4390	; 0x4390 <__epilogue_restores__+0x20>

00003f74 <__clzsi2>:
    3f74:	ef 92       	push	r14
    3f76:	ff 92       	push	r15
    3f78:	0f 93       	push	r16
    3f7a:	1f 93       	push	r17
    3f7c:	7b 01       	movw	r14, r22
    3f7e:	8c 01       	movw	r16, r24
    3f80:	80 e0       	ldi	r24, 0x00	; 0
    3f82:	e8 16       	cp	r14, r24
    3f84:	80 e0       	ldi	r24, 0x00	; 0
    3f86:	f8 06       	cpc	r15, r24
    3f88:	81 e0       	ldi	r24, 0x01	; 1
    3f8a:	08 07       	cpc	r16, r24
    3f8c:	80 e0       	ldi	r24, 0x00	; 0
    3f8e:	18 07       	cpc	r17, r24
    3f90:	88 f4       	brcc	.+34     	; 0x3fb4 <__clzsi2+0x40>
    3f92:	8f ef       	ldi	r24, 0xFF	; 255
    3f94:	e8 16       	cp	r14, r24
    3f96:	f1 04       	cpc	r15, r1
    3f98:	01 05       	cpc	r16, r1
    3f9a:	11 05       	cpc	r17, r1
    3f9c:	31 f0       	breq	.+12     	; 0x3faa <__clzsi2+0x36>
    3f9e:	28 f0       	brcs	.+10     	; 0x3faa <__clzsi2+0x36>
    3fa0:	88 e0       	ldi	r24, 0x08	; 8
    3fa2:	90 e0       	ldi	r25, 0x00	; 0
    3fa4:	a0 e0       	ldi	r26, 0x00	; 0
    3fa6:	b0 e0       	ldi	r27, 0x00	; 0
    3fa8:	17 c0       	rjmp	.+46     	; 0x3fd8 <__clzsi2+0x64>
    3faa:	80 e0       	ldi	r24, 0x00	; 0
    3fac:	90 e0       	ldi	r25, 0x00	; 0
    3fae:	a0 e0       	ldi	r26, 0x00	; 0
    3fb0:	b0 e0       	ldi	r27, 0x00	; 0
    3fb2:	12 c0       	rjmp	.+36     	; 0x3fd8 <__clzsi2+0x64>
    3fb4:	80 e0       	ldi	r24, 0x00	; 0
    3fb6:	e8 16       	cp	r14, r24
    3fb8:	80 e0       	ldi	r24, 0x00	; 0
    3fba:	f8 06       	cpc	r15, r24
    3fbc:	80 e0       	ldi	r24, 0x00	; 0
    3fbe:	08 07       	cpc	r16, r24
    3fc0:	81 e0       	ldi	r24, 0x01	; 1
    3fc2:	18 07       	cpc	r17, r24
    3fc4:	28 f0       	brcs	.+10     	; 0x3fd0 <__clzsi2+0x5c>
    3fc6:	88 e1       	ldi	r24, 0x18	; 24
    3fc8:	90 e0       	ldi	r25, 0x00	; 0
    3fca:	a0 e0       	ldi	r26, 0x00	; 0
    3fcc:	b0 e0       	ldi	r27, 0x00	; 0
    3fce:	04 c0       	rjmp	.+8      	; 0x3fd8 <__clzsi2+0x64>
    3fd0:	80 e1       	ldi	r24, 0x10	; 16
    3fd2:	90 e0       	ldi	r25, 0x00	; 0
    3fd4:	a0 e0       	ldi	r26, 0x00	; 0
    3fd6:	b0 e0       	ldi	r27, 0x00	; 0
    3fd8:	20 e2       	ldi	r18, 0x20	; 32
    3fda:	30 e0       	ldi	r19, 0x00	; 0
    3fdc:	40 e0       	ldi	r20, 0x00	; 0
    3fde:	50 e0       	ldi	r21, 0x00	; 0
    3fe0:	28 1b       	sub	r18, r24
    3fe2:	39 0b       	sbc	r19, r25
    3fe4:	4a 0b       	sbc	r20, r26
    3fe6:	5b 0b       	sbc	r21, r27
    3fe8:	04 c0       	rjmp	.+8      	; 0x3ff2 <__clzsi2+0x7e>
    3fea:	16 95       	lsr	r17
    3fec:	07 95       	ror	r16
    3fee:	f7 94       	ror	r15
    3ff0:	e7 94       	ror	r14
    3ff2:	8a 95       	dec	r24
    3ff4:	d2 f7       	brpl	.-12     	; 0x3fea <__clzsi2+0x76>
    3ff6:	f7 01       	movw	r30, r14
    3ff8:	e1 5c       	subi	r30, 0xC1	; 193
    3ffa:	fd 4f       	sbci	r31, 0xFD	; 253
    3ffc:	80 81       	ld	r24, Z
    3ffe:	28 1b       	sub	r18, r24
    4000:	31 09       	sbc	r19, r1
    4002:	41 09       	sbc	r20, r1
    4004:	51 09       	sbc	r21, r1
    4006:	c9 01       	movw	r24, r18
    4008:	1f 91       	pop	r17
    400a:	0f 91       	pop	r16
    400c:	ff 90       	pop	r15
    400e:	ef 90       	pop	r14
    4010:	08 95       	ret

00004012 <__pack_f>:
    4012:	df 92       	push	r13
    4014:	ef 92       	push	r14
    4016:	ff 92       	push	r15
    4018:	0f 93       	push	r16
    401a:	1f 93       	push	r17
    401c:	fc 01       	movw	r30, r24
    401e:	e4 80       	ldd	r14, Z+4	; 0x04
    4020:	f5 80       	ldd	r15, Z+5	; 0x05
    4022:	06 81       	ldd	r16, Z+6	; 0x06
    4024:	17 81       	ldd	r17, Z+7	; 0x07
    4026:	d1 80       	ldd	r13, Z+1	; 0x01
    4028:	80 81       	ld	r24, Z
    402a:	82 30       	cpi	r24, 0x02	; 2
    402c:	48 f4       	brcc	.+18     	; 0x4040 <__pack_f+0x2e>
    402e:	80 e0       	ldi	r24, 0x00	; 0
    4030:	90 e0       	ldi	r25, 0x00	; 0
    4032:	a0 e1       	ldi	r26, 0x10	; 16
    4034:	b0 e0       	ldi	r27, 0x00	; 0
    4036:	e8 2a       	or	r14, r24
    4038:	f9 2a       	or	r15, r25
    403a:	0a 2b       	or	r16, r26
    403c:	1b 2b       	or	r17, r27
    403e:	a5 c0       	rjmp	.+330    	; 0x418a <__pack_f+0x178>
    4040:	84 30       	cpi	r24, 0x04	; 4
    4042:	09 f4       	brne	.+2      	; 0x4046 <__pack_f+0x34>
    4044:	9f c0       	rjmp	.+318    	; 0x4184 <__pack_f+0x172>
    4046:	82 30       	cpi	r24, 0x02	; 2
    4048:	21 f4       	brne	.+8      	; 0x4052 <__pack_f+0x40>
    404a:	ee 24       	eor	r14, r14
    404c:	ff 24       	eor	r15, r15
    404e:	87 01       	movw	r16, r14
    4050:	05 c0       	rjmp	.+10     	; 0x405c <__pack_f+0x4a>
    4052:	e1 14       	cp	r14, r1
    4054:	f1 04       	cpc	r15, r1
    4056:	01 05       	cpc	r16, r1
    4058:	11 05       	cpc	r17, r1
    405a:	19 f4       	brne	.+6      	; 0x4062 <__pack_f+0x50>
    405c:	e0 e0       	ldi	r30, 0x00	; 0
    405e:	f0 e0       	ldi	r31, 0x00	; 0
    4060:	96 c0       	rjmp	.+300    	; 0x418e <__pack_f+0x17c>
    4062:	62 81       	ldd	r22, Z+2	; 0x02
    4064:	73 81       	ldd	r23, Z+3	; 0x03
    4066:	9f ef       	ldi	r25, 0xFF	; 255
    4068:	62 38       	cpi	r22, 0x82	; 130
    406a:	79 07       	cpc	r23, r25
    406c:	0c f0       	brlt	.+2      	; 0x4070 <__pack_f+0x5e>
    406e:	5b c0       	rjmp	.+182    	; 0x4126 <__pack_f+0x114>
    4070:	22 e8       	ldi	r18, 0x82	; 130
    4072:	3f ef       	ldi	r19, 0xFF	; 255
    4074:	26 1b       	sub	r18, r22
    4076:	37 0b       	sbc	r19, r23
    4078:	2a 31       	cpi	r18, 0x1A	; 26
    407a:	31 05       	cpc	r19, r1
    407c:	2c f0       	brlt	.+10     	; 0x4088 <__pack_f+0x76>
    407e:	20 e0       	ldi	r18, 0x00	; 0
    4080:	30 e0       	ldi	r19, 0x00	; 0
    4082:	40 e0       	ldi	r20, 0x00	; 0
    4084:	50 e0       	ldi	r21, 0x00	; 0
    4086:	2a c0       	rjmp	.+84     	; 0x40dc <__pack_f+0xca>
    4088:	b8 01       	movw	r22, r16
    408a:	a7 01       	movw	r20, r14
    408c:	02 2e       	mov	r0, r18
    408e:	04 c0       	rjmp	.+8      	; 0x4098 <__pack_f+0x86>
    4090:	76 95       	lsr	r23
    4092:	67 95       	ror	r22
    4094:	57 95       	ror	r21
    4096:	47 95       	ror	r20
    4098:	0a 94       	dec	r0
    409a:	d2 f7       	brpl	.-12     	; 0x4090 <__pack_f+0x7e>
    409c:	81 e0       	ldi	r24, 0x01	; 1
    409e:	90 e0       	ldi	r25, 0x00	; 0
    40a0:	a0 e0       	ldi	r26, 0x00	; 0
    40a2:	b0 e0       	ldi	r27, 0x00	; 0
    40a4:	04 c0       	rjmp	.+8      	; 0x40ae <__pack_f+0x9c>
    40a6:	88 0f       	add	r24, r24
    40a8:	99 1f       	adc	r25, r25
    40aa:	aa 1f       	adc	r26, r26
    40ac:	bb 1f       	adc	r27, r27
    40ae:	2a 95       	dec	r18
    40b0:	d2 f7       	brpl	.-12     	; 0x40a6 <__pack_f+0x94>
    40b2:	01 97       	sbiw	r24, 0x01	; 1
    40b4:	a1 09       	sbc	r26, r1
    40b6:	b1 09       	sbc	r27, r1
    40b8:	8e 21       	and	r24, r14
    40ba:	9f 21       	and	r25, r15
    40bc:	a0 23       	and	r26, r16
    40be:	b1 23       	and	r27, r17
    40c0:	00 97       	sbiw	r24, 0x00	; 0
    40c2:	a1 05       	cpc	r26, r1
    40c4:	b1 05       	cpc	r27, r1
    40c6:	21 f0       	breq	.+8      	; 0x40d0 <__pack_f+0xbe>
    40c8:	81 e0       	ldi	r24, 0x01	; 1
    40ca:	90 e0       	ldi	r25, 0x00	; 0
    40cc:	a0 e0       	ldi	r26, 0x00	; 0
    40ce:	b0 e0       	ldi	r27, 0x00	; 0
    40d0:	9a 01       	movw	r18, r20
    40d2:	ab 01       	movw	r20, r22
    40d4:	28 2b       	or	r18, r24
    40d6:	39 2b       	or	r19, r25
    40d8:	4a 2b       	or	r20, r26
    40da:	5b 2b       	or	r21, r27
    40dc:	da 01       	movw	r26, r20
    40de:	c9 01       	movw	r24, r18
    40e0:	8f 77       	andi	r24, 0x7F	; 127
    40e2:	90 70       	andi	r25, 0x00	; 0
    40e4:	a0 70       	andi	r26, 0x00	; 0
    40e6:	b0 70       	andi	r27, 0x00	; 0
    40e8:	80 34       	cpi	r24, 0x40	; 64
    40ea:	91 05       	cpc	r25, r1
    40ec:	a1 05       	cpc	r26, r1
    40ee:	b1 05       	cpc	r27, r1
    40f0:	39 f4       	brne	.+14     	; 0x4100 <__pack_f+0xee>
    40f2:	27 ff       	sbrs	r18, 7
    40f4:	09 c0       	rjmp	.+18     	; 0x4108 <__pack_f+0xf6>
    40f6:	20 5c       	subi	r18, 0xC0	; 192
    40f8:	3f 4f       	sbci	r19, 0xFF	; 255
    40fa:	4f 4f       	sbci	r20, 0xFF	; 255
    40fc:	5f 4f       	sbci	r21, 0xFF	; 255
    40fe:	04 c0       	rjmp	.+8      	; 0x4108 <__pack_f+0xf6>
    4100:	21 5c       	subi	r18, 0xC1	; 193
    4102:	3f 4f       	sbci	r19, 0xFF	; 255
    4104:	4f 4f       	sbci	r20, 0xFF	; 255
    4106:	5f 4f       	sbci	r21, 0xFF	; 255
    4108:	e0 e0       	ldi	r30, 0x00	; 0
    410a:	f0 e0       	ldi	r31, 0x00	; 0
    410c:	20 30       	cpi	r18, 0x00	; 0
    410e:	a0 e0       	ldi	r26, 0x00	; 0
    4110:	3a 07       	cpc	r19, r26
    4112:	a0 e0       	ldi	r26, 0x00	; 0
    4114:	4a 07       	cpc	r20, r26
    4116:	a0 e4       	ldi	r26, 0x40	; 64
    4118:	5a 07       	cpc	r21, r26
    411a:	10 f0       	brcs	.+4      	; 0x4120 <__pack_f+0x10e>
    411c:	e1 e0       	ldi	r30, 0x01	; 1
    411e:	f0 e0       	ldi	r31, 0x00	; 0
    4120:	79 01       	movw	r14, r18
    4122:	8a 01       	movw	r16, r20
    4124:	27 c0       	rjmp	.+78     	; 0x4174 <__pack_f+0x162>
    4126:	60 38       	cpi	r22, 0x80	; 128
    4128:	71 05       	cpc	r23, r1
    412a:	64 f5       	brge	.+88     	; 0x4184 <__pack_f+0x172>
    412c:	fb 01       	movw	r30, r22
    412e:	e1 58       	subi	r30, 0x81	; 129
    4130:	ff 4f       	sbci	r31, 0xFF	; 255
    4132:	d8 01       	movw	r26, r16
    4134:	c7 01       	movw	r24, r14
    4136:	8f 77       	andi	r24, 0x7F	; 127
    4138:	90 70       	andi	r25, 0x00	; 0
    413a:	a0 70       	andi	r26, 0x00	; 0
    413c:	b0 70       	andi	r27, 0x00	; 0
    413e:	80 34       	cpi	r24, 0x40	; 64
    4140:	91 05       	cpc	r25, r1
    4142:	a1 05       	cpc	r26, r1
    4144:	b1 05       	cpc	r27, r1
    4146:	39 f4       	brne	.+14     	; 0x4156 <__pack_f+0x144>
    4148:	e7 fe       	sbrs	r14, 7
    414a:	0d c0       	rjmp	.+26     	; 0x4166 <__pack_f+0x154>
    414c:	80 e4       	ldi	r24, 0x40	; 64
    414e:	90 e0       	ldi	r25, 0x00	; 0
    4150:	a0 e0       	ldi	r26, 0x00	; 0
    4152:	b0 e0       	ldi	r27, 0x00	; 0
    4154:	04 c0       	rjmp	.+8      	; 0x415e <__pack_f+0x14c>
    4156:	8f e3       	ldi	r24, 0x3F	; 63
    4158:	90 e0       	ldi	r25, 0x00	; 0
    415a:	a0 e0       	ldi	r26, 0x00	; 0
    415c:	b0 e0       	ldi	r27, 0x00	; 0
    415e:	e8 0e       	add	r14, r24
    4160:	f9 1e       	adc	r15, r25
    4162:	0a 1f       	adc	r16, r26
    4164:	1b 1f       	adc	r17, r27
    4166:	17 ff       	sbrs	r17, 7
    4168:	05 c0       	rjmp	.+10     	; 0x4174 <__pack_f+0x162>
    416a:	16 95       	lsr	r17
    416c:	07 95       	ror	r16
    416e:	f7 94       	ror	r15
    4170:	e7 94       	ror	r14
    4172:	31 96       	adiw	r30, 0x01	; 1
    4174:	87 e0       	ldi	r24, 0x07	; 7
    4176:	16 95       	lsr	r17
    4178:	07 95       	ror	r16
    417a:	f7 94       	ror	r15
    417c:	e7 94       	ror	r14
    417e:	8a 95       	dec	r24
    4180:	d1 f7       	brne	.-12     	; 0x4176 <__pack_f+0x164>
    4182:	05 c0       	rjmp	.+10     	; 0x418e <__pack_f+0x17c>
    4184:	ee 24       	eor	r14, r14
    4186:	ff 24       	eor	r15, r15
    4188:	87 01       	movw	r16, r14
    418a:	ef ef       	ldi	r30, 0xFF	; 255
    418c:	f0 e0       	ldi	r31, 0x00	; 0
    418e:	6e 2f       	mov	r22, r30
    4190:	67 95       	ror	r22
    4192:	66 27       	eor	r22, r22
    4194:	67 95       	ror	r22
    4196:	90 2f       	mov	r25, r16
    4198:	9f 77       	andi	r25, 0x7F	; 127
    419a:	d7 94       	ror	r13
    419c:	dd 24       	eor	r13, r13
    419e:	d7 94       	ror	r13
    41a0:	8e 2f       	mov	r24, r30
    41a2:	86 95       	lsr	r24
    41a4:	49 2f       	mov	r20, r25
    41a6:	46 2b       	or	r20, r22
    41a8:	58 2f       	mov	r21, r24
    41aa:	5d 29       	or	r21, r13
    41ac:	b7 01       	movw	r22, r14
    41ae:	ca 01       	movw	r24, r20
    41b0:	1f 91       	pop	r17
    41b2:	0f 91       	pop	r16
    41b4:	ff 90       	pop	r15
    41b6:	ef 90       	pop	r14
    41b8:	df 90       	pop	r13
    41ba:	08 95       	ret

000041bc <__unpack_f>:
    41bc:	fc 01       	movw	r30, r24
    41be:	db 01       	movw	r26, r22
    41c0:	40 81       	ld	r20, Z
    41c2:	51 81       	ldd	r21, Z+1	; 0x01
    41c4:	22 81       	ldd	r18, Z+2	; 0x02
    41c6:	62 2f       	mov	r22, r18
    41c8:	6f 77       	andi	r22, 0x7F	; 127
    41ca:	70 e0       	ldi	r23, 0x00	; 0
    41cc:	22 1f       	adc	r18, r18
    41ce:	22 27       	eor	r18, r18
    41d0:	22 1f       	adc	r18, r18
    41d2:	93 81       	ldd	r25, Z+3	; 0x03
    41d4:	89 2f       	mov	r24, r25
    41d6:	88 0f       	add	r24, r24
    41d8:	82 2b       	or	r24, r18
    41da:	28 2f       	mov	r18, r24
    41dc:	30 e0       	ldi	r19, 0x00	; 0
    41de:	99 1f       	adc	r25, r25
    41e0:	99 27       	eor	r25, r25
    41e2:	99 1f       	adc	r25, r25
    41e4:	11 96       	adiw	r26, 0x01	; 1
    41e6:	9c 93       	st	X, r25
    41e8:	11 97       	sbiw	r26, 0x01	; 1
    41ea:	21 15       	cp	r18, r1
    41ec:	31 05       	cpc	r19, r1
    41ee:	a9 f5       	brne	.+106    	; 0x425a <__unpack_f+0x9e>
    41f0:	41 15       	cp	r20, r1
    41f2:	51 05       	cpc	r21, r1
    41f4:	61 05       	cpc	r22, r1
    41f6:	71 05       	cpc	r23, r1
    41f8:	11 f4       	brne	.+4      	; 0x41fe <__unpack_f+0x42>
    41fa:	82 e0       	ldi	r24, 0x02	; 2
    41fc:	37 c0       	rjmp	.+110    	; 0x426c <__unpack_f+0xb0>
    41fe:	82 e8       	ldi	r24, 0x82	; 130
    4200:	9f ef       	ldi	r25, 0xFF	; 255
    4202:	13 96       	adiw	r26, 0x03	; 3
    4204:	9c 93       	st	X, r25
    4206:	8e 93       	st	-X, r24
    4208:	12 97       	sbiw	r26, 0x02	; 2
    420a:	9a 01       	movw	r18, r20
    420c:	ab 01       	movw	r20, r22
    420e:	67 e0       	ldi	r22, 0x07	; 7
    4210:	22 0f       	add	r18, r18
    4212:	33 1f       	adc	r19, r19
    4214:	44 1f       	adc	r20, r20
    4216:	55 1f       	adc	r21, r21
    4218:	6a 95       	dec	r22
    421a:	d1 f7       	brne	.-12     	; 0x4210 <__unpack_f+0x54>
    421c:	83 e0       	ldi	r24, 0x03	; 3
    421e:	8c 93       	st	X, r24
    4220:	0d c0       	rjmp	.+26     	; 0x423c <__unpack_f+0x80>
    4222:	22 0f       	add	r18, r18
    4224:	33 1f       	adc	r19, r19
    4226:	44 1f       	adc	r20, r20
    4228:	55 1f       	adc	r21, r21
    422a:	12 96       	adiw	r26, 0x02	; 2
    422c:	8d 91       	ld	r24, X+
    422e:	9c 91       	ld	r25, X
    4230:	13 97       	sbiw	r26, 0x03	; 3
    4232:	01 97       	sbiw	r24, 0x01	; 1
    4234:	13 96       	adiw	r26, 0x03	; 3
    4236:	9c 93       	st	X, r25
    4238:	8e 93       	st	-X, r24
    423a:	12 97       	sbiw	r26, 0x02	; 2
    423c:	20 30       	cpi	r18, 0x00	; 0
    423e:	80 e0       	ldi	r24, 0x00	; 0
    4240:	38 07       	cpc	r19, r24
    4242:	80 e0       	ldi	r24, 0x00	; 0
    4244:	48 07       	cpc	r20, r24
    4246:	80 e4       	ldi	r24, 0x40	; 64
    4248:	58 07       	cpc	r21, r24
    424a:	58 f3       	brcs	.-42     	; 0x4222 <__unpack_f+0x66>
    424c:	14 96       	adiw	r26, 0x04	; 4
    424e:	2d 93       	st	X+, r18
    4250:	3d 93       	st	X+, r19
    4252:	4d 93       	st	X+, r20
    4254:	5c 93       	st	X, r21
    4256:	17 97       	sbiw	r26, 0x07	; 7
    4258:	08 95       	ret
    425a:	2f 3f       	cpi	r18, 0xFF	; 255
    425c:	31 05       	cpc	r19, r1
    425e:	79 f4       	brne	.+30     	; 0x427e <__unpack_f+0xc2>
    4260:	41 15       	cp	r20, r1
    4262:	51 05       	cpc	r21, r1
    4264:	61 05       	cpc	r22, r1
    4266:	71 05       	cpc	r23, r1
    4268:	19 f4       	brne	.+6      	; 0x4270 <__unpack_f+0xb4>
    426a:	84 e0       	ldi	r24, 0x04	; 4
    426c:	8c 93       	st	X, r24
    426e:	08 95       	ret
    4270:	64 ff       	sbrs	r22, 4
    4272:	03 c0       	rjmp	.+6      	; 0x427a <__unpack_f+0xbe>
    4274:	81 e0       	ldi	r24, 0x01	; 1
    4276:	8c 93       	st	X, r24
    4278:	12 c0       	rjmp	.+36     	; 0x429e <__unpack_f+0xe2>
    427a:	1c 92       	st	X, r1
    427c:	10 c0       	rjmp	.+32     	; 0x429e <__unpack_f+0xe2>
    427e:	2f 57       	subi	r18, 0x7F	; 127
    4280:	30 40       	sbci	r19, 0x00	; 0
    4282:	13 96       	adiw	r26, 0x03	; 3
    4284:	3c 93       	st	X, r19
    4286:	2e 93       	st	-X, r18
    4288:	12 97       	sbiw	r26, 0x02	; 2
    428a:	83 e0       	ldi	r24, 0x03	; 3
    428c:	8c 93       	st	X, r24
    428e:	87 e0       	ldi	r24, 0x07	; 7
    4290:	44 0f       	add	r20, r20
    4292:	55 1f       	adc	r21, r21
    4294:	66 1f       	adc	r22, r22
    4296:	77 1f       	adc	r23, r23
    4298:	8a 95       	dec	r24
    429a:	d1 f7       	brne	.-12     	; 0x4290 <__unpack_f+0xd4>
    429c:	70 64       	ori	r23, 0x40	; 64
    429e:	14 96       	adiw	r26, 0x04	; 4
    42a0:	4d 93       	st	X+, r20
    42a2:	5d 93       	st	X+, r21
    42a4:	6d 93       	st	X+, r22
    42a6:	7c 93       	st	X, r23
    42a8:	17 97       	sbiw	r26, 0x07	; 7
    42aa:	08 95       	ret

000042ac <__mulsi3>:
    42ac:	62 9f       	mul	r22, r18
    42ae:	d0 01       	movw	r26, r0
    42b0:	73 9f       	mul	r23, r19
    42b2:	f0 01       	movw	r30, r0
    42b4:	82 9f       	mul	r24, r18
    42b6:	e0 0d       	add	r30, r0
    42b8:	f1 1d       	adc	r31, r1
    42ba:	64 9f       	mul	r22, r20
    42bc:	e0 0d       	add	r30, r0
    42be:	f1 1d       	adc	r31, r1
    42c0:	92 9f       	mul	r25, r18
    42c2:	f0 0d       	add	r31, r0
    42c4:	83 9f       	mul	r24, r19
    42c6:	f0 0d       	add	r31, r0
    42c8:	74 9f       	mul	r23, r20
    42ca:	f0 0d       	add	r31, r0
    42cc:	65 9f       	mul	r22, r21
    42ce:	f0 0d       	add	r31, r0
    42d0:	99 27       	eor	r25, r25
    42d2:	72 9f       	mul	r23, r18
    42d4:	b0 0d       	add	r27, r0
    42d6:	e1 1d       	adc	r30, r1
    42d8:	f9 1f       	adc	r31, r25
    42da:	63 9f       	mul	r22, r19
    42dc:	b0 0d       	add	r27, r0
    42de:	e1 1d       	adc	r30, r1
    42e0:	f9 1f       	adc	r31, r25
    42e2:	bd 01       	movw	r22, r26
    42e4:	cf 01       	movw	r24, r30
    42e6:	11 24       	eor	r1, r1
    42e8:	08 95       	ret

000042ea <__udivmodhi4>:
    42ea:	aa 1b       	sub	r26, r26
    42ec:	bb 1b       	sub	r27, r27
    42ee:	51 e1       	ldi	r21, 0x11	; 17
    42f0:	07 c0       	rjmp	.+14     	; 0x4300 <__udivmodhi4_ep>

000042f2 <__udivmodhi4_loop>:
    42f2:	aa 1f       	adc	r26, r26
    42f4:	bb 1f       	adc	r27, r27
    42f6:	a6 17       	cp	r26, r22
    42f8:	b7 07       	cpc	r27, r23
    42fa:	10 f0       	brcs	.+4      	; 0x4300 <__udivmodhi4_ep>
    42fc:	a6 1b       	sub	r26, r22
    42fe:	b7 0b       	sbc	r27, r23

00004300 <__udivmodhi4_ep>:
    4300:	88 1f       	adc	r24, r24
    4302:	99 1f       	adc	r25, r25
    4304:	5a 95       	dec	r21
    4306:	a9 f7       	brne	.-22     	; 0x42f2 <__udivmodhi4_loop>
    4308:	80 95       	com	r24
    430a:	90 95       	com	r25
    430c:	bc 01       	movw	r22, r24
    430e:	cd 01       	movw	r24, r26
    4310:	08 95       	ret

00004312 <__divmodhi4>:
    4312:	97 fb       	bst	r25, 7
    4314:	09 2e       	mov	r0, r25
    4316:	07 26       	eor	r0, r23
    4318:	0a d0       	rcall	.+20     	; 0x432e <__divmodhi4_neg1>
    431a:	77 fd       	sbrc	r23, 7
    431c:	04 d0       	rcall	.+8      	; 0x4326 <__divmodhi4_neg2>
    431e:	e5 df       	rcall	.-54     	; 0x42ea <__udivmodhi4>
    4320:	06 d0       	rcall	.+12     	; 0x432e <__divmodhi4_neg1>
    4322:	00 20       	and	r0, r0
    4324:	1a f4       	brpl	.+6      	; 0x432c <__divmodhi4_exit>

00004326 <__divmodhi4_neg2>:
    4326:	70 95       	com	r23
    4328:	61 95       	neg	r22
    432a:	7f 4f       	sbci	r23, 0xFF	; 255

0000432c <__divmodhi4_exit>:
    432c:	08 95       	ret

0000432e <__divmodhi4_neg1>:
    432e:	f6 f7       	brtc	.-4      	; 0x432c <__divmodhi4_exit>
    4330:	90 95       	com	r25
    4332:	81 95       	neg	r24
    4334:	9f 4f       	sbci	r25, 0xFF	; 255
    4336:	08 95       	ret

00004338 <__prologue_saves__>:
    4338:	2f 92       	push	r2
    433a:	3f 92       	push	r3
    433c:	4f 92       	push	r4
    433e:	5f 92       	push	r5
    4340:	6f 92       	push	r6
    4342:	7f 92       	push	r7
    4344:	8f 92       	push	r8
    4346:	9f 92       	push	r9
    4348:	af 92       	push	r10
    434a:	bf 92       	push	r11
    434c:	cf 92       	push	r12
    434e:	df 92       	push	r13
    4350:	ef 92       	push	r14
    4352:	ff 92       	push	r15
    4354:	0f 93       	push	r16
    4356:	1f 93       	push	r17
    4358:	cf 93       	push	r28
    435a:	df 93       	push	r29
    435c:	cd b7       	in	r28, 0x3d	; 61
    435e:	de b7       	in	r29, 0x3e	; 62
    4360:	ca 1b       	sub	r28, r26
    4362:	db 0b       	sbc	r29, r27
    4364:	0f b6       	in	r0, 0x3f	; 63
    4366:	f8 94       	cli
    4368:	de bf       	out	0x3e, r29	; 62
    436a:	0f be       	out	0x3f, r0	; 63
    436c:	cd bf       	out	0x3d, r28	; 61
    436e:	19 94       	eijmp

00004370 <__epilogue_restores__>:
    4370:	2a 88       	ldd	r2, Y+18	; 0x12
    4372:	39 88       	ldd	r3, Y+17	; 0x11
    4374:	48 88       	ldd	r4, Y+16	; 0x10
    4376:	5f 84       	ldd	r5, Y+15	; 0x0f
    4378:	6e 84       	ldd	r6, Y+14	; 0x0e
    437a:	7d 84       	ldd	r7, Y+13	; 0x0d
    437c:	8c 84       	ldd	r8, Y+12	; 0x0c
    437e:	9b 84       	ldd	r9, Y+11	; 0x0b
    4380:	aa 84       	ldd	r10, Y+10	; 0x0a
    4382:	b9 84       	ldd	r11, Y+9	; 0x09
    4384:	c8 84       	ldd	r12, Y+8	; 0x08
    4386:	df 80       	ldd	r13, Y+7	; 0x07
    4388:	ee 80       	ldd	r14, Y+6	; 0x06
    438a:	fd 80       	ldd	r15, Y+5	; 0x05
    438c:	0c 81       	ldd	r16, Y+4	; 0x04
    438e:	1b 81       	ldd	r17, Y+3	; 0x03
    4390:	aa 81       	ldd	r26, Y+2	; 0x02
    4392:	b9 81       	ldd	r27, Y+1	; 0x01
    4394:	ce 0f       	add	r28, r30
    4396:	d1 1d       	adc	r29, r1
    4398:	0f b6       	in	r0, 0x3f	; 63
    439a:	f8 94       	cli
    439c:	de bf       	out	0x3e, r29	; 62
    439e:	0f be       	out	0x3f, r0	; 63
    43a0:	cd bf       	out	0x3d, r28	; 61
    43a2:	ed 01       	movw	r28, r26
    43a4:	08 95       	ret

000043a6 <do_rand>:
    43a6:	af 92       	push	r10
    43a8:	bf 92       	push	r11
    43aa:	cf 92       	push	r12
    43ac:	df 92       	push	r13
    43ae:	ef 92       	push	r14
    43b0:	ff 92       	push	r15
    43b2:	0f 93       	push	r16
    43b4:	1f 93       	push	r17
    43b6:	cf 93       	push	r28
    43b8:	df 93       	push	r29
    43ba:	ec 01       	movw	r28, r24
    43bc:	a8 80       	ld	r10, Y
    43be:	b9 80       	ldd	r11, Y+1	; 0x01
    43c0:	ca 80       	ldd	r12, Y+2	; 0x02
    43c2:	db 80       	ldd	r13, Y+3	; 0x03
    43c4:	a1 14       	cp	r10, r1
    43c6:	b1 04       	cpc	r11, r1
    43c8:	c1 04       	cpc	r12, r1
    43ca:	d1 04       	cpc	r13, r1
    43cc:	41 f4       	brne	.+16     	; 0x43de <do_rand+0x38>
    43ce:	84 e2       	ldi	r24, 0x24	; 36
    43d0:	a8 2e       	mov	r10, r24
    43d2:	89 ed       	ldi	r24, 0xD9	; 217
    43d4:	b8 2e       	mov	r11, r24
    43d6:	8b e5       	ldi	r24, 0x5B	; 91
    43d8:	c8 2e       	mov	r12, r24
    43da:	87 e0       	ldi	r24, 0x07	; 7
    43dc:	d8 2e       	mov	r13, r24
    43de:	c6 01       	movw	r24, r12
    43e0:	b5 01       	movw	r22, r10
    43e2:	2d e1       	ldi	r18, 0x1D	; 29
    43e4:	33 ef       	ldi	r19, 0xF3	; 243
    43e6:	41 e0       	ldi	r20, 0x01	; 1
    43e8:	50 e0       	ldi	r21, 0x00	; 0
    43ea:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <__divmodsi4>
    43ee:	27 ea       	ldi	r18, 0xA7	; 167
    43f0:	31 e4       	ldi	r19, 0x41	; 65
    43f2:	40 e0       	ldi	r20, 0x00	; 0
    43f4:	50 e0       	ldi	r21, 0x00	; 0
    43f6:	0e 94 56 21 	call	0x42ac	; 0x42ac <__mulsi3>
    43fa:	7b 01       	movw	r14, r22
    43fc:	8c 01       	movw	r16, r24
    43fe:	c6 01       	movw	r24, r12
    4400:	b5 01       	movw	r22, r10
    4402:	2d e1       	ldi	r18, 0x1D	; 29
    4404:	33 ef       	ldi	r19, 0xF3	; 243
    4406:	41 e0       	ldi	r20, 0x01	; 1
    4408:	50 e0       	ldi	r21, 0x00	; 0
    440a:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <__divmodsi4>
    440e:	ca 01       	movw	r24, r20
    4410:	b9 01       	movw	r22, r18
    4412:	2c ee       	ldi	r18, 0xEC	; 236
    4414:	34 ef       	ldi	r19, 0xF4	; 244
    4416:	4f ef       	ldi	r20, 0xFF	; 255
    4418:	5f ef       	ldi	r21, 0xFF	; 255
    441a:	0e 94 56 21 	call	0x42ac	; 0x42ac <__mulsi3>
    441e:	6e 0d       	add	r22, r14
    4420:	7f 1d       	adc	r23, r15
    4422:	80 1f       	adc	r24, r16
    4424:	91 1f       	adc	r25, r17
    4426:	97 ff       	sbrs	r25, 7
    4428:	04 c0       	rjmp	.+8      	; 0x4432 <do_rand+0x8c>
    442a:	61 50       	subi	r22, 0x01	; 1
    442c:	70 40       	sbci	r23, 0x00	; 0
    442e:	80 40       	sbci	r24, 0x00	; 0
    4430:	90 48       	sbci	r25, 0x80	; 128
    4432:	68 83       	st	Y, r22
    4434:	79 83       	std	Y+1, r23	; 0x01
    4436:	8a 83       	std	Y+2, r24	; 0x02
    4438:	9b 83       	std	Y+3, r25	; 0x03
    443a:	9b 01       	movw	r18, r22
    443c:	3f 77       	andi	r19, 0x7F	; 127
    443e:	c9 01       	movw	r24, r18
    4440:	df 91       	pop	r29
    4442:	cf 91       	pop	r28
    4444:	1f 91       	pop	r17
    4446:	0f 91       	pop	r16
    4448:	ff 90       	pop	r15
    444a:	ef 90       	pop	r14
    444c:	df 90       	pop	r13
    444e:	cf 90       	pop	r12
    4450:	bf 90       	pop	r11
    4452:	af 90       	pop	r10
    4454:	08 95       	ret

00004456 <rand_r>:
    4456:	0e 94 d3 21 	call	0x43a6	; 0x43a6 <do_rand>
    445a:	08 95       	ret

0000445c <rand>:
    445c:	8f e3       	ldi	r24, 0x3F	; 63
    445e:	93 e0       	ldi	r25, 0x03	; 3
    4460:	0e 94 d3 21 	call	0x43a6	; 0x43a6 <do_rand>
    4464:	08 95       	ret

00004466 <srand>:
    4466:	a0 e0       	ldi	r26, 0x00	; 0
    4468:	b0 e0       	ldi	r27, 0x00	; 0
    446a:	80 93 3f 03 	sts	0x033F, r24
    446e:	90 93 40 03 	sts	0x0340, r25
    4472:	a0 93 41 03 	sts	0x0341, r26
    4476:	b0 93 42 03 	sts	0x0342, r27
    447a:	08 95       	ret
    447c:	f5 d0       	rcall	.+490    	; 0x4668 <__fp_pscA>
    447e:	58 f0       	brcs	.+22     	; 0x4496 <srand+0x30>
    4480:	80 e8       	ldi	r24, 0x80	; 128
    4482:	91 e0       	ldi	r25, 0x01	; 1
    4484:	09 f4       	brne	.+2      	; 0x4488 <srand+0x22>
    4486:	9e ef       	ldi	r25, 0xFE	; 254
    4488:	f6 d0       	rcall	.+492    	; 0x4676 <__fp_pscB>
    448a:	28 f0       	brcs	.+10     	; 0x4496 <srand+0x30>
    448c:	40 e8       	ldi	r20, 0x80	; 128
    448e:	51 e0       	ldi	r21, 0x01	; 1
    4490:	59 f4       	brne	.+22     	; 0x44a8 <atan2+0xe>
    4492:	5e ef       	ldi	r21, 0xFE	; 254
    4494:	09 c0       	rjmp	.+18     	; 0x44a8 <atan2+0xe>
    4496:	c0 c0       	rjmp	.+384    	; 0x4618 <__fp_nan>
    4498:	28 c1       	rjmp	.+592    	; 0x46ea <__fp_zero>

0000449a <atan2>:
    449a:	e9 2f       	mov	r30, r25
    449c:	e0 78       	andi	r30, 0x80	; 128
    449e:	03 d1       	rcall	.+518    	; 0x46a6 <__fp_split3>
    44a0:	68 f3       	brcs	.-38     	; 0x447c <srand+0x16>
    44a2:	09 2e       	mov	r0, r25
    44a4:	05 2a       	or	r0, r21
    44a6:	c1 f3       	breq	.-16     	; 0x4498 <srand+0x32>
    44a8:	26 17       	cp	r18, r22
    44aa:	37 07       	cpc	r19, r23
    44ac:	48 07       	cpc	r20, r24
    44ae:	59 07       	cpc	r21, r25
    44b0:	38 f0       	brcs	.+14     	; 0x44c0 <atan2+0x26>
    44b2:	0e 2e       	mov	r0, r30
    44b4:	07 f8       	bld	r0, 7
    44b6:	e0 25       	eor	r30, r0
    44b8:	69 f0       	breq	.+26     	; 0x44d4 <atan2+0x3a>
    44ba:	e0 25       	eor	r30, r0
    44bc:	e0 64       	ori	r30, 0x40	; 64
    44be:	0a c0       	rjmp	.+20     	; 0x44d4 <atan2+0x3a>
    44c0:	ef 63       	ori	r30, 0x3F	; 63
    44c2:	07 f8       	bld	r0, 7
    44c4:	00 94       	com	r0
    44c6:	07 fa       	bst	r0, 7
    44c8:	db 01       	movw	r26, r22
    44ca:	b9 01       	movw	r22, r18
    44cc:	9d 01       	movw	r18, r26
    44ce:	dc 01       	movw	r26, r24
    44d0:	ca 01       	movw	r24, r20
    44d2:	ad 01       	movw	r20, r26
    44d4:	ef 93       	push	r30
    44d6:	41 d0       	rcall	.+130    	; 0x455a <__divsf3_pse>
    44d8:	d5 d0       	rcall	.+426    	; 0x4684 <__fp_round>
    44da:	0a d0       	rcall	.+20     	; 0x44f0 <atan>
    44dc:	5f 91       	pop	r21
    44de:	55 23       	and	r21, r21
    44e0:	31 f0       	breq	.+12     	; 0x44ee <atan2+0x54>
    44e2:	2b ed       	ldi	r18, 0xDB	; 219
    44e4:	3f e0       	ldi	r19, 0x0F	; 15
    44e6:	49 e4       	ldi	r20, 0x49	; 73
    44e8:	50 fd       	sbrc	r21, 0
    44ea:	49 ec       	ldi	r20, 0xC9	; 201
    44ec:	8d c1       	rjmp	.+794    	; 0x4808 <__addsf3>
    44ee:	08 95       	ret

000044f0 <atan>:
    44f0:	df 93       	push	r29
    44f2:	dd 27       	eor	r29, r29
    44f4:	b9 2f       	mov	r27, r25
    44f6:	bf 77       	andi	r27, 0x7F	; 127
    44f8:	40 e8       	ldi	r20, 0x80	; 128
    44fa:	5f e3       	ldi	r21, 0x3F	; 63
    44fc:	16 16       	cp	r1, r22
    44fe:	17 06       	cpc	r1, r23
    4500:	48 07       	cpc	r20, r24
    4502:	5b 07       	cpc	r21, r27
    4504:	10 f4       	brcc	.+4      	; 0x450a <atan+0x1a>
    4506:	d9 2f       	mov	r29, r25
    4508:	f7 d0       	rcall	.+494    	; 0x46f8 <inverse>
    450a:	9f 93       	push	r25
    450c:	8f 93       	push	r24
    450e:	7f 93       	push	r23
    4510:	6f 93       	push	r22
    4512:	5a d1       	rcall	.+692    	; 0x47c8 <square>
    4514:	ee e4       	ldi	r30, 0x4E	; 78
    4516:	f1 e0       	ldi	r31, 0x01	; 1
    4518:	82 d0       	rcall	.+260    	; 0x461e <__fp_powser>
    451a:	b4 d0       	rcall	.+360    	; 0x4684 <__fp_round>
    451c:	2f 91       	pop	r18
    451e:	3f 91       	pop	r19
    4520:	4f 91       	pop	r20
    4522:	5f 91       	pop	r21
    4524:	fa d0       	rcall	.+500    	; 0x471a <__mulsf3x>
    4526:	dd 23       	and	r29, r29
    4528:	49 f0       	breq	.+18     	; 0x453c <atan+0x4c>
    452a:	90 58       	subi	r25, 0x80	; 128
    452c:	a2 ea       	ldi	r26, 0xA2	; 162
    452e:	2a ed       	ldi	r18, 0xDA	; 218
    4530:	3f e0       	ldi	r19, 0x0F	; 15
    4532:	49 ec       	ldi	r20, 0xC9	; 201
    4534:	5f e3       	ldi	r21, 0x3F	; 63
    4536:	d0 78       	andi	r29, 0x80	; 128
    4538:	5d 27       	eor	r21, r29
    453a:	77 d1       	rcall	.+750    	; 0x482a <__addsf3x>
    453c:	df 91       	pop	r29
    453e:	a2 c0       	rjmp	.+324    	; 0x4684 <__fp_round>
    4540:	9a d0       	rcall	.+308    	; 0x4676 <__fp_pscB>
    4542:	40 f0       	brcs	.+16     	; 0x4554 <atan+0x64>
    4544:	91 d0       	rcall	.+290    	; 0x4668 <__fp_pscA>
    4546:	30 f0       	brcs	.+12     	; 0x4554 <atan+0x64>
    4548:	21 f4       	brne	.+8      	; 0x4552 <atan+0x62>
    454a:	5f 3f       	cpi	r21, 0xFF	; 255
    454c:	19 f0       	breq	.+6      	; 0x4554 <atan+0x64>
    454e:	5e c0       	rjmp	.+188    	; 0x460c <__fp_inf>
    4550:	51 11       	cpse	r21, r1
    4552:	cc c0       	rjmp	.+408    	; 0x46ec <__fp_szero>
    4554:	61 c0       	rjmp	.+194    	; 0x4618 <__fp_nan>

00004556 <__divsf3x>:
    4556:	a7 d0       	rcall	.+334    	; 0x46a6 <__fp_split3>
    4558:	98 f3       	brcs	.-26     	; 0x4540 <atan+0x50>

0000455a <__divsf3_pse>:
    455a:	99 23       	and	r25, r25
    455c:	c9 f3       	breq	.-14     	; 0x4550 <atan+0x60>
    455e:	55 23       	and	r21, r21
    4560:	b1 f3       	breq	.-20     	; 0x454e <atan+0x5e>
    4562:	95 1b       	sub	r25, r21
    4564:	55 0b       	sbc	r21, r21
    4566:	bb 27       	eor	r27, r27
    4568:	aa 27       	eor	r26, r26
    456a:	62 17       	cp	r22, r18
    456c:	73 07       	cpc	r23, r19
    456e:	84 07       	cpc	r24, r20
    4570:	38 f0       	brcs	.+14     	; 0x4580 <__divsf3_pse+0x26>
    4572:	9f 5f       	subi	r25, 0xFF	; 255
    4574:	5f 4f       	sbci	r21, 0xFF	; 255
    4576:	22 0f       	add	r18, r18
    4578:	33 1f       	adc	r19, r19
    457a:	44 1f       	adc	r20, r20
    457c:	aa 1f       	adc	r26, r26
    457e:	a9 f3       	breq	.-22     	; 0x456a <__divsf3_pse+0x10>
    4580:	33 d0       	rcall	.+102    	; 0x45e8 <__divsf3_pse+0x8e>
    4582:	0e 2e       	mov	r0, r30
    4584:	3a f0       	brmi	.+14     	; 0x4594 <__divsf3_pse+0x3a>
    4586:	e0 e8       	ldi	r30, 0x80	; 128
    4588:	30 d0       	rcall	.+96     	; 0x45ea <__divsf3_pse+0x90>
    458a:	91 50       	subi	r25, 0x01	; 1
    458c:	50 40       	sbci	r21, 0x00	; 0
    458e:	e6 95       	lsr	r30
    4590:	00 1c       	adc	r0, r0
    4592:	ca f7       	brpl	.-14     	; 0x4586 <__divsf3_pse+0x2c>
    4594:	29 d0       	rcall	.+82     	; 0x45e8 <__divsf3_pse+0x8e>
    4596:	fe 2f       	mov	r31, r30
    4598:	27 d0       	rcall	.+78     	; 0x45e8 <__divsf3_pse+0x8e>
    459a:	66 0f       	add	r22, r22
    459c:	77 1f       	adc	r23, r23
    459e:	88 1f       	adc	r24, r24
    45a0:	bb 1f       	adc	r27, r27
    45a2:	26 17       	cp	r18, r22
    45a4:	37 07       	cpc	r19, r23
    45a6:	48 07       	cpc	r20, r24
    45a8:	ab 07       	cpc	r26, r27
    45aa:	b0 e8       	ldi	r27, 0x80	; 128
    45ac:	09 f0       	breq	.+2      	; 0x45b0 <__divsf3_pse+0x56>
    45ae:	bb 0b       	sbc	r27, r27
    45b0:	80 2d       	mov	r24, r0
    45b2:	bf 01       	movw	r22, r30
    45b4:	ff 27       	eor	r31, r31
    45b6:	93 58       	subi	r25, 0x83	; 131
    45b8:	5f 4f       	sbci	r21, 0xFF	; 255
    45ba:	2a f0       	brmi	.+10     	; 0x45c6 <__divsf3_pse+0x6c>
    45bc:	9e 3f       	cpi	r25, 0xFE	; 254
    45be:	51 05       	cpc	r21, r1
    45c0:	68 f0       	brcs	.+26     	; 0x45dc <__divsf3_pse+0x82>
    45c2:	24 c0       	rjmp	.+72     	; 0x460c <__fp_inf>
    45c4:	93 c0       	rjmp	.+294    	; 0x46ec <__fp_szero>
    45c6:	5f 3f       	cpi	r21, 0xFF	; 255
    45c8:	ec f3       	brlt	.-6      	; 0x45c4 <__divsf3_pse+0x6a>
    45ca:	98 3e       	cpi	r25, 0xE8	; 232
    45cc:	dc f3       	brlt	.-10     	; 0x45c4 <__divsf3_pse+0x6a>
    45ce:	86 95       	lsr	r24
    45d0:	77 95       	ror	r23
    45d2:	67 95       	ror	r22
    45d4:	b7 95       	ror	r27
    45d6:	f7 95       	ror	r31
    45d8:	9f 5f       	subi	r25, 0xFF	; 255
    45da:	c9 f7       	brne	.-14     	; 0x45ce <__divsf3_pse+0x74>
    45dc:	88 0f       	add	r24, r24
    45de:	91 1d       	adc	r25, r1
    45e0:	96 95       	lsr	r25
    45e2:	87 95       	ror	r24
    45e4:	97 f9       	bld	r25, 7
    45e6:	08 95       	ret
    45e8:	e1 e0       	ldi	r30, 0x01	; 1
    45ea:	66 0f       	add	r22, r22
    45ec:	77 1f       	adc	r23, r23
    45ee:	88 1f       	adc	r24, r24
    45f0:	bb 1f       	adc	r27, r27
    45f2:	62 17       	cp	r22, r18
    45f4:	73 07       	cpc	r23, r19
    45f6:	84 07       	cpc	r24, r20
    45f8:	ba 07       	cpc	r27, r26
    45fa:	20 f0       	brcs	.+8      	; 0x4604 <__divsf3_pse+0xaa>
    45fc:	62 1b       	sub	r22, r18
    45fe:	73 0b       	sbc	r23, r19
    4600:	84 0b       	sbc	r24, r20
    4602:	ba 0b       	sbc	r27, r26
    4604:	ee 1f       	adc	r30, r30
    4606:	88 f7       	brcc	.-30     	; 0x45ea <__divsf3_pse+0x90>
    4608:	e0 95       	com	r30
    460a:	08 95       	ret

0000460c <__fp_inf>:
    460c:	97 f9       	bld	r25, 7
    460e:	9f 67       	ori	r25, 0x7F	; 127
    4610:	80 e8       	ldi	r24, 0x80	; 128
    4612:	70 e0       	ldi	r23, 0x00	; 0
    4614:	60 e0       	ldi	r22, 0x00	; 0
    4616:	08 95       	ret

00004618 <__fp_nan>:
    4618:	9f ef       	ldi	r25, 0xFF	; 255
    461a:	80 ec       	ldi	r24, 0xC0	; 192
    461c:	08 95       	ret

0000461e <__fp_powser>:
    461e:	df 93       	push	r29
    4620:	cf 93       	push	r28
    4622:	1f 93       	push	r17
    4624:	0f 93       	push	r16
    4626:	ff 92       	push	r15
    4628:	ef 92       	push	r14
    462a:	df 92       	push	r13
    462c:	7b 01       	movw	r14, r22
    462e:	8c 01       	movw	r16, r24
    4630:	68 94       	set
    4632:	05 c0       	rjmp	.+10     	; 0x463e <__fp_powser+0x20>
    4634:	da 2e       	mov	r13, r26
    4636:	ef 01       	movw	r28, r30
    4638:	70 d0       	rcall	.+224    	; 0x471a <__mulsf3x>
    463a:	fe 01       	movw	r30, r28
    463c:	e8 94       	clt
    463e:	a5 91       	lpm	r26, Z+
    4640:	25 91       	lpm	r18, Z+
    4642:	35 91       	lpm	r19, Z+
    4644:	45 91       	lpm	r20, Z+
    4646:	55 91       	lpm	r21, Z+
    4648:	ae f3       	brts	.-22     	; 0x4634 <__fp_powser+0x16>
    464a:	ef 01       	movw	r28, r30
    464c:	ee d0       	rcall	.+476    	; 0x482a <__addsf3x>
    464e:	fe 01       	movw	r30, r28
    4650:	97 01       	movw	r18, r14
    4652:	a8 01       	movw	r20, r16
    4654:	da 94       	dec	r13
    4656:	79 f7       	brne	.-34     	; 0x4636 <__fp_powser+0x18>
    4658:	df 90       	pop	r13
    465a:	ef 90       	pop	r14
    465c:	ff 90       	pop	r15
    465e:	0f 91       	pop	r16
    4660:	1f 91       	pop	r17
    4662:	cf 91       	pop	r28
    4664:	df 91       	pop	r29
    4666:	08 95       	ret

00004668 <__fp_pscA>:
    4668:	00 24       	eor	r0, r0
    466a:	0a 94       	dec	r0
    466c:	16 16       	cp	r1, r22
    466e:	17 06       	cpc	r1, r23
    4670:	18 06       	cpc	r1, r24
    4672:	09 06       	cpc	r0, r25
    4674:	08 95       	ret

00004676 <__fp_pscB>:
    4676:	00 24       	eor	r0, r0
    4678:	0a 94       	dec	r0
    467a:	12 16       	cp	r1, r18
    467c:	13 06       	cpc	r1, r19
    467e:	14 06       	cpc	r1, r20
    4680:	05 06       	cpc	r0, r21
    4682:	08 95       	ret

00004684 <__fp_round>:
    4684:	09 2e       	mov	r0, r25
    4686:	03 94       	inc	r0
    4688:	00 0c       	add	r0, r0
    468a:	11 f4       	brne	.+4      	; 0x4690 <__fp_round+0xc>
    468c:	88 23       	and	r24, r24
    468e:	52 f0       	brmi	.+20     	; 0x46a4 <__fp_round+0x20>
    4690:	bb 0f       	add	r27, r27
    4692:	40 f4       	brcc	.+16     	; 0x46a4 <__fp_round+0x20>
    4694:	bf 2b       	or	r27, r31
    4696:	11 f4       	brne	.+4      	; 0x469c <__fp_round+0x18>
    4698:	60 ff       	sbrs	r22, 0
    469a:	04 c0       	rjmp	.+8      	; 0x46a4 <__fp_round+0x20>
    469c:	6f 5f       	subi	r22, 0xFF	; 255
    469e:	7f 4f       	sbci	r23, 0xFF	; 255
    46a0:	8f 4f       	sbci	r24, 0xFF	; 255
    46a2:	9f 4f       	sbci	r25, 0xFF	; 255
    46a4:	08 95       	ret

000046a6 <__fp_split3>:
    46a6:	57 fd       	sbrc	r21, 7
    46a8:	90 58       	subi	r25, 0x80	; 128
    46aa:	44 0f       	add	r20, r20
    46ac:	55 1f       	adc	r21, r21
    46ae:	59 f0       	breq	.+22     	; 0x46c6 <__fp_splitA+0x10>
    46b0:	5f 3f       	cpi	r21, 0xFF	; 255
    46b2:	71 f0       	breq	.+28     	; 0x46d0 <__fp_splitA+0x1a>
    46b4:	47 95       	ror	r20

000046b6 <__fp_splitA>:
    46b6:	88 0f       	add	r24, r24
    46b8:	97 fb       	bst	r25, 7
    46ba:	99 1f       	adc	r25, r25
    46bc:	61 f0       	breq	.+24     	; 0x46d6 <__fp_splitA+0x20>
    46be:	9f 3f       	cpi	r25, 0xFF	; 255
    46c0:	79 f0       	breq	.+30     	; 0x46e0 <__fp_splitA+0x2a>
    46c2:	87 95       	ror	r24
    46c4:	08 95       	ret
    46c6:	12 16       	cp	r1, r18
    46c8:	13 06       	cpc	r1, r19
    46ca:	14 06       	cpc	r1, r20
    46cc:	55 1f       	adc	r21, r21
    46ce:	f2 cf       	rjmp	.-28     	; 0x46b4 <__fp_split3+0xe>
    46d0:	46 95       	lsr	r20
    46d2:	f1 df       	rcall	.-30     	; 0x46b6 <__fp_splitA>
    46d4:	08 c0       	rjmp	.+16     	; 0x46e6 <__fp_splitA+0x30>
    46d6:	16 16       	cp	r1, r22
    46d8:	17 06       	cpc	r1, r23
    46da:	18 06       	cpc	r1, r24
    46dc:	99 1f       	adc	r25, r25
    46de:	f1 cf       	rjmp	.-30     	; 0x46c2 <__fp_splitA+0xc>
    46e0:	86 95       	lsr	r24
    46e2:	71 05       	cpc	r23, r1
    46e4:	61 05       	cpc	r22, r1
    46e6:	08 94       	sec
    46e8:	08 95       	ret

000046ea <__fp_zero>:
    46ea:	e8 94       	clt

000046ec <__fp_szero>:
    46ec:	bb 27       	eor	r27, r27
    46ee:	66 27       	eor	r22, r22
    46f0:	77 27       	eor	r23, r23
    46f2:	cb 01       	movw	r24, r22
    46f4:	97 f9       	bld	r25, 7
    46f6:	08 95       	ret

000046f8 <inverse>:
    46f8:	9b 01       	movw	r18, r22
    46fa:	ac 01       	movw	r20, r24
    46fc:	60 e0       	ldi	r22, 0x00	; 0
    46fe:	70 e0       	ldi	r23, 0x00	; 0
    4700:	80 e8       	ldi	r24, 0x80	; 128
    4702:	9f e3       	ldi	r25, 0x3F	; 63
    4704:	e5 c0       	rjmp	.+458    	; 0x48d0 <__divsf3>
    4706:	b0 df       	rcall	.-160    	; 0x4668 <__fp_pscA>
    4708:	28 f0       	brcs	.+10     	; 0x4714 <inverse+0x1c>
    470a:	b5 df       	rcall	.-150    	; 0x4676 <__fp_pscB>
    470c:	18 f0       	brcs	.+6      	; 0x4714 <inverse+0x1c>
    470e:	95 23       	and	r25, r21
    4710:	09 f0       	breq	.+2      	; 0x4714 <inverse+0x1c>
    4712:	7c cf       	rjmp	.-264    	; 0x460c <__fp_inf>
    4714:	81 cf       	rjmp	.-254    	; 0x4618 <__fp_nan>
    4716:	11 24       	eor	r1, r1
    4718:	e9 cf       	rjmp	.-46     	; 0x46ec <__fp_szero>

0000471a <__mulsf3x>:
    471a:	c5 df       	rcall	.-118    	; 0x46a6 <__fp_split3>
    471c:	a0 f3       	brcs	.-24     	; 0x4706 <inverse+0xe>

0000471e <__mulsf3_pse>:
    471e:	95 9f       	mul	r25, r21
    4720:	d1 f3       	breq	.-12     	; 0x4716 <inverse+0x1e>
    4722:	95 0f       	add	r25, r21
    4724:	50 e0       	ldi	r21, 0x00	; 0
    4726:	55 1f       	adc	r21, r21
    4728:	62 9f       	mul	r22, r18
    472a:	f0 01       	movw	r30, r0
    472c:	72 9f       	mul	r23, r18
    472e:	bb 27       	eor	r27, r27
    4730:	f0 0d       	add	r31, r0
    4732:	b1 1d       	adc	r27, r1
    4734:	63 9f       	mul	r22, r19
    4736:	aa 27       	eor	r26, r26
    4738:	f0 0d       	add	r31, r0
    473a:	b1 1d       	adc	r27, r1
    473c:	aa 1f       	adc	r26, r26
    473e:	64 9f       	mul	r22, r20
    4740:	66 27       	eor	r22, r22
    4742:	b0 0d       	add	r27, r0
    4744:	a1 1d       	adc	r26, r1
    4746:	66 1f       	adc	r22, r22
    4748:	82 9f       	mul	r24, r18
    474a:	22 27       	eor	r18, r18
    474c:	b0 0d       	add	r27, r0
    474e:	a1 1d       	adc	r26, r1
    4750:	62 1f       	adc	r22, r18
    4752:	73 9f       	mul	r23, r19
    4754:	b0 0d       	add	r27, r0
    4756:	a1 1d       	adc	r26, r1
    4758:	62 1f       	adc	r22, r18
    475a:	83 9f       	mul	r24, r19
    475c:	a0 0d       	add	r26, r0
    475e:	61 1d       	adc	r22, r1
    4760:	22 1f       	adc	r18, r18
    4762:	74 9f       	mul	r23, r20
    4764:	33 27       	eor	r19, r19
    4766:	a0 0d       	add	r26, r0
    4768:	61 1d       	adc	r22, r1
    476a:	23 1f       	adc	r18, r19
    476c:	84 9f       	mul	r24, r20
    476e:	60 0d       	add	r22, r0
    4770:	21 1d       	adc	r18, r1
    4772:	82 2f       	mov	r24, r18
    4774:	76 2f       	mov	r23, r22
    4776:	6a 2f       	mov	r22, r26
    4778:	11 24       	eor	r1, r1
    477a:	9f 57       	subi	r25, 0x7F	; 127
    477c:	50 40       	sbci	r21, 0x00	; 0
    477e:	8a f0       	brmi	.+34     	; 0x47a2 <__mulsf3_pse+0x84>
    4780:	e1 f0       	breq	.+56     	; 0x47ba <__mulsf3_pse+0x9c>
    4782:	88 23       	and	r24, r24
    4784:	4a f0       	brmi	.+18     	; 0x4798 <__mulsf3_pse+0x7a>
    4786:	ee 0f       	add	r30, r30
    4788:	ff 1f       	adc	r31, r31
    478a:	bb 1f       	adc	r27, r27
    478c:	66 1f       	adc	r22, r22
    478e:	77 1f       	adc	r23, r23
    4790:	88 1f       	adc	r24, r24
    4792:	91 50       	subi	r25, 0x01	; 1
    4794:	50 40       	sbci	r21, 0x00	; 0
    4796:	a9 f7       	brne	.-22     	; 0x4782 <__mulsf3_pse+0x64>
    4798:	9e 3f       	cpi	r25, 0xFE	; 254
    479a:	51 05       	cpc	r21, r1
    479c:	70 f0       	brcs	.+28     	; 0x47ba <__mulsf3_pse+0x9c>
    479e:	36 cf       	rjmp	.-404    	; 0x460c <__fp_inf>
    47a0:	a5 cf       	rjmp	.-182    	; 0x46ec <__fp_szero>
    47a2:	5f 3f       	cpi	r21, 0xFF	; 255
    47a4:	ec f3       	brlt	.-6      	; 0x47a0 <__mulsf3_pse+0x82>
    47a6:	98 3e       	cpi	r25, 0xE8	; 232
    47a8:	dc f3       	brlt	.-10     	; 0x47a0 <__mulsf3_pse+0x82>
    47aa:	86 95       	lsr	r24
    47ac:	77 95       	ror	r23
    47ae:	67 95       	ror	r22
    47b0:	b7 95       	ror	r27
    47b2:	f7 95       	ror	r31
    47b4:	e7 95       	ror	r30
    47b6:	9f 5f       	subi	r25, 0xFF	; 255
    47b8:	c1 f7       	brne	.-16     	; 0x47aa <__mulsf3_pse+0x8c>
    47ba:	fe 2b       	or	r31, r30
    47bc:	88 0f       	add	r24, r24
    47be:	91 1d       	adc	r25, r1
    47c0:	96 95       	lsr	r25
    47c2:	87 95       	ror	r24
    47c4:	97 f9       	bld	r25, 7
    47c6:	08 95       	ret

000047c8 <square>:
    47c8:	9b 01       	movw	r18, r22
    47ca:	ac 01       	movw	r20, r24
    47cc:	27 ca       	rjmp	.-2994   	; 0x3c1c <__mulsf3>

000047ce <__eerd_byte_m2560>:
    47ce:	f9 99       	sbic	0x1f, 1	; 31
    47d0:	fe cf       	rjmp	.-4      	; 0x47ce <__eerd_byte_m2560>
    47d2:	92 bd       	out	0x22, r25	; 34
    47d4:	81 bd       	out	0x21, r24	; 33
    47d6:	f8 9a       	sbi	0x1f, 0	; 31
    47d8:	99 27       	eor	r25, r25
    47da:	80 b5       	in	r24, 0x20	; 32
    47dc:	08 95       	ret

000047de <__eerd_word_m2560>:
    47de:	a8 e1       	ldi	r26, 0x18	; 24
    47e0:	b0 e0       	ldi	r27, 0x00	; 0
    47e2:	42 e0       	ldi	r20, 0x02	; 2
    47e4:	50 e0       	ldi	r21, 0x00	; 0
    47e6:	0c 94 6c 24 	jmp	0x48d8	; 0x48d8 <__eerd_blraw_m2560>

000047ea <__eewr_byte_m2560>:
    47ea:	26 2f       	mov	r18, r22

000047ec <__eewr_r18_m2560>:
    47ec:	f9 99       	sbic	0x1f, 1	; 31
    47ee:	fe cf       	rjmp	.-4      	; 0x47ec <__eewr_r18_m2560>
    47f0:	1f ba       	out	0x1f, r1	; 31
    47f2:	92 bd       	out	0x22, r25	; 34
    47f4:	81 bd       	out	0x21, r24	; 33
    47f6:	20 bd       	out	0x20, r18	; 32
    47f8:	0f b6       	in	r0, 0x3f	; 63
    47fa:	f8 94       	cli
    47fc:	fa 9a       	sbi	0x1f, 2	; 31
    47fe:	f9 9a       	sbi	0x1f, 1	; 31
    4800:	0f be       	out	0x3f, r0	; 63
    4802:	01 96       	adiw	r24, 0x01	; 1
    4804:	08 95       	ret

00004806 <__subsf3>:
    4806:	50 58       	subi	r21, 0x80	; 128

00004808 <__addsf3>:
    4808:	bb 27       	eor	r27, r27
    480a:	aa 27       	eor	r26, r26
    480c:	0e d0       	rcall	.+28     	; 0x482a <__addsf3x>
    480e:	3a cf       	rjmp	.-396    	; 0x4684 <__fp_round>
    4810:	2b df       	rcall	.-426    	; 0x4668 <__fp_pscA>
    4812:	30 f0       	brcs	.+12     	; 0x4820 <__addsf3+0x18>
    4814:	30 df       	rcall	.-416    	; 0x4676 <__fp_pscB>
    4816:	20 f0       	brcs	.+8      	; 0x4820 <__addsf3+0x18>
    4818:	31 f4       	brne	.+12     	; 0x4826 <__addsf3+0x1e>
    481a:	9f 3f       	cpi	r25, 0xFF	; 255
    481c:	11 f4       	brne	.+4      	; 0x4822 <__addsf3+0x1a>
    481e:	1e f4       	brtc	.+6      	; 0x4826 <__addsf3+0x1e>
    4820:	fb ce       	rjmp	.-522    	; 0x4618 <__fp_nan>
    4822:	0e f4       	brtc	.+2      	; 0x4826 <__addsf3+0x1e>
    4824:	e0 95       	com	r30
    4826:	e7 fb       	bst	r30, 7
    4828:	f1 ce       	rjmp	.-542    	; 0x460c <__fp_inf>

0000482a <__addsf3x>:
    482a:	e9 2f       	mov	r30, r25
    482c:	3c df       	rcall	.-392    	; 0x46a6 <__fp_split3>
    482e:	80 f3       	brcs	.-32     	; 0x4810 <__addsf3+0x8>
    4830:	ba 17       	cp	r27, r26
    4832:	62 07       	cpc	r22, r18
    4834:	73 07       	cpc	r23, r19
    4836:	84 07       	cpc	r24, r20
    4838:	95 07       	cpc	r25, r21
    483a:	18 f0       	brcs	.+6      	; 0x4842 <__addsf3x+0x18>
    483c:	71 f4       	brne	.+28     	; 0x485a <__addsf3x+0x30>
    483e:	9e f5       	brtc	.+102    	; 0x48a6 <__addsf3x+0x7c>
    4840:	54 cf       	rjmp	.-344    	; 0x46ea <__fp_zero>
    4842:	0e f4       	brtc	.+2      	; 0x4846 <__addsf3x+0x1c>
    4844:	e0 95       	com	r30
    4846:	0b 2e       	mov	r0, r27
    4848:	ba 2f       	mov	r27, r26
    484a:	a0 2d       	mov	r26, r0
    484c:	0b 01       	movw	r0, r22
    484e:	b9 01       	movw	r22, r18
    4850:	90 01       	movw	r18, r0
    4852:	0c 01       	movw	r0, r24
    4854:	ca 01       	movw	r24, r20
    4856:	a0 01       	movw	r20, r0
    4858:	11 24       	eor	r1, r1
    485a:	ff 27       	eor	r31, r31
    485c:	59 1b       	sub	r21, r25
    485e:	99 f0       	breq	.+38     	; 0x4886 <__addsf3x+0x5c>
    4860:	59 3f       	cpi	r21, 0xF9	; 249
    4862:	50 f4       	brcc	.+20     	; 0x4878 <__addsf3x+0x4e>
    4864:	50 3e       	cpi	r21, 0xE0	; 224
    4866:	68 f1       	brcs	.+90     	; 0x48c2 <__addsf3x+0x98>
    4868:	1a 16       	cp	r1, r26
    486a:	f0 40       	sbci	r31, 0x00	; 0
    486c:	a2 2f       	mov	r26, r18
    486e:	23 2f       	mov	r18, r19
    4870:	34 2f       	mov	r19, r20
    4872:	44 27       	eor	r20, r20
    4874:	58 5f       	subi	r21, 0xF8	; 248
    4876:	f3 cf       	rjmp	.-26     	; 0x485e <__addsf3x+0x34>
    4878:	46 95       	lsr	r20
    487a:	37 95       	ror	r19
    487c:	27 95       	ror	r18
    487e:	a7 95       	ror	r26
    4880:	f0 40       	sbci	r31, 0x00	; 0
    4882:	53 95       	inc	r21
    4884:	c9 f7       	brne	.-14     	; 0x4878 <__addsf3x+0x4e>
    4886:	7e f4       	brtc	.+30     	; 0x48a6 <__addsf3x+0x7c>
    4888:	1f 16       	cp	r1, r31
    488a:	ba 0b       	sbc	r27, r26
    488c:	62 0b       	sbc	r22, r18
    488e:	73 0b       	sbc	r23, r19
    4890:	84 0b       	sbc	r24, r20
    4892:	ba f0       	brmi	.+46     	; 0x48c2 <__addsf3x+0x98>
    4894:	91 50       	subi	r25, 0x01	; 1
    4896:	a1 f0       	breq	.+40     	; 0x48c0 <__addsf3x+0x96>
    4898:	ff 0f       	add	r31, r31
    489a:	bb 1f       	adc	r27, r27
    489c:	66 1f       	adc	r22, r22
    489e:	77 1f       	adc	r23, r23
    48a0:	88 1f       	adc	r24, r24
    48a2:	c2 f7       	brpl	.-16     	; 0x4894 <__addsf3x+0x6a>
    48a4:	0e c0       	rjmp	.+28     	; 0x48c2 <__addsf3x+0x98>
    48a6:	ba 0f       	add	r27, r26
    48a8:	62 1f       	adc	r22, r18
    48aa:	73 1f       	adc	r23, r19
    48ac:	84 1f       	adc	r24, r20
    48ae:	48 f4       	brcc	.+18     	; 0x48c2 <__addsf3x+0x98>
    48b0:	87 95       	ror	r24
    48b2:	77 95       	ror	r23
    48b4:	67 95       	ror	r22
    48b6:	b7 95       	ror	r27
    48b8:	f7 95       	ror	r31
    48ba:	9e 3f       	cpi	r25, 0xFE	; 254
    48bc:	08 f0       	brcs	.+2      	; 0x48c0 <__addsf3x+0x96>
    48be:	b3 cf       	rjmp	.-154    	; 0x4826 <__addsf3+0x1e>
    48c0:	93 95       	inc	r25
    48c2:	88 0f       	add	r24, r24
    48c4:	08 f0       	brcs	.+2      	; 0x48c8 <__addsf3x+0x9e>
    48c6:	99 27       	eor	r25, r25
    48c8:	ee 0f       	add	r30, r30
    48ca:	97 95       	ror	r25
    48cc:	87 95       	ror	r24
    48ce:	08 95       	ret

000048d0 <__divsf3>:
    48d0:	42 de       	rcall	.-892    	; 0x4556 <__divsf3x>
    48d2:	d8 ce       	rjmp	.-592    	; 0x4684 <__fp_round>

000048d4 <__eerd_block_m2560>:
    48d4:	dc 01       	movw	r26, r24
    48d6:	cb 01       	movw	r24, r22

000048d8 <__eerd_blraw_m2560>:
    48d8:	fc 01       	movw	r30, r24
    48da:	f9 99       	sbic	0x1f, 1	; 31
    48dc:	fe cf       	rjmp	.-4      	; 0x48da <__eerd_blraw_m2560+0x2>
    48de:	06 c0       	rjmp	.+12     	; 0x48ec <__eerd_blraw_m2560+0x14>
    48e0:	f2 bd       	out	0x22, r31	; 34
    48e2:	e1 bd       	out	0x21, r30	; 33
    48e4:	f8 9a       	sbi	0x1f, 0	; 31
    48e6:	31 96       	adiw	r30, 0x01	; 1
    48e8:	00 b4       	in	r0, 0x20	; 32
    48ea:	0d 92       	st	X+, r0
    48ec:	41 50       	subi	r20, 0x01	; 1
    48ee:	50 40       	sbci	r21, 0x00	; 0
    48f0:	b8 f7       	brcc	.-18     	; 0x48e0 <__eerd_blraw_m2560+0x8>
    48f2:	08 95       	ret

000048f4 <__divmodsi4>:
    48f4:	97 fb       	bst	r25, 7
    48f6:	09 2e       	mov	r0, r25
    48f8:	05 26       	eor	r0, r21
    48fa:	0e d0       	rcall	.+28     	; 0x4918 <__divmodsi4_neg1>
    48fc:	57 fd       	sbrc	r21, 7
    48fe:	04 d0       	rcall	.+8      	; 0x4908 <__divmodsi4_neg2>
    4900:	14 d0       	rcall	.+40     	; 0x492a <__udivmodsi4>
    4902:	0a d0       	rcall	.+20     	; 0x4918 <__divmodsi4_neg1>
    4904:	00 1c       	adc	r0, r0
    4906:	38 f4       	brcc	.+14     	; 0x4916 <__divmodsi4_exit>

00004908 <__divmodsi4_neg2>:
    4908:	50 95       	com	r21
    490a:	40 95       	com	r20
    490c:	30 95       	com	r19
    490e:	21 95       	neg	r18
    4910:	3f 4f       	sbci	r19, 0xFF	; 255
    4912:	4f 4f       	sbci	r20, 0xFF	; 255
    4914:	5f 4f       	sbci	r21, 0xFF	; 255

00004916 <__divmodsi4_exit>:
    4916:	08 95       	ret

00004918 <__divmodsi4_neg1>:
    4918:	f6 f7       	brtc	.-4      	; 0x4916 <__divmodsi4_exit>
    491a:	90 95       	com	r25
    491c:	80 95       	com	r24
    491e:	70 95       	com	r23
    4920:	61 95       	neg	r22
    4922:	7f 4f       	sbci	r23, 0xFF	; 255
    4924:	8f 4f       	sbci	r24, 0xFF	; 255
    4926:	9f 4f       	sbci	r25, 0xFF	; 255
    4928:	08 95       	ret

0000492a <__udivmodsi4>:
    492a:	a1 e2       	ldi	r26, 0x21	; 33
    492c:	1a 2e       	mov	r1, r26
    492e:	aa 1b       	sub	r26, r26
    4930:	bb 1b       	sub	r27, r27
    4932:	fd 01       	movw	r30, r26
    4934:	0d c0       	rjmp	.+26     	; 0x4950 <__udivmodsi4_ep>

00004936 <__udivmodsi4_loop>:
    4936:	aa 1f       	adc	r26, r26
    4938:	bb 1f       	adc	r27, r27
    493a:	ee 1f       	adc	r30, r30
    493c:	ff 1f       	adc	r31, r31
    493e:	a2 17       	cp	r26, r18
    4940:	b3 07       	cpc	r27, r19
    4942:	e4 07       	cpc	r30, r20
    4944:	f5 07       	cpc	r31, r21
    4946:	20 f0       	brcs	.+8      	; 0x4950 <__udivmodsi4_ep>
    4948:	a2 1b       	sub	r26, r18
    494a:	b3 0b       	sbc	r27, r19
    494c:	e4 0b       	sbc	r30, r20
    494e:	f5 0b       	sbc	r31, r21

00004950 <__udivmodsi4_ep>:
    4950:	66 1f       	adc	r22, r22
    4952:	77 1f       	adc	r23, r23
    4954:	88 1f       	adc	r24, r24
    4956:	99 1f       	adc	r25, r25
    4958:	1a 94       	dec	r1
    495a:	69 f7       	brne	.-38     	; 0x4936 <__udivmodsi4_loop>
    495c:	60 95       	com	r22
    495e:	70 95       	com	r23
    4960:	80 95       	com	r24
    4962:	90 95       	com	r25
    4964:	9b 01       	movw	r18, r22
    4966:	ac 01       	movw	r20, r24
    4968:	bd 01       	movw	r22, r26
    496a:	cf 01       	movw	r24, r30
    496c:	08 95       	ret

0000496e <_exit>:
    496e:	f8 94       	cli

00004970 <__stop_program>:
    4970:	ff cf       	rjmp	.-2      	; 0x4970 <__stop_program>
