[info] welcome to sbt 1.4.9 (Ubuntu Java 11.0.24)
[info] loading settings for project dynamicfifo-build from plugins.sbt ...
[info] loading project definition from /home/system76/drive/projects/chiselWare/dynamicfifo/project
[info] loading settings for project root from build.sbt ...
[info] set current project to dynamicfifo (in build file:/home/system76/drive/projects/chiselWare/dynamicfifo/)
[info] compiling 5 Scala sources to /home/system76/drive/projects/chiselWare/dynamicfifo/target/scala-2.13/classes ...
[info] done compiling
[info] running tech.rocksavage.chiselware.DynamicFifo.GenVerilog 
Generating Verilog config: medium_false_32_64	externalRam = false	dataWidth = 32	 fifoDepth = 64
Generating Verilog config: large_false_64_256	externalRam = false	dataWidth = 64	 fifoDepth = 256
Generating Verilog config: small_true_64_256	externalRam = true	dataWidth = 64	 fifoDepth = 256
Generating Verilog config: medium_true_128_128	externalRam = true	dataWidth = 128	 fifoDepth = 1028
Generating Verilog config: small_false_8_8	externalRam = false	dataWidth = 8	 fifoDepth = 8
Generating Verilog config: large_true_256_2048	externalRam = true	dataWidth = 256	 fifoDepth = 2048
[success] Total time: 11 s, completed Aug 27, 2024, 3:02:30 PM
