Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  1 09:45:34 2022
| Host         : LAPTOP-J1684VVJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|     10 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             282 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             732 |           98 |
| Yes          | No                    | No                     |             308 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             222 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                          Enable Signal                          |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
| ~clk_6p25Mhz_BUFG               |                                                                 |                                                                    |                2 |              4 |
|  clk_1hz_BUFG                   |                                                                 | traffic_junction/traffic_light_control/top_lane_counter[2]_i_1_n_0 |                1 |              4 |
|  get_clk_200hz/seg_reg[0]       |                                                                 |                                                                    |                2 |              6 |
|  get_clk_200hz/seg_reg[0]       |                                                                 | traffic_junction/traffic_light_control/seg[6]_i_1_n_0              |                2 |             10 |
|  clk_1hz_BUFG                   | traffic_junction/traffic_light_control/person_ypos[5]_i_1_n_0   | traffic_junction/traffic_light_control/top_lane_counter[2]_i_1_n_0 |                2 |             12 |
|  clk_1hz_BUFG                   | traffic_junction/traffic_light_control/sel                      | traffic_junction/traffic_light_control/top_lane_counter[2]_i_1_n_0 |                4 |             12 |
|  clk_1hz_BUFG                   | traffic_junction/traffic_light_control/direction04_out          | traffic_junction/traffic_light_control/top_lane_counter[2]_i_1_n_0 |                4 |             14 |
|  get_clk_0p16hz/clk_0p16hz      |                                                                 |                                                                    |                4 |             18 |
|  get_clk_25hz/output_clk        |                                                                 |                                                                    |                2 |             20 |
|  clk_1hz_BUFG                   |                                                                 |                                                                    |                4 |             20 |
|  J_MIC3_Pin1_OBUF_BUFG          | audio_volume_indicator/count[31]_i_1__0_n_0                     |                                                                    |                6 |             20 |
| ~audio_capture/J_MIC3_Pin4_OBUF |                                                                 |                                                                    |                4 |             24 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | J_MIC3_Pin1_OBUF_BUFG                                              |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG          | traffic_junction/traffic_detector_bottom/maxAmp0_carry__0_n_2   | traffic_junction/traffic_detector_bottom/count[31]_i_1_n_0         |                4 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG          | audio_volume_indicator/maxNoise[11]_i_1_n_0                     |                                                                    |                2 |             24 |
|  clk_6p25Mhz_BUFG               |                                                                 |                                                                    |                7 |             26 |
|  clk_6p25Mhz_BUFG               | display_menu/oled_data[15]_i_2__2_n_0                           | display_menu/oled_data[15]_i_1__3_n_0                              |               11 |             32 |
|  CLK_100MHZ_IBUF_BUFG           | traffic_junction/traffic_light_simulation/oled_data[15]_i_1_n_0 |                                                                    |                9 |             32 |
| ~clk_6p25Mhz_BUFG               |                                                                 | oled_display/frame_counter[16]_i_1_n_0                             |                4 |             32 |
| ~clk_6p25Mhz_BUFG               | oled_display/delay[0]_i_1_n_0                                   |                                                                    |                5 |             40 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                                                 | audio_volume_indicator/count[31]_i_1__0_n_0                        |                8 |             62 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                                                 | traffic_junction/traffic_detector_bottom/count[31]_i_1_n_0         |                8 |             62 |
|  J_MIC3_Pin1_OBUF_BUFG          | calibrate_frequency/time_curr_sample0                           |                                                                    |                6 |             64 |
|  J_MIC3_Pin1_OBUF_BUFG          | calibrate_frequency/E[0]                                        |                                                                    |                7 |             64 |
|  CLK_100MHZ_IBUF_BUFG           | oled_task_b/p_0_in                                              | oled_task_b/count_5s                                               |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           | oled_task_a/p_0_in                                              | oled_task_a/count_3s                                               |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | get_clk_6p25Mhz/clear                                              |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | get_clk_25hz/count[0]_i_1_n_0                                      |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | get_clk_20khz/count[0]_i_1__0_n_0                                  |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | get_clk_200hz/count[0]_i_1__2_n_0                                  |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | get_clk_1hz/count[0]_i_1__1_n_0                                    |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 | get_clk_0p16hz/clear                                               |                8 |             64 |
| ~clk_6p25Mhz_BUFG               | oled_display/FSM_onehot_state[31]_i_1_n_0                       |                                                                    |                7 |             64 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                                                 | calibrate_frequency/time_curr_sample0                              |                8 |             64 |
|  CLK_100MHZ_IBUF_BUFG           |                                                                 |                                                                    |               20 |             74 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                                                 |                                                                    |               14 |             90 |
| ~clk_6p25Mhz_BUFG               |                                                                 | oled_display/spi_word[39]_i_1_n_0                                  |               16 |             90 |
+---------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


