/*
 * based on arch/arm/mach-mx6/regs-anadig.h
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

/*
 * Freescale ANADIG Register Definitions
 *
 * This file is created by xml file. Don't Edit it.
 *
 * Xml Revision: 1.30
 * Template revision: 1.3
 */

#ifndef __ARCH_ARM___ANADIG_H
#define __ARCH_ARM___ANADIG_H


#define HW_ANADIG_USB1_PLL_480_CTRL			(0x00000000)

#define BM_ANADIG_USB1_PLL_480_CTRL_LOCK		0x80000000
#define BP_ANADIG_USB1_PLL_480_CTRL_RSVD2		17
#define BM_ANADIG_USB1_PLL_480_CTRL_RSVD2		0x7FFE0000
#define BF_ANADIG_USB1_PLL_480_CTRL_RSVD2(v)		\
	(((v) << 17) & BM_ANADIG_USB1_PLL_480_CTRL_RSVD2)
#define BM_ANADIG_USB1_PLL_480_CTRL_BYPASS		0x00010000
#define BM_ANADIG_USB1_PLL_480_CTRL_RSVD1		0x00008000
#define BM_ANADIG_USB1_PLL_480_CTRL_BYPASS_CLK_SRC	0x00004000
#define BV_ANADIG_USB1_PLL_480_CTRL_BYPASS_CLK_SRC__OSC_24M 	0x0
#define BV_ANADIG_USB1_PLL_480_CTRL_BYPASS_CLK_SRC__ANACLK_1	0x1
#define BM_ANADIG_USB1_PLL_480_CTRL_ENABLE		0x00002000
#define BM_ANADIG_USB1_PLL_480_CTRL_POWER		0x00001000
#define BM_ANADIG_USB1_PLL_480_CTRL_HOLD_RING_OFF	0x00000800
#define BM_ANADIG_USB1_PLL_480_CTRL_DOUBLE_CP		0x00000400
#define BM_ANADIG_USB1_PLL_480_CTRL_HALF_CP		0x00000200
#define BM_ANADIG_USB1_PLL_480_CTRL_DOUBLE_LF		0x00000100
#define BM_ANADIG_USB1_PLL_480_CTRL_HALF_LF		0x00000080
#define BM_ANADIG_USB1_PLL_480_CTRL_EN_USB_CLKS		0x00000040
#define BP_ANADIG_USB1_PLL_480_CTRL_RSVD0		2
#define BM_ANADIG_USB1_PLL_480_CTRL_RSVD0		0x0000003C
#define BF_ANADIG_USB1_PLL_480_CTRL_RSVD0(v)		\
	(((v) << 2) & BM_ANADIG_USB1_PLL_480_CTRL_RSVD0)
#define BP_ANADIG_USB1_PLL_480_CTRL_DIV_SELECT		0
#define BM_ANADIG_USB1_PLL_480_CTRL_DIV_SELECT		0x00000003
#define BF_ANADIG_USB1_PLL_480_CTRL_DIV_SELECT(v)	\
	(((v) << 0) & BM_ANADIG_USB1_PLL_480_CTRL_DIV_SELECT)

#define HW_ANADIG_USB2_PLL_480_CTRL			(0x00000020)

#define BM_ANADIG_USB2_PLL_480_CTRL_LOCK		0x80000000
#define BP_ANADIG_USB2_PLL_480_CTRL_RSVD2		17
#define BM_ANADIG_USB2_PLL_480_CTRL_RSVD2		0x7FFE0000
#define BF_ANADIG_USB2_PLL_480_CTRL_RSVD2(v)		\
	(((v) << 17) & BM_ANADIG_USB2_PLL_480_CTRL_RSVD2)
#define BM_ANADIG_USB2_PLL_480_CTRL_BYPASS		0x00010000
#define BM_ANADIG_USB2_PLL_480_CTRL_RSVD1		0x00008000
#define BM_ANADIG_USB2_PLL_480_CTRL_BYPASS_CLK_SRC	0x00004000
#define BV_ANADIG_USB2_PLL_480_CTRL_BYPASS_CLK_SRC__OSC_24M	0x0
#define BV_ANADIG_USB2_PLL_480_CTRL_BYPASS_CLK_SRC__ANACLK_1	0x1
#define BM_ANADIG_USB2_PLL_480_CTRL_ENABLE		0x00002000
#define BM_ANADIG_USB2_PLL_480_CTRL_POWER		0x00001000
#define BM_ANADIG_USB2_PLL_480_CTRL_HOLD_RING_OFF	0x00000800
#define BM_ANADIG_USB2_PLL_480_CTRL_DOUBLE_CP		0x00000400
#define BM_ANADIG_USB2_PLL_480_CTRL_HALF_CP		0x00000200
#define BM_ANADIG_USB2_PLL_480_CTRL_DOUBLE_LF		0x00000100
#define BM_ANADIG_USB2_PLL_480_CTRL_HALF_LF		0x00000080
#define BM_ANADIG_USB2_PLL_480_CTRL_EN_USB_CLKS		0x00000040
#define BP_ANADIG_USB2_PLL_480_CTRL_RSVD0		2
#define BM_ANADIG_USB2_PLL_480_CTRL_RSVD0		0x0000003C
#define BF_ANADIG_USB2_PLL_480_CTRL_RSVD0(v)		\
	(((v) << 2) & BM_ANADIG_USB2_PLL_480_CTRL_RSVD0)
#define BP_ANADIG_USB2_PLL_480_CTRL_DIV_SELECT		0
#define BM_ANADIG_USB2_PLL_480_CTRL_DIV_SELECT		0x00000003
#define BF_ANADIG_USB2_PLL_480_CTRL_DIV_SELECT(v)	\
	(((v) << 0) & BM_ANADIG_USB2_PLL_480_CTRL_DIV_SELECT)

#define HW_ANADIG_PLL_528_CTRL				(0x00000030)

#define BM_ANADIG_PLL_528_CTRL_LOCK			0x80000000
#define BP_ANADIG_PLL_528_CTRL_RSVD2			19
#define BM_ANADIG_PLL_528_CTRL_RSVD2			0x7FF80000
#define BF_ANADIG_PLL_528_CTRL_RSVD2(v)			\
	(((v) << 19) & BM_ANADIG_PLL_528_CTRL_RSVD2)
#define BM_ANADIG_PLL_528_CTRL_PFD_OFFSET_EN		0x00040000
#define BM_ANADIG_PLL_528_CTRL_DITHER_ENABLE		0x00020000
#define BM_ANADIG_PLL_528_CTRL_BYPASS			0x00010000
#define BM_ANADIG_PLL_528_CTRL_RSVD1			0x00008000
#define BM_ANADIG_PLL_528_CTRL_BYPASS_CLK_SRC		0x00004000
#define BV_ANADIG_PLL_528_CTRL_BYPASS_CLK_SRC__OSC_24M 	0x0
#define BV_ANADIG_PLL_528_CTRL_BYPASS_CLK_SRC__ANACLK_1	0x1
#define BM_ANADIG_PLL_528_CTRL_ENABLE			0x00002000
#define BM_ANADIG_PLL_528_CTRL_POWERDOWN		0x00001000
#define BP_ANADIG_PLL_528_CTRL_RSVD0      		1
#define BM_ANADIG_PLL_528_CTRL_RSVD0			0x00000FFE
#define BF_ANADIG_PLL_528_CTRL_RSVD0(v)			\
	(((v) << 1) & BM_ANADIG_PLL_528_CTRL_RSVD0)
#define BM_ANADIG_PLL_528_CTRL_DIV_SELECT		0x00000001

#define HW_ANADIG_PLL_528_SS				(0x00000040)

#define BP_ANADIG_PLL_528_SS_STOP			16
#define BM_ANADIG_PLL_528_SS_STOP			0xFFFF0000
#define BF_ANADIG_PLL_528_SS_STOP(v)			\
	(((v) << 16) & BM_ANADIG_PLL_528_SS_STOP)
#define BM_ANADIG_PLL_528_SS_ENABLE			0x00008000
#define BP_ANADIG_PLL_528_SS_STEP			0
#define BM_ANADIG_PLL_528_SS_STEP			0x00007FFF
#define BF_ANADIG_PLL_528_SS_STEP(v)			\
	(((v) << 0) & BM_ANADIG_PLL_528_SS_STEP)

#define HW_ANADIG_PLL_528_NUM				(0x00000050)

#define BP_ANADIG_PLL_528_NUM_RSVD0			30
#define BM_ANADIG_PLL_528_NUM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_528_NUM_RSVD0(v)			\
	(((v) << 30) & BM_ANADIG_PLL_528_NUM_RSVD0)
#define BP_ANADIG_PLL_528_NUM_A				0
#define BM_ANADIG_PLL_528_NUM_A				0x3FFFFFFF
#define BF_ANADIG_PLL_528_NUM_A(v)			\
	(((v) << 0) & BM_ANADIG_PLL_528_NUM_A)

#define HW_ANADIG_PLL_528_DENOM				(0x00000060)

#define BP_ANADIG_PLL_528_DENOM_RSVD0			30
#define BM_ANADIG_PLL_528_DENOM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_528_DENOM_RSVD0(v)		\
	(((v) << 30) & BM_ANADIG_PLL_528_DENOM_RSVD0)
#define BP_ANADIG_PLL_528_DENOM_B			0
#define BM_ANADIG_PLL_528_DENOM_B			0x3FFFFFFF
#define BF_ANADIG_PLL_528_DENOM_B(v)			\
	(((v) << 0) & BM_ANADIG_PLL_528_DENOM_B)

#define HW_ANADIG_PLL_AUDIO_CTRL			(0x00000070)

#define BM_ANADIG_PLL_AUDIO_CTRL_LOCK			0x80000000
#define BP_ANADIG_PLL_AUDIO_CTRL_RSVD1			22
#define BM_ANADIG_PLL_AUDIO_CTRL_RSVD1			0x7FC00000
#define BF_ANADIG_PLL_AUDIO_CTRL_RSVD1(v)		\
	(((v) << 22) & BM_ANADIG_PLL_AUDIO_CTRL_RSVD1)
#define BM_ANADIG_PLL_AUDIO_CTRL_SSC_EN			0x00200000
#define BP_ANADIG_PLL_AUDIO_CTRL_TEST_DIV_SELECT	19
#define BM_ANADIG_PLL_AUDIO_CTRL_TEST_DIV_SELECT	0x00180000
#define BF_ANADIG_PLL_AUDIO_CTRL_TEST_DIV_SELECT(v)	\
	(((v) << 19) & BM_ANADIG_PLL_AUDIO_CTRL_TEST_DIV_SELECT)
#define BM_ANADIG_PLL_AUDIO_CTRL_PFD_OFFSET_EN		0x00040000
#define BM_ANADIG_PLL_AUDIO_CTRL_DITHER_ENABLE		0x00020000
#define BM_ANADIG_PLL_AUDIO_CTRL_BYPASS			0x00010000
#define BM_ANADIG_PLL_AUDIO_CTRL_RSVD0			0x00008000
#define BM_ANADIG_PLL_AUDIO_CTRL_BYPASS_CLK_SRC		0x00004000
#define BV_ANADIG_PLL_AUDIO_CTRL_BYPASS_CLK_SRC__OSC_24M	0x0
#define BV_ANADIG_PLL_AUDIO_CTRL_BYPASS_CLK_SRC__ANACLK_1	0x1
#define BM_ANADIG_PLL_AUDIO_CTRL_ENABLE			0x00002000
#define BM_ANADIG_PLL_AUDIO_CTRL_POWERDOWN		0x00001000
#define BM_ANADIG_PLL_AUDIO_CTRL_HOLD_RING_OFF		0x00000800
#define BM_ANADIG_PLL_AUDIO_CTRL_DOUBLE_CP		0x00000400
#define BM_ANADIG_PLL_AUDIO_CTRL_HALF_CP		0x00000200
#define BM_ANADIG_PLL_AUDIO_CTRL_DOUBLE_LF		0x00000100
#define BM_ANADIG_PLL_AUDIO_CTRL_HALF_LF		0x00000080
#define BP_ANADIG_PLL_AUDIO_CTRL_DIV_SELECT		0
#define BM_ANADIG_PLL_AUDIO_CTRL_DIV_SELECT		0x0000007F
#define BF_ANADIG_PLL_AUDIO_CTRL_DIV_SELECT(v)		\
	(((v) << 0) & BM_ANADIG_PLL_AUDIO_CTRL_DIV_SELECT)

#define HW_ANADIG_PLL_AUDIO_NUM				(0x00000080)

#define BP_ANADIG_PLL_AUDIO_NUM_RSVD0			30
#define BM_ANADIG_PLL_AUDIO_NUM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_AUDIO_NUM_RSVD0(v)		\
	(((v) << 30) & BM_ANADIG_PLL_AUDIO_NUM_RSVD0)
#define BP_ANADIG_PLL_AUDIO_NUM_A			0
#define BM_ANADIG_PLL_AUDIO_NUM_A			0x3FFFFFFF
#define BF_ANADIG_PLL_AUDIO_NUM_A(v)			\
	(((v) << 0) & BM_ANADIG_PLL_AUDIO_NUM_A)

#define HW_ANADIG_PLL_AUDIO_DENOM			(0x00000090)

#define BP_ANADIG_PLL_AUDIO_DENOM_RSVD0			30
#define BM_ANADIG_PLL_AUDIO_DENOM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_AUDIO_DENOM_RSVD0(v)		\
	(((v) << 30) & BM_ANADIG_PLL_AUDIO_DENOM_RSVD0)
#define BP_ANADIG_PLL_AUDIO_DENOM_B			0
#define BM_ANADIG_PLL_AUDIO_DENOM_B			0x3FFFFFFF
#define BF_ANADIG_PLL_AUDIO_DENOM_B(v)  		\
	(((v) << 0) & BM_ANADIG_PLL_AUDIO_DENOM_B)

#define HW_ANADIG_PLL_VIDEO_CTRL			(0x000000A0)

#define BM_ANADIG_PLL_VIDEO_CTRL_LOCK			0x80000000
#define BP_ANADIG_PLL_VIDEO_CTRL_RSVD1			22
#define BM_ANADIG_PLL_VIDEO_CTRL_RSVD1			0x7FC00000
#define BF_ANADIG_PLL_VIDEO_CTRL_RSVD1(v)		\
	(((v) << 22) & BM_ANADIG_PLL_VIDEO_CTRL_RSVD1)
#define BM_ANADIG_PLL_VIDEO_CTRL_SSC_EN			0x00200000
#define BP_ANADIG_PLL_VIDEO_CTRL_TEST_DIV_SELECT	19
#define BM_ANADIG_PLL_VIDEO_CTRL_TEST_DIV_SELECT	0x00180000
#define BF_ANADIG_PLL_VIDEO_CTRL_TEST_DIV_SELECT(v)	\
	(((v) << 19) & BM_ANADIG_PLL_VIDEO_CTRL_TEST_DIV_SELECT)
#define BM_ANADIG_PLL_VIDEO_CTRL_PFD_OFFSET_EN		0x00040000
#define BM_ANADIG_PLL_VIDEO_CTRL_DITHER_ENABLE		0x00020000
#define BM_ANADIG_PLL_VIDEO_CTRL_BYPASS			0x00010000
#define BM_ANADIG_PLL_VIDEO_CTRL_RSVD0			0x00008000
#define BM_ANADIG_PLL_VIDEO_CTRL_BYPASS_CLK_SRC		0x00004000
#define BV_ANADIG_PLL_VIDEO_CTRL_BYPASS_CLK_SRC__OSC_24M  0x0
#define BV_ANADIG_PLL_VIDEO_CTRL_BYPASS_CLK_SRC__ANACLK_1 0x1
#define BM_ANADIG_PLL_VIDEO_CTRL_ENABLE			0x00002000
#define BM_ANADIG_PLL_VIDEO_CTRL_POWERDOWN		0x00001000
#define BM_ANADIG_PLL_VIDEO_CTRL_HOLD_RING_OFF		0x00000800
#define BM_ANADIG_PLL_VIDEO_CTRL_DOUBLE_CP		0x00000400
#define BM_ANADIG_PLL_VIDEO_CTRL_HALF_CP		0x00000200
#define BM_ANADIG_PLL_VIDEO_CTRL_DOUBLE_LF		0x00000100
#define BM_ANADIG_PLL_VIDEO_CTRL_HALF_LF		0x00000080
#define BP_ANADIG_PLL_VIDEO_CTRL_DIV_SELECT		0
#define BM_ANADIG_PLL_VIDEO_CTRL_DIV_SELECT		0x0000007F
#define BF_ANADIG_PLL_VIDEO_CTRL_DIV_SELECT(v)		\
	(((v) << 0) & BM_ANADIG_PLL_VIDEO_CTRL_DIV_SELECT)

#define HW_ANADIG_PLL_VIDEO_NUM				(0x000000B0)

#define BP_ANADIG_PLL_VIDEO_NUM_RSVD0			30
#define BM_ANADIG_PLL_VIDEO_NUM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_VIDEO_NUM_RSVD0(v)		\
	(((v) << 30) & BM_ANADIG_PLL_VIDEO_NUM_RSVD0)
#define BP_ANADIG_PLL_VIDEO_NUM_A			0
#define BM_ANADIG_PLL_VIDEO_NUM_A			0x3FFFFFFF
#define BF_ANADIG_PLL_VIDEO_NUM_A(v)			\
	(((v) << 0) & BM_ANADIG_PLL_VIDEO_NUM_A)

#define HW_ANADIG_PLL_VIDEO_DENOM			(0x000000C0)

#define BP_ANADIG_PLL_VIDEO_DENOM_RSVD0			30
#define BM_ANADIG_PLL_VIDEO_DENOM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_VIDEO_DENOM_RSVD0(v)		\
	(((v) << 30) & BM_ANADIG_PLL_VIDEO_DENOM_RSVD0)
#define BP_ANADIG_PLL_VIDEO_DENOM_B			0
#define BM_ANADIG_PLL_VIDEO_DENOM_B			0x3FFFFFFF
#define BF_ANADIG_PLL_VIDEO_DENOM_B(v)			\
	(((v) << 0) & BM_ANADIG_PLL_VIDEO_DENOM_B)

#define HW_ANADIG_PLL_ENET_CTRL				(0x000000E0)

#define BM_ANADIG_PLL_ENET_CTRL_LOCK			0x80000000
#define BP_ANADIG_PLL_ENET_CTRL_RSVD2			19
#define BM_ANADIG_PLL_ENET_CTRL_RSVD2			0x7FF80000
#define BF_ANADIG_PLL_ENET_CTRL_RSVD2(v)		\
	(((v) << 19) & BM_ANADIG_PLL_ENET_CTRL_RSVD2)
#define BM_ANADIG_PLL_ENET_CTRL_PFD_OFFSET_EN		0x00040000
#define BM_ANADIG_PLL_ENET_CTRL_DITHER_ENABLE		0x00020000
#define BM_ANADIG_PLL_ENET_CTRL_BYPASS			0x00010000
#define BM_ANADIG_PLL_ENET_CTRL_RSVD1			0x00008000
#define BM_ANADIG_PLL_ENET_CTRL_BYPASS_CLK_SRC		0x00004000
#define BV_ANADIG_PLL_ENET_CTRL_BYPASS_CLK_SRC__OSC_24M	0x0
#define BV_ANADIG_PLL_ENET_CTRL_BYPASS_CLK_SRC__ANACLK_1	0x1
#define BM_ANADIG_PLL_ENET_CTRL_ENABLE			0x00002000
#define BM_ANADIG_PLL_ENET_CTRL_POWERDOWN		0x00001000
#define BM_ANADIG_PLL_ENET_CTRL_HOLD_RING_OFF		0x00000800
#define BM_ANADIG_PLL_ENET_CTRL_DOUBLE_CP		0x00000400
#define BM_ANADIG_PLL_ENET_CTRL_HALF_CP			0x00000200
#define BM_ANADIG_PLL_ENET_CTRL_DOUBLE_LF		0x00000100
#define BM_ANADIG_PLL_ENET_CTRL_HALF_LF			0x00000080
#define BP_ANADIG_PLL_ENET_CTRL_RSVD0			2
#define BM_ANADIG_PLL_ENET_CTRL_RSVD0			0x0000007C
#define BF_ANADIG_PLL_ENET_CTRL_RSVD0(v)		\
	(((v) << 2) & BM_ANADIG_PLL_ENET_CTRL_RSVD0)
#define BP_ANADIG_PLL_ENET_CTRL_DIV_SELECT		0
#define BM_ANADIG_PLL_ENET_CTRL_DIV_SELECT		0x00000003
#define BF_ANADIG_PLL_ENET_CTRL_DIV_SELECT(v)		\
	(((v) << 0) & BM_ANADIG_PLL_ENET_CTRL_DIV_SELECT)

#define HW_ANADIG_PFD_480_USB1				(0x000000F0)

#define BM_ANADIG_PFD_480_PFD4_CLKGATE			0x80000000
#define BM_ANADIG_PFD_480_PFD4_STABLE			0x40000000
#define BP_ANADIG_PFD_480_PFD4_FRAC			24
#define BM_ANADIG_PFD_480_PFD4_FRAC			0x3F000000
#define BF_ANADIG_PFD_480_PFD4_FRAC(v)			\
	(((v) << 24) & BM_ANADIG_PFD_480_PFD4_FRAC)
#define BM_ANADIG_PFD_480_PFD3_CLKGATE			0x00800000
#define BM_ANADIG_PFD_480_PFD3_STABLE			0x00400000
#define BP_ANADIG_PFD_480_PFD3_FRAC			16
#define BM_ANADIG_PFD_480_PFD3_FRAC			0x003F0000
#define BF_ANADIG_PFD_480_PFD3_FRAC(v)			\
	(((v) << 16) & BM_ANADIG_PFD_480_PFD3_FRAC)
#define BM_ANADIG_PFD_480_PFD2_CLKGATE			0x00008000
#define BM_ANADIG_PFD_480_PFD2_STABLE			0x00004000
#define BP_ANADIG_PFD_480_PFD2_FRAC			8
#define BM_ANADIG_PFD_480_PFD2_FRAC			0x00003F00
#define BF_ANADIG_PFD_480_PFD2_FRAC(v)			\
	(((v) << 8) & BM_ANADIG_PFD_480_PFD2_FRAC)
#define BM_ANADIG_PFD_480_PFD1_CLKGATE			0x00000080
#define BM_ANADIG_PFD_480_PFD1_STABLE			0x00000040
#define BP_ANADIG_PFD_480_PFD1_FRAC			0
#define BM_ANADIG_PFD_480_PFD1_FRAC			0x0000003F
#define BF_ANADIG_PFD_480_PFD1_FRAC(v)			\
	(((v) << 0) & BM_ANADIG_PFD_480_PFD1_FRAC)

#define HW_ANADIG_PFD_528				(0x00000100)

#define BM_ANADIG_PFD_528_PFD4_CLKGATE			0x80000000
#define BM_ANADIG_PFD_528_PFD4_STABLE			0x40000000
#define BP_ANADIG_PFD_528_PFD4_FRAC			24
#define BM_ANADIG_PFD_528_PFD4_FRAC			0x3F000000
#define BF_ANADIG_PFD_528_PFD4_FRAC(v)			\
	(((v) << 24) & BM_ANADIG_PFD_528_PFD4_FRAC)
#define BM_ANADIG_PFD_528_PFD3_CLKGATE			0x00800000
#define BM_ANADIG_PFD_528_PFD3_STABLE			0x00400000
#define BP_ANADIG_PFD_528_PFD3_FRAC			16
#define BM_ANADIG_PFD_528_PFD3_FRAC			0x003F0000
#define BF_ANADIG_PFD_528_PFD3_FRAC(v)			\
	(((v) << 16) & BM_ANADIG_PFD_528_PFD3_FRAC)
#define BM_ANADIG_PFD_528_PFD2_CLKGATE			0x00008000
#define BM_ANADIG_PFD_528_PFD2_STABLE			0x00004000
#define BP_ANADIG_PFD_528_PFD2_FRAC			8
#define BM_ANADIG_PFD_528_PFD2_FRAC			0x00003F00
#define BF_ANADIG_PFD_528_PFD2_FRAC(v)			\
	(((v) << 8) & BM_ANADIG_PFD_528_PFD2_FRAC)
#define BM_ANADIG_PFD_528_PFD1_CLKGATE			0x00000080
#define BM_ANADIG_PFD_528_PFD1_STABLE			0x00000040
#define BP_ANADIG_PFD_528_PFD1_FRAC			0
#define BM_ANADIG_PFD_528_PFD1_FRAC			0x0000003F
#define BF_ANADIG_PFD_528_PFD1_FRAC(v)			\
	(((v) << 0) & BM_ANADIG_PFD_528_PFD1_FRAC)

#define HW_ANADIG_REG_1P1				(0x00000110)

#define BP_ANADIG_REG_1P1_RSVD1				18
#define BM_ANADIG_REG_1P1_RSVD1				0xFFFC0000
#define BF_ANADIG_REG_1P1_RSVD1(v)			\
	(((v) << 18) & BM_ANADIG_REG_1P1_RSVD1)
#define BM_ANADIG_REG_1P1_OK_VDD1P1			0x00020000
#define BM_ANADIG_REG_1P1_BO_VDD1P1			0x00010000
#define BP_ANADIG_REG_1P1_RSVD0				4
#define BM_ANADIG_REG_1P1_RSVD0				0x0000EFF0
#define BF_ANADIG_REG_1P1_RSVD0(v)			\
	(((v) << 4) & BM_ANADIG_REG_1P1_RSVD0)
#define BM_ANADIG_REG_1P1_ENABLE_PULLDOWN		0x00000008
#define BM_ANADIG_REG_1P1_ENABLE_ILIMIT			0x00000004
#define BM_ANADIG_REG_1P1_ENABLE_BO			0x00000002
#define BM_ANADIG_REG_1P1_ENABLE_LINREG			0x00000001

#define HW_ANADIG_REG_3P0				(0x00000120)

#define BP_ANADIG_REG_3P0_RSVD2				18
#define BM_ANADIG_REG_3P0_RSVD2				0xFFFC0000
#define BF_ANADIG_REG_3P0_RSVD2(v)			\
	(((v) << 18) & BM_ANADIG_REG_3P0_RSVD2)
#define BM_ANADIG_REG_3P0_OK_VDD3P0			0x00020000
#define BM_ANADIG_REG_3P0_BO_VDD3P0			0x00010000
#define BP_ANADIG_REG_3P0_RSVD1				8
#define BM_ANADIG_REG_3P0_RSVD1				0x0000FF00
#define BF_ANADIG_REG_3P0_RSVD1(v)			\
	(((v) << 8) & BM_ANADIG_REG_3P0_RSVD1)
#define BM_ANADIG_REG_3P0_VBUS_SEL			0x00000080
#define BP_ANADIG_REG_3P0_RSVD0				3
#define BM_ANADIG_REG_3P0_RSVD0				0x00000078
#define BF_ANADIG_REG_3P0_RSVD0(v)			\
	(((v) << 3) & BM_ANADIG_REG_3P0_RSVD0)
#define BM_ANADIG_REG_3P0_ENABLE_ILIMIT			0x00000004
#define BM_ANADIG_REG_3P0_ENABLE_BO			0x00000002
#define BM_ANADIG_REG_3P0_ENABLE_LINREG			0x00000001

#define HW_ANADIG_REG_2P5				(0x00000130)

#define BP_ANADIG_REG_2P5_RSVD1				19
#define BM_ANADIG_REG_2P5_RSVD1				0xFFF80000
#define BF_ANADIG_REG_2P5_RSVD1(v)			\
	(((v) << 19) & BM_ANADIG_REG_2P5_RSVD1)
#define BM_ANADIG_REG_2P5_ENABLE_WEAK_LINREG		0x00040000
#define BM_ANADIG_REG_2P5_OK_VDD2P5			0x00020000
#define BM_ANADIG_REG_2P5_BO_VDD2P5			0x00010000
#define BP_ANADIG_REG_2P5_RSVD0				4
#define BM_ANADIG_REG_2P5_RSVD0				0x0000FFF0
#define BF_ANADIG_REG_2P5_RSVD0(v)			\
	(((v) << 4) & BM_ANADIG_REG_2P5_RSVD0)
#define BM_ANADIG_REG_2P5_ENABLE_PULLDOWN		0x00000008
#define BM_ANADIG_REG_2P5_ENABLE_ILIMIT			0x00000004
#define BM_ANADIG_REG_2P5_ENABLE_BO			0x00000002
#define BM_ANADIG_REG_2P5_ENABLE_LINREG			0x00000001

#define HW_ANADIG_ANA_MISC0				(0x00000150)

#define BP_ANADIG_ANA_MISC0_RSVD2			29
#define BM_ANADIG_ANA_MISC0_RSVD2			0xE0000000
#define BF_ANADIG_ANA_MISC0_RSVD2(v)			\
	(((v) << 29) & BM_ANADIG_ANA_MISC0_RSVD2)
#define BP_ANADIG_ANA_MISC0_CLKGATE_DELAY		26
#define BM_ANADIG_ANA_MISC0_CLKGATE_DELAY		0x1C000000
#define BF_ANADIG_ANA_MISC0_CLKGATE_DELAY(v)		\
	(((v) << 26) & BM_ANADIG_ANA_MISC0_CLKGATE_DELAY)
#define BM_ANADIG_ANA_MISC0_CLKGATE_CTRL		0x02000000
#define BP_ANADIG_ANA_MISC0_ANAMUX			21
#define BM_ANADIG_ANA_MISC0_ANAMUX			0x01E00000
#define BF_ANADIG_ANA_MISC0_ANAMUX(v)			\
	(((v) << 21) & BM_ANADIG_ANA_MISC0_ANAMUX)
#define BM_ANADIG_ANA_MISC0_ANAMUX_EN			0x00100000
#define BP_ANADIG_ANA_MISC0_WBCP_VPW_THRESH		18
#define BM_ANADIG_ANA_MISC0_WBCP_VPW_THRESH		0x000C0000
#define BF_ANADIG_ANA_MISC0_WBCP_VPW_THRESH(v)		\
	(((v) << 18) & BM_ANADIG_ANA_MISC0_WBCP_VPW_THRESH)
#define BM_ANADIG_ANA_MISC0_OSC_XTALOK_EN		0x00020000
#define BM_ANADIG_ANA_MISC0_OSC_XTALOK			0x00010000
#define BP_ANADIG_ANA_MISC0_OSC_I			14
#define BM_ANADIG_ANA_MISC0_OSC_I			0x0000C000
#define BF_ANADIG_ANA_MISC0_OSC_I(v)			\
	(((v) << 14) & BM_ANADIG_ANA_MISC0_OSC_I)
#define BM_ANADIG_ANA_MISC0_CLK_24M_IRC_XTAL_SEL	0x00002000
#define BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG		0x00001000
#define BP_ANADIG_ANA_MISC0_RSVD1			8
#define BM_ANADIG_ANA_MISC0_RSVD1			0x00000F00
#define BF_ANADIG_ANA_MISC0_RSVD1(v)			\
	(((v) << 8) & BM_ANADIG_ANA_MISC0_RSVD1)
#define BM_ANADIG_ANA_MISC0_REFTOP_VBGUP		0x00000080
#define BP_ANADIG_ANA_MISC0_RSVD0			4
#define BM_ANADIG_ANA_MISC0_RSVD0			0x00000070
#define BF_ANADIG_ANA_MISC0_RSVD0(v)			\
	(((v) << 4) & BM_ANADIG_ANA_MISC0_RSVD0)
#define BM_ANADIG_ANA_MISC0_REFTOP_SELBIASOFF		0x00000008
#define BM_ANADIG_ANA_MISC0_REFTOP_LOWPOWER		0x00000004
#define BM_ANADIG_ANA_MISC0_REFTOP_PWDVBGUP		0x00000002
#define BM_ANADIG_ANA_MISC0_REFTOP_PWD			0x00000001

#define HW_ANADIG_ANA_MISC1				(0x00000160)

#define BM_ANADIG_ANA_MISC1_RSVD3			0x80000000
#define BM_ANADIG_ANA_MISC1_IRQ_ANA_BO			0x40000000
#define BM_ANADIG_ANA_MISC1_IRQ_TEMPSENSE		0x20000000
#define BP_ANADIG_ANA_MISC1_RSVD2			13
#define BM_ANADIG_ANA_MISC1_RSVD2			0x1FFFE000
#define BF_ANADIG_ANA_MISC1_RSVD2(v)			\
	(((v) << 13) & BM_ANADIG_ANA_MISC1_RSVD2)
#define BM_ANADIG_ANA_MISC1_LVDSCLK1_IBEN		0x00001000
#define BM_ANADIG_ANA_MISC1_RSVD1	 		0x00000800
#define BM_ANADIG_ANA_MISC1_LVDSCLK1_OBEN		0x00000400
#define BP_ANADIG_ANA_MISC1_RSVD0			5
#define BM_ANADIG_ANA_MISC1_RSVD0			0x000003E0
#define BF_ANADIG_ANA_MISC1_RSVD0(v)			\
	(((v) << 5) & BM_ANADIG_ANA_MISC1_RSVD0)
#define BP_ANADIG_ANA_MISC1_LVDS1_CLK_SEL		0
#define BM_ANADIG_ANA_MISC1_LVDS1_CLK_SEL		0x0000001F
#define BF_ANADIG_ANA_MISC1_LVDS1_CLK_SEL(v)		\
	(((v) << 0) & BM_ANADIG_ANA_MISC1_LVDS1_CLK_SEL)

#define HW_ANADIG_TEMPSENSE0		(0x00000180)

#define BP_ANADIG_TEMPSENSE0_ALARM_VALUE		20
#define BM_ANADIG_TEMPSENSE0_ALARM_VALUE		0xFFF00000
#define BF_ANADIG_TEMPSENSE0_ALARM_VALUE(v)		\
	(((v) << 20) & BM_ANADIG_TEMPSENSE0_ALARM_VALUE)
#define BP_ANADIG_TEMPSENSE0_TEMP_VALUE			8
#define BM_ANADIG_TEMPSENSE0_TEMP_VALUE			0x000FFF00
#define BF_ANADIG_TEMPSENSE0_TEMP_VALUE(v)		\
	(((v) << 8) & BM_ANADIG_TEMPSENSE0_TEMP_VALUE)
#define BM_ANADIG_TEMPSENSE0_RSVD0			0x00000080
#define BM_ANADIG_TEMPSENSE0_TEST			0x00000040
#define BP_ANADIG_TEMPSENSE0_VBGADJ			3
#define BM_ANADIG_TEMPSENSE0_VBGADJ			0x00000038
#define BF_ANADIG_TEMPSENSE0_VBGADJ(v)			\
	(((v) << 3) & BM_ANADIG_TEMPSENSE0_VBGADJ)
#define BM_ANADIG_TEMPSENSE0_FINISHED			0x00000004
#define BM_ANADIG_TEMPSENSE0_MEASURE_TEMP		0x00000002
#define BM_ANADIG_TEMPSENSE0_POWER_DOWN			0x00000001

#define HW_ANADIG_TEMPSENSE1				(0x00000190)

#define BP_ANADIG_TEMPSENSE1_RSVD0			16
#define BM_ANADIG_TEMPSENSE1_RSVD0			0xFFFF0000
#define BF_ANADIG_TEMPSENSE1_RSVD0(v)			\
	(((v) << 16) & BM_ANADIG_TEMPSENSE1_RSVD0)
#define BP_ANADIG_TEMPSENSE1_MEASURE_FREQ		0
#define BM_ANADIG_TEMPSENSE1_MEASURE_FREQ		0x0000FFFF
#define BF_ANADIG_TEMPSENSE1_MEASURE_FREQ(v)		\
	(((v) << 0) & BM_ANADIG_TEMPSENSE1_MEASURE_FREQ)

#define HW_ANADIG_USB1_VBUS_DETECT			(0x000001A0)

#define BM_ANADIG_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR	0x80000000
#define BP_ANADIG_USB1_VBUS_DETECT_RSVD3		28
#define BM_ANADIG_USB1_VBUS_DETECT_RSVD3		0x70000000
#define BF_ANADIG_USB1_VBUS_DETECT_RSVD3(v)		\
	(((v) << 28) & BM_ANADIG_USB1_VBUS_DETECT_RSVD3)
#define BM_ANADIG_USB1_VBUS_DETECT_CHARGE_VBUS		0x08000000
#define BM_ANADIG_USB1_VBUS_DETECT_DISCHARGE_VBUS	0x04000000
#define BP_ANADIG_USB1_VBUS_DETECT_RSVD2		21
#define BM_ANADIG_USB1_VBUS_DETECT_RSVD2		0x03E00000
#define BF_ANADIG_USB1_VBUS_DETECT_RSVD2(v)		\
	(((v) << 21) & BM_ANADIG_USB1_VBUS_DETECT_RSVD2)
#define BM_ANADIG_USB1_VBUS_DETECT_VBUSVALID_PWRUP_CMPS	0x00100000
#define BM_ANADIG_USB1_VBUS_DETECT_RSVD1		0x00080000
#define BM_ANADIG_USB1_VBUS_DETECT_VBUSVALID_TO_B	0x00040000
#define BP_ANADIG_USB1_VBUS_DETECT_RSVD0		8
#define BM_ANADIG_USB1_VBUS_DETECT_RSVD0		0x0003FF00
#define BF_ANADIG_USB1_VBUS_DETECT_RSVD0(v)		\
	(((v) << 8) & BM_ANADIG_USB1_VBUS_DETECT_RSVD0)
#define BM_ANADIG_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE	0x00000080
#define BM_ANADIG_USB1_VBUS_DETECT_AVALID_OVERRIDE	0x00000040
#define BM_ANADIG_USB1_VBUS_DETECT_BVALID_OVERRIDE	0x00000020
#define BM_ANADIG_USB1_VBUS_DETECT_SESSEND_OVERRIDE	0x00000010
#define BM_ANADIG_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN	0x00000008
#define BP_ANADIG_USB1_VBUS_DETECT_VBUSVALID_THRESH	0
#define BM_ANADIG_USB1_VBUS_DETECT_VBUSVALID_THRESH	0x00000007
#define BF_ANADIG_USB1_VBUS_DETECT_VBUSVALID_THRESH(v)	\
	(((v) << 0) & BM_ANADIG_USB1_VBUS_DETECT_VBUSVALID_THRESH)

#define HW_ANADIG_USB1_CHRG_DETECT			(0x000001B0)

#define BP_ANADIG_USB1_CHRG_DETECT_RSVD1		23
#define BM_ANADIG_USB1_CHRG_DETECT_RSVD1		0xFF800000
#define BF_ANADIG_USB1_CHRG_DETECT_RSVD1(v)		\
	(((v) << 23) & BM_ANADIG_USB1_CHRG_DETECT_RSVD1)
#define BM_ANADIG_USB1_CHRG_DETECT_CHRG_DET_CTRL	0x00400000
#define BM_ANADIG_USB1_CHRG_DETECT_CHRG_DET_STAT	0x00200000
#define BM_ANADIG_USB1_CHRG_DETECT_EN_B			0x00100000
#define BM_ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B		0x00080000
#define BM_ANADIG_USB1_CHRG_DETECT_CHK_CONTACT		0x00040000
#define BP_ANADIG_USB1_CHRG_DETECT_RSVD0		1
#define BM_ANADIG_USB1_CHRG_DETECT_RSVD0		0x0003FFFE
#define BF_ANADIG_USB1_CHRG_DETECT_RSVD0(v)		\
	(((v) << 1) & BM_ANADIG_USB1_CHRG_DETECT_RSVD0)
#define BM_ANADIG_USB1_CHRG_DETECT_FORCE_DETECT		0x00000001

#define HW_ANADIG_USB1_VBUS_DET_STAT			(0x000001C0)

#define BP_ANADIG_USB1_VBUS_DET_STAT_RSVD0		4
#define BM_ANADIG_USB1_VBUS_DET_STAT_RSVD0		0xFFFFFFF0
#define BF_ANADIG_USB1_VBUS_DET_STAT_RSVD0(v)		\
	(((v) << 4) & BM_ANADIG_USB1_VBUS_DET_STAT_RSVD0)
#define BM_ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID		0x00000008
#define BM_ANADIG_USB1_VBUS_DET_STAT_AVALID		0x00000004
#define BM_ANADIG_USB1_VBUS_DET_STAT_BVALID		0x00000002
#define BM_ANADIG_USB1_VBUS_DET_STAT_SESSEND		0x00000001

#define HW_ANADIG_USB1_CHRG_DET_STAT			(0x000001D0)

#define BP_ANADIG_USB1_CHRG_DET_STAT_RSVD0		4
#define BM_ANADIG_USB1_CHRG_DET_STAT_RSVD0		0xFFFFFFF0
#define BF_ANADIG_USB1_CHRG_DET_STAT_RSVD0(v)		\
	(((v) << 4) & BM_ANADIG_USB1_CHRG_DET_STAT_RSVD0)
#define BM_ANADIG_USB1_CHRG_DET_STAT_DP_STATE		0x00000008
#define BM_ANADIG_USB1_CHRG_DET_STAT_DM_STATE		0x00000004
#define BM_ANADIG_USB1_CHRG_DET_STAT_CHRG_DETECTED	0x00000002
#define BM_ANADIG_USB1_CHRG_DET_STAT_PLUG_CONTACT	0x00000001

#define HW_ANADIG_USB1_LOOPBACK				(0x000001E0)

#define BP_ANADIG_USB1_LOOPBACK_RSVD0			9
#define BM_ANADIG_USB1_LOOPBACK_RSVD0			0xFFFFFE00
#define BF_ANADIG_USB1_LOOPBACK_RSVD0(v)		\
	(((v) << 9) & BM_ANADIG_USB1_LOOPBACK_RSVD0)
#define BM_ANADIG_USB1_LOOPBACK_UTMO_DIG_TST1		0x00000100
#define BM_ANADIG_USB1_LOOPBACK_UTMO_DIG_TST0		0x00000080
#define BM_ANADIG_USB1_LOOPBACK_TSTI_TX_HIZ		0x00000040
#define BM_ANADIG_USB1_LOOPBACK_TSTI_TX_EN		0x00000020
#define BM_ANADIG_USB1_LOOPBACK_TSTI_TX_LS_MODE		0x00000010
#define BM_ANADIG_USB1_LOOPBACK_TSTI_TX_HS_MODE		0x00000008
#define BM_ANADIG_USB1_LOOPBACK_UTMI_DIG_TST1		0x00000004
#define BM_ANADIG_USB1_LOOPBACK_UTMI_DIG_TST0		0x00000002
#define BM_ANADIG_USB1_LOOPBACK_UTMI_TESTSTART		0x00000001

#define HW_ANADIG_USB1_MISC				(0x000001F0)

#define BM_ANADIG_USB1_MISC_RSVD1			0x80000000
#define BM_ANADIG_USB1_MISC_EN_CLK_TO_UTMI		0x40000000
#define BP_ANADIG_USB1_MISC_RSVD0			2
#define BM_ANADIG_USB1_MISC_RSVD0			0x3FFFFFFC
#define BF_ANADIG_USB1_MISC_RSVD0(v)			\
	(((v) << 2) & BM_ANADIG_USB1_MISC_RSVD0)
#define BM_ANADIG_USB1_MISC_EN_DEGLITCH			0x00000002
#define BM_ANADIG_USB1_MISC_HS_USE_EXTERNAL_R		0x00000001

#define HW_ANADIG_USB2_VBUS_DETECT			(0x00000200)

#define BM_ANADIG_USB2_VBUS_DETECT_EN_CHARGER_RESISTOR	0x80000000
#define BP_ANADIG_USB2_VBUS_DETECT_RSVD3		28
#define BM_ANADIG_USB2_VBUS_DETECT_RSVD3		0x70000000
#define BF_ANADIG_USB2_VBUS_DETECT_RSVD3(v)		\
	(((v) << 28) & BM_ANADIG_USB2_VBUS_DETECT_RSVD3)
#define BM_ANADIG_USB2_VBUS_DETECT_CHARGE_VBUS		0x08000000
#define BM_ANADIG_USB2_VBUS_DETECT_DISCHARGE_VBUS	0x04000000
#define BP_ANADIG_USB2_VBUS_DETECT_RSVD2		21
#define BM_ANADIG_USB2_VBUS_DETECT_RSVD2		0x03E00000
#define BF_ANADIG_USB2_VBUS_DETECT_RSVD2(v)		\
	(((v) << 21) & BM_ANADIG_USB2_VBUS_DETECT_RSVD2)
#define BM_ANADIG_USB2_VBUS_DETECT_VBUSVALID_PWRUP_CMPS	0x00100000
#define BM_ANADIG_USB2_VBUS_DETECT_RSVD1		0x00080000
#define BM_ANADIG_USB2_VBUS_DETECT_VBUSVALID_TO_B	0x00040000
#define BP_ANADIG_USB2_VBUS_DETECT_RSVD0		3
#define BM_ANADIG_USB2_VBUS_DETECT_RSVD0		0x0003FFF8
#define BF_ANADIG_USB2_VBUS_DETECT_RSVD0(v)		\
	(((v) << 3) & BM_ANADIG_USB2_VBUS_DETECT_RSVD0)
#define BP_ANADIG_USB2_VBUS_DETECT_VBUSVALID_THRESH	0
#define BM_ANADIG_USB2_VBUS_DETECT_VBUSVALID_THRESH	0x00000007
#define BF_ANADIG_USB2_VBUS_DETECT_VBUSVALID_THRESH(v)	\
	(((v) << 0) & BM_ANADIG_USB2_VBUS_DETECT_VBUSVALID_THRESH)

#define HW_ANADIG_USB2_CHRG_DETECT			(0x00000210)

#define BP_ANADIG_USB2_CHRG_DETECT_RSVD1		23
#define BM_ANADIG_USB2_CHRG_DETECT_RSVD1		0xFF800000
#define BF_ANADIG_USB2_CHRG_DETECT_RSVD1(v)		\
	(((v) << 23) & BM_ANADIG_USB2_CHRG_DETECT_RSVD1)
#define BM_ANADIG_USB2_CHRG_DETECT_CHRG_DET_CTRL	0x00400000
#define BM_ANADIG_USB2_CHRG_DETECT_CHRG_DET_STAT	0x00200000
#define BM_ANADIG_USB2_CHRG_DETECT_EN_B			0x00100000
#define BM_ANADIG_USB2_CHRG_DETECT_CHK_CHRG_B		0x00080000
#define BM_ANADIG_USB2_CHRG_DETECT_CHK_CONTACT		0x00040000
#define BP_ANADIG_USB2_CHRG_DETECT_RSVD0		1
#define BM_ANADIG_USB2_CHRG_DETECT_RSVD0		0x0003FFFE
#define BF_ANADIG_USB2_CHRG_DETECT_RSVD0(v)		\
	(((v) << 1) & BM_ANADIG_USB2_CHRG_DETECT_RSVD0)
#define BM_ANADIG_USB2_CHRG_DETECT_FORCE_DETECT		0x00000001

#define HW_ANADIG_USB2_VBUS_DET_STAT			(0x00000220)

#define BP_ANADIG_USB2_VBUS_DET_STAT_RSVD0		4
#define BM_ANADIG_USB2_VBUS_DET_STAT_RSVD0		0xFFFFFFF0
#define BF_ANADIG_USB2_VBUS_DET_STAT_RSVD0(v)		\
	(((v) << 4) & BM_ANADIG_USB2_VBUS_DET_STAT_RSVD0)
#define BM_ANADIG_USB2_VBUS_DET_STAT_VBUS_VALID		0x00000008
#define BM_ANADIG_USB2_VBUS_DET_STAT_AVALID		0x00000004
#define BM_ANADIG_USB2_VBUS_DET_STAT_BVALID		0x00000002
#define BM_ANADIG_USB2_VBUS_DET_STAT_SESSEND		0x00000001

#define HW_ANADIG_USB2_CHRG_DET_STAT			(0x00000230)

#define BP_ANADIG_USB2_CHRG_DET_STAT_RSVD0		4
#define BM_ANADIG_USB2_CHRG_DET_STAT_RSVD0		0xFFFFFFF0
#define BF_ANADIG_USB2_CHRG_DET_STAT_RSVD0(v)		\
	(((v) << 4) & BM_ANADIG_USB2_CHRG_DET_STAT_RSVD0)
#define BM_ANADIG_USB2_CHRG_DET_STAT_DP_STATE		0x00000008
#define BM_ANADIG_USB2_CHRG_DET_STAT_DM_STATE		0x00000004
#define BM_ANADIG_USB2_CHRG_DET_STAT_CHRG_DETECTED	0x00000002
#define BM_ANADIG_USB2_CHRG_DET_STAT_PLUG_CONTACT	0x00000001

#define HW_ANADIG_USB2_LOOPBACK				(0x00000240)

#define BP_ANADIG_USB2_LOOPBACK_RSVD0			9
#define BM_ANADIG_USB2_LOOPBACK_RSVD0			0xFFFFFE00
#define BF_ANADIG_USB2_LOOPBACK_RSVD0(v)		\
	(((v) << 9) & BM_ANADIG_USB2_LOOPBACK_RSVD0)
#define BM_ANADIG_USB2_LOOPBACK_UTMO_DIG_TST1		0x00000100
#define BM_ANADIG_USB2_LOOPBACK_UTMO_DIG_TST0		0x00000080
#define BM_ANADIG_USB2_LOOPBACK_TSTI_TX_HIZ		0x00000040
#define BM_ANADIG_USB2_LOOPBACK_TSTI_TX_EN		0x00000020
#define BM_ANADIG_USB2_LOOPBACK_TSTI_TX_LS_MODE		0x00000010
#define BM_ANADIG_USB2_LOOPBACK_TSTI_TX_HS_MODE		0x00000008
#define BM_ANADIG_USB2_LOOPBACK_UTMI_DIG_TST1		0x00000004
#define BM_ANADIG_USB2_LOOPBACK_UTMI_DIG_TST0		0x00000002
#define BM_ANADIG_USB2_LOOPBACK_UTMI_TESTSTART		0x00000001

#define HW_ANADIG_USB2_MISC				(0x00000250)

#define BM_ANADIG_USB2_MISC_RSVD1			0x80000000
#define BM_ANADIG_USB2_MISC_EN_CLK_TO_UTMI		0x40000000
#define BP_ANADIG_USB2_MISC_RSVD0			2
#define BM_ANADIG_USB2_MISC_RSVD0			0x3FFFFFFC
#define BF_ANADIG_USB2_MISC_RSVD0(v)			\
	(((v) << 2) & BM_ANADIG_USB2_MISC_RSVD0)
#define BM_ANADIG_USB2_MISC_EN_DEGLITCH			0x00000002
#define BM_ANADIG_USB2_MISC_HS_USE_EXTERNAL_R		0x00000001

#define HW_ANADIG_DIGPROG				(0x00000260)

#define BP_ANADIG_DIGPROG_RSVD				24
#define BM_ANADIG_DIGPROG_RSVD				0xFF000000
#define BF_ANADIG_DIGPROG_RSVD(v)			\
	(((v) << 24) & BM_ANADIG_DIGPROG_RSVD)
#define BP_ANADIG_DIGPROG_MAJOR				8
#define BM_ANADIG_DIGPROG_MAJOR				0x00FFFF00
#define BF_ANADIG_DIGPROG_MAJOR(v)			\
	(((v) << 8) & BM_ANADIG_DIGPROG_MAJOR)
#define BP_ANADIG_DIGPROG_MINOR				0
#define BM_ANADIG_DIGPROG_MINOR				0x000000FF
#define BF_ANADIG_DIGPROG_MINOR(v)			\
	(((v) << 0) & BM_ANADIG_DIGPROG_MINOR)

#define HW_ANADIG_PLL_SYS_CTRL				(0x00000270)

#define BM_ANADIG_PLL_SYS_CTRL_LOCK			0x80000000
#define BP_ANADIG_PLL_SYS_CTRL_RSVD2			19
#define BM_ANADIG_PLL_SYS_CTRL_RSVD2			0x7FF80000
#define BF_ANADIG_PLL_SYS_CTRL_RSVD2(v)			\
	(((v) << 19) & BM_ANADIG_PLL_SYS_CTRL_RSVD2)
#define BM_ANADIG_PLL_SYS_CTRL_PFD_OFFSET_EN		0x00040000
#define BM_ANADIG_PLL_SYS_CTRL_DITHER_ENABLE		0x00020000
#define BM_ANADIG_PLL_SYS_CTRL_BYPASS			0x00010000
#define BM_ANADIG_PLL_SYS_CTRL_RSVD1			0x00008000
#define BM_ANADIG_PLL_SYS_CTRL_BYPASS_CLK_SRC		0x00004000
#define BV_ANADIG_PLL_SYS_CTRL_BYPASS_CLK_SRC__OSC_24M	0x0
#define BV_ANADIG_PLL_SYS_CTRL_BYPASS_CLK_SRC__ANACLK_1	0x1
#define BM_ANADIG_PLL_SYS_CTRL_ENABLE			0x00002000
#define BM_ANADIG_PLL_SYS_CTRL_POWERDOWN		0x00001000
#define BM_ANADIG_PLL_SYS_CTRL_HOLD_RING_OFF		0x00000800
#define BM_ANADIG_PLL_SYS_CTRL_DOUBLE_CP		0x00000400
#define BM_ANADIG_PLL_SYS_CTRL_HALF_CP			0x00000200
#define BM_ANADIG_PLL_SYS_CTRL_DOUBLE_LF		0x00000100
#define BM_ANADIG_PLL_SYS_CTRL_HALF_LF			0x00000080
#define BP_ANADIG_PLL_SYS_CTRL_RSVD0			1
#define BM_ANADIG_PLL_SYS_CTRL_RSVD0			0x0000007E
#define BF_ANADIG_PLL_SYS_CTRL_RSVD0(v)			\
	(((v) << 1) & BM_ANADIG_PLL_SYS_CTRL_RSVD0)
#define BM_ANADIG_PLL_SYS_CTRL_DIV_SELECT 0x00000001

#define HW_ANADIG_PLL_SYS_SS				(0x00000280)

#define BP_ANADIG_PLL_SYS_SS_STOP			16
#define BM_ANADIG_PLL_SYS_SS_STOP			0xFFFF0000
#define BF_ANADIG_PLL_SYS_SS_STOP(v)			\
	(((v) << 16) & BM_ANADIG_PLL_SYS_SS_STOP)
#define BM_ANADIG_PLL_SYS_SS_ENABLE			0x00008000
#define BP_ANADIG_PLL_SYS_SS_STEP			0
#define BM_ANADIG_PLL_SYS_SS_STEP			0x00007FFF
#define BF_ANADIG_PLL_SYS_SS_STEP(v)			\
	(((v) << 0) & BM_ANADIG_PLL_SYS_SS_STEP)

#define HW_ANADIG_PLL_SYS_NUM				(0x00000290)

#define BP_ANADIG_PLL_SYS_NUM_RSVD0			30
#define BM_ANADIG_PLL_SYS_NUM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_SYS_NUM_RSVD0(v)			\
	(((v) << 30) & BM_ANADIG_PLL_SYS_NUM_RSVD0)
#define BP_ANADIG_PLL_SYS_NUM_A				0
#define BM_ANADIG_PLL_SYS_NUM_A				0x3FFFFFFF
#define BF_ANADIG_PLL_SYS_NUM_A(v)			\
	(((v) << 0) & BM_ANADIG_PLL_SYS_NUM_A)

#define HW_ANADIG_PLL_SYS_DENOM				(0x000002A0)

#define BP_ANADIG_PLL_SYS_DENOM_RSVD0			30
#define BM_ANADIG_PLL_SYS_DENOM_RSVD0			0xC0000000
#define BF_ANADIG_PLL_SYS_DENOM_RSVD0(v)		\
	(((v) << 30) & BM_ANADIG_PLL_SYS_DENOM_RSVD0)
#define BP_ANADIG_PLL_SYS_DENOM_B			0
#define BM_ANADIG_PLL_SYS_DENOM_B			0x3FFFFFFF
#define BF_ANADIG_PLL_SYS_DENOM_B(v)			\
	(((v) << 0) & BM_ANADIG_PLL_SYS_DENOM_B)

#define HW_ANADIG_PFD_528_SYS				(0x000002B0)

#define BM_ANADIG_PFD_528_SYS_PFD4_CLKGATE		0x80000000
#define BM_ANADIG_PFD_528_SYS_PFD4_STABLE		0x40000000
#define BP_ANADIG_PFD_528_SYS_PFD4_FRAC			24
#define BM_ANADIG_PFD_528_SYS_PFD4_FRAC			0x3F000000
#define BF_ANADIG_PFD_528_SYS_PFD4_FRAC(v)		\
	(((v) << 24) & BM_ANADIG_PFD_528_SYS_PFD4_FRAC)
#define BM_ANADIG_PFD_528_SYS_PFD3_CLKGATE		0x00800000
#define BM_ANADIG_PFD_528_SYS_PFD3_STABLE		0x00400000
#define BP_ANADIG_PFD_528_SYS_PFD3_FRAC			16
#define BM_ANADIG_PFD_528_SYS_PFD3_FRAC			0x003F0000
#define BF_ANADIG_PFD_528_SYS_PFD3_FRAC(v)		\
	(((v) << 16) & BM_ANADIG_PFD_528_SYS_PFD3_FRAC)
#define BM_ANADIG_PFD_528_SYS_PFD2_CLKGATE		0x00008000
#define BM_ANADIG_PFD_528_SYS_PFD2_STABLE		0x00004000
#define BP_ANADIG_PFD_528_SYS_PFD2_FRAC			8
#define BM_ANADIG_PFD_528_SYS_PFD2_FRAC			0x00003F00
#define BF_ANADIG_PFD_528_SYS_PFD2_FRAC(v)		\
	(((v) << 8) & BM_ANADIG_PFD_528_SYS_PFD2_FRAC)
#define BM_ANADIG_PFD_528_SYS_PFD1_CLKGATE		0x00000080
#define BM_ANADIG_PFD_528_SYS_PFD1_STABLE		0x00000040
#define BP_ANADIG_PFD_528_SYS_PFD1_FRAC			0
#define BM_ANADIG_PFD_528_SYS_PFD1_FRAC			0x0000003F
#define BF_ANADIG_PFD_528_SYS_PFD1_FRAC(v)			\
	(((v) << 0) & BM_ANADIG_PFD_528_SYS_PFD1_FRAC)

#define HW_ANADIG_PLL_LOCK				(0x000002C0)

#define BP_ANADIG_PLL_LOCK_RSVD0			7
#define BM_ANADIG_PLL_LOCK_RSVD0			0xFFFFFF80
#define BF_ANADIG_PLL_LOCK_RSVD0(v)			\
	(((v) << 7) & BM_ANADIG_PLL_LOCK_RSVD0)
#define BM_ANADIG_PLL_LOCK_PLL_528_SYS_LOCK		0x00000040
#define BM_ANADIG_PLL_LOCK_PLL_528_LOCK			0x00000020
#define BM_ANADIG_PLL_LOCK_PLL_AUDIO_LOCK		0x00000010
#define BM_ANADIG_PLL_LOCK_PLL_VIDEO_LOCK		0x00000008
#define BM_ANADIG_PLL_LOCK_PLL_ENET_LOCK		0x00000004
#define BM_ANADIG_PLL_LOCK_PLL_USB1_LOCK		0x00000002
#define BM_ANADIG_PLL_LOCK_PLL_USB2_LOCK		0x00000001

#endif /* __ARCH_ARM___ANADIG_H */
