{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764031498891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764031498892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 21:44:58 2025 " "Processing started: Mon Nov 24 21:44:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764031498892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031498892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031498892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764031499758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764031499759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "descarte Descarte main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"descarte\" differs only in case from object \"Descarte\" in the same scope" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Display_duzias display_duzias main.v(14) " "Verilog HDL Declaration information at main.v(14): object \"Display_duzias\" differs only in case from object \"display_duzias\" in the same scope" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont1 CONT1 MEF_contador_duzias.v(6) " "Verilog HDL Declaration information at MEF_contador_duzias.v(6): object \"cont1\" differs only in case from object \"CONT1\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont12 CONT12 MEF_contador_duzias.v(3) " "Verilog HDL Declaration information at MEF_contador_duzias.v(3): object \"cont12\" differs only in case from object \"CONT12\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_contador_duzias.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_contador_duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_contador_duzias " "Found entity 1: MEF_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511573 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_contador_duzias " "Found entity 2: saida_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_vedacao.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_vedacao " "Found entity 1: MEF_vedacao" {  } { { "MEF_vedacao.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_vedacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511577 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_vedacao " "Found entity 2: saida_vedacao" {  } { { "MEF_vedacao.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_vedacao.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 2 2 " "Found 2 design units, including 2 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511581 ""} { "Info" "ISGN_ENTITY_NAME" "2 teste " "Found entity 2: teste" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual5.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual5 " "Found entity 1: eh_igual5" {  } { { "eh_igual5.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_igual5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual12.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual12.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual12 " "Found entity 1: eh_igual12" {  } { { "eh_igual12.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_igual12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.v 2 2 " "Found 2 design units, including 2 entities, in source file double_dabble.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_maior5 " "Found entity 1: eh_maior5" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511599 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_dabble " "Found entity 2: double_dabble" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_decimal " "Found entity 1: decoder_decimal" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decimal " "Found entity 1: display_decimal" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 3 3 " "Found 3 design units, including 3 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511613 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxdisp " "Found entity 2: muxdisp" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511613 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sum4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bit " "Found entity 1: sum4bit" {  } { { "sum4bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511617 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "sum4bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir " "Found entity 1: dividir" {  } { { "divisor_frequencia.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511622 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor_frequencia " "Found entity 2: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub8bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sub8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub8bit " "Found entity 1: sub8bit" {  } { { "sub8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sub8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511631 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub " "Found entity 2: sub" {  } { { "sub8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sub8bit.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s sum8bit.v(5) " "Verilog HDL Declaration information at sum8bit.v(5): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "sum8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sum8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum8bit " "Found entity 1: sum8bit" {  } { { "sum8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 3 3 " "Found 3 design units, including 3 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511640 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_disp " "Found entity 2: contador_disp" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511640 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador2 " "Found entity 3: contador2" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bit " "Found entity 1: comparador_8bit" {  } { { "comparador_8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/comparador_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_maior15.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_maior15.v" { { "Info" "ISGN_ENTITY_NAME" "1 ehmaior_15 " "Found entity 1: ehmaior_15" {  } { { "eh_maior15.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_maior15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp DISP MEF_dispenser.v(6) " "Verilog HDL Declaration information at MEF_dispenser.v(6): object \"disp\" differs only in case from object \"DISP\" in the same scope" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764031511657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_dispenser.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_dispenser.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_dispenser " "Found entity 1: MEF_dispenser" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511657 ""} { "Info" "ISGN_ENTITY_NAME" "2 saidas_dispenser " "Found entity 2: saidas_dispenser" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_main.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_main " "Found entity 1: MEF_main" {  } { { "MEF_main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764031511661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031511661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_rolha main.v(75) " "Verilog HDL Implicit Net warning at main.v(75): created implicit net for \"add_rolha\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_count main.v(90) " "Verilog HDL Implicit Net warning at main.v(90): created implicit net for \"start_count\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estoque main.v(105) " "Verilog HDL Implicit Net warning at main.v(105): created implicit net for \"estoque\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en mux2x1.v(58) " "Verilog HDL Implicit Net warning at mux2x1.v(58): created implicit net for \"en\"" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0 MEF_dispenser.v(81) " "Verilog HDL Implicit Net warning at MEF_dispenser.v(81): created implicit net for \"b0\"" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 MEF_dispenser.v(84) " "Verilog HDL Implicit Net warning at MEF_dispenser.v(84): created implicit net for \"b1\"" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511662 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(46) " "Verilog HDL Instantiation warning at main.v(46): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511663 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(62) " "Verilog HDL Instantiation warning at main.v(62): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511663 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(69) " "Verilog HDL Instantiation warning at main.v(69): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511663 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(78) " "Verilog HDL Instantiation warning at main.v(78): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 78 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511663 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(85) " "Verilog HDL Instantiation warning at main.v(85): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511663 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(97) " "Verilog HDL Instantiation warning at main.v(97): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(19) " "Verilog HDL Instantiation warning at double_dabble.v(19): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(21) " "Verilog HDL Instantiation warning at double_dabble.v(21): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(23) " "Verilog HDL Instantiation warning at double_dabble.v(23): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(24) " "Verilog HDL Instantiation warning at double_dabble.v(24): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(25) " "Verilog HDL Instantiation warning at double_dabble.v(25): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(26) " "Verilog HDL Instantiation warning at double_dabble.v(26): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511664 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(34) " "Verilog HDL Instantiation warning at display_decimal.v(34): instance has no name" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(35) " "Verilog HDL Instantiation warning at display_decimal.v(35): instance has no name" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(20) " "Verilog HDL Instantiation warning at teste.v(20): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(21) " "Verilog HDL Instantiation warning at teste.v(21): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(24) " "Verilog HDL Instantiation warning at teste.v(24): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(25) " "Verilog HDL Instantiation warning at teste.v(25): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(41) " "Verilog HDL Instantiation warning at teste.v(41): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(58) " "Verilog HDL Instantiation warning at teste.v(58): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(68) " "Verilog HDL Instantiation warning at teste.v(68): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511666 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(81) " "Verilog HDL Instantiation warning at teste.v(81): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511666 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(93) " "Verilog HDL Instantiation warning at teste.v(93): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511666 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(95) " "Verilog HDL Instantiation warning at teste.v(95): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511666 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(96) " "Verilog HDL Instantiation warning at teste.v(96): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764031511666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764031511759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_igual12 eh_igual12:comb_3 " "Elaborating entity \"eh_igual12\" for hierarchy \"eh_igual12:comb_3\"" {  } { { "teste.v" "comb_3" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_contador_duzias MEF_contador_duzias:comb_4 " "Elaborating entity \"MEF_contador_duzias\" for hierarchy \"MEF_contador_duzias:comb_4\"" {  } { { "teste.v" "comb_4" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador2 contador2:comb_5 " "Elaborating entity \"contador2\" for hierarchy \"contador2:comb_5\"" {  } { { "teste.v" "comb_5" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031511776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764031512212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764031512334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764031512746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg " "Generated suppressed messages file D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031512788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764031512913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764031512913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764031512963 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764031512963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764031512963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764031512963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764031513012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 21:45:13 2025 " "Processing ended: Mon Nov 24 21:45:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764031513012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764031513012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764031513012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764031513012 ""}
