#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000092a5c0 .scope module, "test_rsr" "test_rsr" 2 1;
 .timescale 0 0;
v00000000010b26b0_0 .var "clk", 0 0;
o00000000010e7038 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010b2750_0 .net "l_in", 0 0, o00000000010e7038;  0 drivers
o00000000010e7068 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010b27f0_0 .net "l_out", 0 0, o00000000010e7068;  0 drivers
v00000000010b2890_0 .var "r_in", 0 0;
v00000000010e4690_0 .var "rst", 0 0;
S_000000000092adf0 .scope module, "rsr1" "rsr" 2 2, 3 1 0, S_000000000092a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "r_out";
v0000000000927750_0 .net "clk", 0 0, v00000000010b26b0_0;  1 drivers
v00000000010e6d40_0 .var "q", 3 0;
v00000000010b24d0_0 .net "r_in", 0 0, o00000000010e7038;  alias, 0 drivers
v00000000010b2570_0 .net "r_out", 0 0, o00000000010e7068;  alias, 0 drivers
v00000000010b2610_0 .net "rst", 0 0, v00000000010e4690_0;  1 drivers
E_00000000010d8490 .event posedge, v0000000000927750_0;
    .scope S_000000000092adf0;
T_0 ;
    %wait E_00000000010d8490;
    %load/vec4 v00000000010b2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010e6d40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010b24d0_0;
    %load/vec4 v00000000010e6d40_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010e6d40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000092a5c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e4690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b26b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e4690_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e4690_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000000000092a5c0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000000010b26b0_0;
    %inv;
    %store/vec4 v00000000010b26b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000092a5c0;
T_3 ;
    %vpi_call 2 10 "$dumpfile", "register.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000092a5c0;
T_4 ;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b2890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b2890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b2890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b2890_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000000000092a5c0;
T_5 ;
    %delay 900, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tbr.v";
    ".\register.v";
