# ECSE222 Lab1 - Sequential Circuits  
This is the folder for codes of sequential circuits lab.  

# List of Contents  
1) [__g89_counter.vhd__](https://github.com/Catosine/ECSE222---VHDL/blob/master/Lab2/g89_counter.vhd)  
> This VHDL file implements a 4-bit up-counter with a negative-triggered reset and a positive-triggered enable.  
> Correctness checked. [Testing codes](https://github.com/Catosine/ECSE222---VHDL/blob/master/Lab2/g89_counter.vht)  

2) [__g89_clock_divider.vhd__](https://github.com/Catosine/ECSE222---VHDL/blob/master/Lab2/g89_clock_divider.vhd)  
> This VHDL file implements a clock divider with a negative-triggered reset and a positive-triggered enable which adjusts the clock speed from 50MHz to 10Hz.  
> Partial correctness checked. [Testing codes](https://github.com/Catosine/ECSE222---VHDL/blob/master/Lab2/g89_clock_divider.vht)  
