module variable_dff #(parameter N=7) (
	input logic[N-1:0] data,
	input logic clk,
	output logic[N-1:0] out
);

always_ff@(posedge clk) begin
	
end

endmodule