Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 19 11:08:31 2020
| Host         : DESKTOP-DS21IC9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CountDownTimer_timing_summary_routed.rpt -pb CountDownTimer_timing_summary_routed.pb -rpx CountDownTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : CountDownTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.037        0.000                      0                  273        0.056        0.000                      0                  273        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.037        0.000                      0                  273        0.056        0.000                      0                  273        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 count_datapath/counterMinMS/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/counterSecLS/s_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.452ns (29.343%)  route 3.496ns (70.657%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.732     5.335    count_datapath/counterMinMS/clk_IBUF_BUFG
    SLICE_X86Y55         FDSE                                         r  count_datapath/counterMinMS/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDSE (Prop_fdse_C_Q)         0.456     5.791 f  count_datapath/counterMinMS/s_value_reg[0]/Q
                         net (fo=5, routed)           1.371     7.162    count_datapath/counterMinMS/s_value_reg[0]_0
    SLICE_X86Y55         LUT3 (Prop_lut3_I2_O)        0.152     7.314 f  count_datapath/counterMinMS/led_OBUF[0]_inst_i_3/O
                         net (fo=5, routed)           0.638     7.951    count_datapath/counterSecLS/s_value_reg[0]_1
    SLICE_X86Y56         LUT6 (Prop_lut6_I2_O)        0.332     8.283 r  count_datapath/counterSecLS/s_value[3]_i_3__0/O
                         net (fo=4, routed)           0.678     8.961    pulse_generator/s_value_reg[0]
    SLICE_X87Y56         LUT5 (Prop_lut5_I3_O)        0.152     9.113 r  pulse_generator/s_value[2]_i_2/O
                         net (fo=1, routed)           0.810     9.923    count_datapath/counterSecLS/s_value_reg[2]_0
    SLICE_X87Y57         LUT5 (Prop_lut5_I0_O)        0.360    10.283 r  count_datapath/counterSecLS/s_value[2]_i_1/O
                         net (fo=1, routed)           0.000    10.283    count_datapath/counterSecLS/s_value[2]_i_1_n_0
    SLICE_X87Y57         FDRE                                         r  count_datapath/counterSecLS/s_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.611    15.034    count_datapath/counterSecLS/clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  count_datapath/counterSecLS/s_value_reg[2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y57         FDRE (Setup_fdre_C_D)        0.047    15.320    count_datapath/counterSecLS/s_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 count_datapath/counterMinLS/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/counterSecMS/s_value_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.217ns (26.014%)  route 3.461ns (73.986%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.732     5.335    count_datapath/counterMinLS/clk_IBUF_BUFG
    SLICE_X87Y54         FDRE                                         r  count_datapath/counterMinLS/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_datapath/counterMinLS/s_value_reg[1]/Q
                         net (fo=5, routed)           1.266     7.057    count_datapath/counterMinLS/Q[1]
    SLICE_X87Y54         LUT4 (Prop_lut4_I0_O)        0.152     7.209 r  count_datapath/counterMinLS/led_OBUF[0]_inst_i_4/O
                         net (fo=6, routed)           0.837     8.046    count_datapath/counterMinLS/s_value_reg[1]_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I2_O)        0.332     8.378 r  count_datapath/counterMinLS/s_value[2]_i_5/O
                         net (fo=1, routed)           0.154     8.532    pulse_generator/s_value_reg[0]_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.656 r  pulse_generator/s_value[2]_i_4/O
                         net (fo=3, routed)           0.822     9.478    count_datapath/counterSecMS/s_value_reg[0]_1
    SLICE_X88Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.631 r  count_datapath/counterSecMS/s_value[0]_i_1/O
                         net (fo=1, routed)           0.382    10.013    count_datapath/counterSecMS/s_value[0]_i_1_n_0
    SLICE_X88Y56         FDSE                                         r  count_datapath/counterSecMS/s_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.612    15.035    count_datapath/counterSecMS/clk_IBUF_BUFG
    SLICE_X88Y56         FDSE                                         r  count_datapath/counterSecMS/s_value_reg[0]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y56         FDSE (Setup_fdse_C_D)       -0.223    15.051    count_datapath/counterSecMS/s_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.064ns (24.327%)  route 3.310ns (75.673%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          1.275     9.707    pulse_generator/clear
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[20]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y56         FDRE (Setup_fdre_C_R)       -0.429    14.843    pulse_generator/s_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.064ns (24.327%)  route 3.310ns (75.673%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          1.275     9.707    pulse_generator/clear
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[21]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y56         FDRE (Setup_fdre_C_R)       -0.429    14.843    pulse_generator/s_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.064ns (24.327%)  route 3.310ns (75.673%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          1.275     9.707    pulse_generator/clear
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y56         FDRE (Setup_fdre_C_R)       -0.429    14.843    pulse_generator/s_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.064ns (24.327%)  route 3.310ns (75.673%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          1.275     9.707    pulse_generator/clear
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y56         FDRE                                         r  pulse_generator/s_counter_reg[23]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y56         FDRE (Setup_fdre_C_R)       -0.429    14.843    pulse_generator/s_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink2Hz_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.064ns (26.191%)  route 2.998ns (73.809%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.963     9.395    pulse_generator/clear
    SLICE_X84Y55         FDRE                                         r  pulse_generator/blink2Hz_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  pulse_generator/blink2Hz_reg/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_R)       -0.524    14.748    pulse_generator/blink2Hz_reg
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulse1Hz_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.064ns (26.191%)  route 2.998ns (73.809%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.963     9.395    pulse_generator/clear
    SLICE_X84Y55         FDRE                                         r  pulse_generator/pulse1Hz_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  pulse_generator/pulse1Hz_reg/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_R)       -0.524    14.748    pulse_generator/pulse1Hz_reg
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulse2Hz_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.064ns (26.191%)  route 2.998ns (73.809%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=5, routed)           1.319     7.108    pulse_generator/s_counter_reg[12]
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.152     7.260 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=3, routed)           0.427     7.687    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X83Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.019 f  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.289     8.308    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.963     9.395    pulse_generator/clear
    SLICE_X84Y55         FDRE                                         r  pulse_generator/pulse2Hz_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.610    15.033    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  pulse_generator/pulse2Hz_reg/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_R)       -0.524    14.748    pulse_generator/pulse2Hz_reg
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 count_datapath/counterMinLS/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/counterMinLS/s_value_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.188ns (25.630%)  route 3.447ns (74.370%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.732     5.335    count_datapath/counterMinLS/clk_IBUF_BUFG
    SLICE_X87Y54         FDRE                                         r  count_datapath/counterMinLS/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_datapath/counterMinLS/s_value_reg[1]/Q
                         net (fo=5, routed)           1.266     7.057    count_datapath/counterMinLS/Q[1]
    SLICE_X87Y54         LUT4 (Prop_lut4_I0_O)        0.152     7.209 r  count_datapath/counterMinLS/led_OBUF[0]_inst_i_4/O
                         net (fo=6, routed)           0.837     8.046    count_datapath/counterMinLS/s_value_reg[1]_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I2_O)        0.332     8.378 r  count_datapath/counterMinLS/s_value[3]_i_3/O
                         net (fo=3, routed)           0.666     9.043    pulse_generator/s_value_reg[0]_2
    SLICE_X87Y54         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  pulse_generator/s_value[3]_i_4/O
                         net (fo=3, routed)           0.679     9.846    count_datapath/counterMinLS/s_value_reg[3]_0
    SLICE_X87Y54         LUT5 (Prop_lut5_I0_O)        0.124     9.970 r  count_datapath/counterMinLS/s_value[3]_i_2__0/O
                         net (fo=1, routed)           0.000     9.970    count_datapath/counterMinLS/s_value[3]_i_2__0_n_0
    SLICE_X87Y54         FDSE                                         r  count_datapath/counterMinLS/s_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.612    15.035    count_datapath/counterMinLS/clk_IBUF_BUFG
    SLICE_X87Y54         FDSE                                         r  count_datapath/counterMinLS/s_value_reg[3]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X87Y54         FDSE (Setup_fdse_C_D)        0.031    15.330    count_datapath/counterMinLS/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  5.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.334ns (83.148%)  route 0.068ns (16.852%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  set_but_debouncer/s_debounceCnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.978    set_but_debouncer/s_debounceCnt0_carry__0_n_7
    SLICE_X78Y50         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y50         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[5]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.370ns (84.534%)  route 0.068ns (15.466%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  set_but_debouncer/s_debounceCnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.014    set_but_debouncer/s_debounceCnt0_carry__0_n_6
    SLICE_X78Y50         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y50         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.372ns (84.604%)  route 0.068ns (15.396%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  set_but_debouncer/s_debounceCnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.016    set_but_debouncer/s_debounceCnt0_carry__0_n_4
    SLICE_X78Y50         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y50         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[8]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.387ns (85.112%)  route 0.068ns (14.888%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.031 r  set_but_debouncer/s_debounceCnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.031    set_but_debouncer/s_debounceCnt0_carry__1_n_5
    SLICE_X78Y51         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y51         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[11]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y51         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.414ns (85.946%)  route 0.068ns (14.054%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  set_but_debouncer/s_debounceCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.005    set_but_debouncer/s_debounceCnt0_carry__1_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.058 r  set_but_debouncer/s_debounceCnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.058    set_but_debouncer/s_debounceCnt0_carry__2_n_7
    SLICE_X78Y52         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y52         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[13]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y52         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.450ns (86.924%)  route 0.068ns (13.076%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  set_but_debouncer/s_debounceCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.005    set_but_debouncer/s_debounceCnt0_carry__1_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.094 r  set_but_debouncer/s_debounceCnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.094    set_but_debouncer/s_debounceCnt0_carry__2_n_6
    SLICE_X78Y52         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y52         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y52         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.452ns (86.974%)  route 0.068ns (13.026%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  set_but_debouncer/s_debounceCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.005    set_but_debouncer/s_debounceCnt0_carry__1_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.096 r  set_but_debouncer/s_debounceCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.096    set_but_debouncer/s_debounceCnt0_carry__2_n_4
    SLICE_X78Y52         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y52         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y52         FDRE (Hold_fdre_C_D)         0.134     1.921    set_but_debouncer/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.454ns (87.024%)  route 0.068ns (12.976%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  set_but_debouncer/s_debounceCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.005    set_but_debouncer/s_debounceCnt0_carry__1_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.045 r  set_but_debouncer/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.045    set_but_debouncer/s_debounceCnt0_carry__2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.098 r  set_but_debouncer/s_debounceCnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.098    set_but_debouncer/s_debounceCnt0_carry__3_n_7
    SLICE_X78Y53         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.872     2.037    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[17]/C
                         clock pessimism             -0.250     1.786    
    SLICE_X78Y53         FDRE (Hold_fdre_C_D)         0.134     1.920    set_but_debouncer/s_debounceCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.490ns (87.862%)  route 0.068ns (12.138%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  set_but_debouncer/s_debounceCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.005    set_but_debouncer/s_debounceCnt0_carry__1_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.045 r  set_but_debouncer/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.045    set_but_debouncer/s_debounceCnt0_carry__2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.134 r  set_but_debouncer/s_debounceCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.134    set_but_debouncer/s_debounceCnt0_carry__3_n_6
    SLICE_X78Y53         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.872     2.037    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.250     1.786    
    SLICE_X78Y53         FDRE (Hold_fdre_C_D)         0.134     1.920    set_but_debouncer/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.494ns (87.948%)  route 0.068ns (12.052%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.656     1.576    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y49         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  set_but_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.067     1.807    set_but_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X78Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.924 r  set_but_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    set_but_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  set_but_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    set_but_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  set_but_debouncer/s_debounceCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.005    set_but_debouncer/s_debounceCnt0_carry__1_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.045 r  set_but_debouncer/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.045    set_but_debouncer/s_debounceCnt0_carry__2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.085 r  set_but_debouncer/s_debounceCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.085    set_but_debouncer/s_debounceCnt0_carry__3_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.138 r  set_but_debouncer/s_debounceCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.138    set_but_debouncer/s_debounceCnt0_carry__4_n_7
    SLICE_X78Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.872     2.037    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[21]/C
                         clock pessimism             -0.250     1.786    
    SLICE_X78Y54         FDRE (Hold_fdre_C_D)         0.134     1.920    set_but_debouncer/s_debounceCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    control_unit/FSM_onehot_s_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    control_unit/FSM_onehot_s_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    control_unit/FSM_onehot_s_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    control_unit/FSM_onehot_s_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    control_unit/FSM_onehot_s_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    control_unit/FSM_onehot_s_currentState_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_datapath/counterMinMS/s_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_datapath/counterMinMS/s_value_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_datapath/counterMinMS/s_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y49    set_but_debouncer/s_debounceCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y49    set_but_debouncer/s_debounceCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y49    set_but_debouncer/s_debounceCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    start_but_debouncer/s_debounceCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    start_but_debouncer/s_debounceCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    start_but_debouncer/s_debounceCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y54    start_but_debouncer/s_debounceCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y54    start_but_debouncer/s_debounceCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y56    start_but_debouncer/s_debounceCnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y56    start_but_debouncer/s_debounceCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    pulse_generator/s_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    pulse_generator/s_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    pulse_generator/s_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    pulse_generator/s_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y58    pulse_generator/s_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y58    pulse_generator/s_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y58    pulse_generator/s_counter_reg[30]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    control_unit/FSM_onehot_s_currentState_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    control_unit/FSM_onehot_s_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    control_unit/FSM_onehot_s_currentState_reg[1]/C



