{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666282205075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666282205110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 13:10:04 2022 " "Processing started: Thu Oct 20 13:10:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666282205110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666282205110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666282205110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666282206303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste (2).v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste (2).v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282206449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282206449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2 (2).v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2 (2).v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2 (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_TEST2 (2).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282206507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282206507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller (2).v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller (2).v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_Controller (2).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282206565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282206565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file som_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Som_Sub " "Found entity 1: Som_Sub" {  } { { "Som_Sub.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Som_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282206621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282206621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_desafio.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_desafio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_Desafio " "Found entity 1: ULA_Desafio" {  } { { "ULA_Desafio.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/ULA_Desafio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282207114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282207114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/display7seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282207176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282207176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/divisor_clock.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282207243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282207243 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" contador_4b.v(17) " "Verilog HDL syntax error at contador_4b.v(17) near text \"else\";  expecting \"end\"" {  } { { "contador_4b.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/contador_4b.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1666282207318 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "contador_4b contador_4b.v(4) " "Ignored design unit \"contador_4b\" at contador_4b.v(4) due to previous errors" {  } { { "contador_4b.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/contador_4b.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1666282207321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4b.v 0 0 " "Found 0 design units, including 0 entities, in source file contador_4b.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282207326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666282208227 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 20 13:10:08 2022 " "Processing ended: Thu Oct 20 13:10:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666282208227 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666282208227 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666282208227 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666282208227 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666282209052 ""}
