{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1679685008706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1679685008708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 19:10:08 2023 " "Processing started: Fri Mar 24 19:10:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1679685008708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1679685008708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1679685008708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1679685009040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memprog.v" "" { Text "/home/alumno/pr1_processor_design/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1679685009123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "/home/alumno/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1679685009124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.v" "" { Text "/home/alumno/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1679685009126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/home/alumno/pr1_processor_design/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1679685009126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/alumno/pr1_processor_design/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1679685009127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd.v 1 1 " "Found 1 design units, including 1 entities, in source file cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "cd.v" "" { Text "/home/alumno/pr1_processor_design/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1679685009128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.v 5 5 " "Found 5 design units, including 5 entities, in source file componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "componentes.v" "" { Text "/home/alumno/pr1_processor_design/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009129 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "componentes.v" "" { Text "/home/alumno/pr1_processor_design/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009129 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "componentes.v" "" { Text "/home/alumno/pr1_processor_design/componentes.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009129 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "componentes.v" "" { Text "/home/alumno/pr1_processor_design/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009129 ""} { "Info" "ISGN_ENTITY_NAME" "5 ffd " "Found entity 5: ffd" {  } { { "componentes.v" "" { Text "/home/alumno/pr1_processor_design/componentes.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1679685009129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1679685009129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1679685009199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cd:data_path " "Elaborating entity \"cd\" for hierarchy \"cd:data_path\"" {  } { { "cpu.v" "data_path" { Text "/home/alumno/pr1_processor_design/cpu.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cd:data_path\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cd:data_path\|registro:pc\"" {  } { { "cd.v" "pc" { Text "/home/alumno/pr1_processor_design/cd.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cd:data_path\|memprog:mem " "Elaborating entity \"memprog\" for hierarchy \"cd:data_path\|memprog:mem\"" {  } { { "cd.v" "mem" { Text "/home/alumno/pr1_processor_design/cd.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009208 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/home/alumno/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1679685009210 "|CPU|cd:data_path|memprog:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/home/alumno/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1679685009210 "|CPU|cd:data_path|memprog:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/home/alumno/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1679685009210 "|CPU|cd:data_path|memprog:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_jump " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_jump\"" {  } { { "cd.v" "mux_jump" { Text "/home/alumno/pr1_processor_design/cd.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cd:data_path\|sum:sumador " "Elaborating entity \"sum\" for hierarchy \"cd:data_path\|sum:sumador\"" {  } { { "cd.v" "sumador" { Text "/home/alumno/pr1_processor_design/cd.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_write " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_write\"" {  } { { "cd.v" "mux_write" { Text "/home/alumno/pr1_processor_design/cd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cd:data_path\|regfile:banc_reg " "Elaborating entity \"regfile\" for hierarchy \"cd:data_path\|regfile:banc_reg\"" {  } { { "cd.v" "banc_reg" { Text "/home/alumno/pr1_processor_design/cd.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cd:data_path\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"cd:data_path\|alu:alu0\"" {  } { { "cd.v" "alu0" { Text "/home/alumno/pr1_processor_design/cd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cd:data_path\|ffd:flag_zero " "Elaborating entity \"ffd\" for hierarchy \"cd:data_path\|ffd:flag_zero\"" {  } { { "cd.v" "flag_zero" { Text "/home/alumno/pr1_processor_design/cd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:control_unit " "Elaborating entity \"uc\" for hierarchy \"uc:control_unit\"" {  } { { "cpu.v" "control_unit" { Text "/home/alumno/pr1_processor_design/cpu.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1679685009219 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:data_path\|regfile:banc_reg\|regb " "RAM logic \"cd:data_path\|regfile:banc_reg\|regb\" is uninferred due to asynchronous read logic" {  } { { "componentes.v" "regb" { Text "/home/alumno/pr1_processor_design/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1679685009354 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1679685009354 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1679685010215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/pr1_processor_design/output_files/CPU.map.smsg " "Generated suppressed messages file /home/alumno/pr1_processor_design/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1679685010248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1679685010339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1679685010339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1679685010380 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1679685010380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1679685010380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1679685010380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1679685010407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 19:10:10 2023 " "Processing ended: Fri Mar 24 19:10:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1679685010407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1679685010407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1679685010407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1679685010407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1679685219341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1679685219342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 19:13:39 2023 " "Processing started: Fri Mar 24 19:13:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1679685219342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1679685219342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp CPU -c CPU --netlist_type=atom " "Command: quartus_rpp CPU -c CPU --netlist_type=atom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1679685219342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1679685219510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 19:13:39 2023 " "Processing ended: Fri Mar 24 19:13:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1679685219510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1679685219510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1679685219510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1679685219510 ""}
