Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 13 16:57:22 2021
| Host         : DESKTOP-G5VPU6Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                13060        0.023        0.000                      0                13060        7.000        0.000                       0                  5122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                      ------------       ----------      --------------
clk_fpga_0                                                                 {0.000 10.000}     20.000          50.000          
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                       {10.000 20.000}    20.000          50.000          
  clkfbout_clk_wiz_0                                                       {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                       5.687        0.000                      0                12719        0.023        0.000                      0                12719        9.020        0.000                       0                  5110  
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                            18.100        0.000                      0                    5        0.245        0.000                      0                    5        9.020        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                                                                        17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_fpga_0                3.891        0.000                      0                  320        9.815        0.000                      0                  320  
clk_fpga_0          clk_out1_clk_wiz_0        0.813        0.000                      0                   56       10.135        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.105ns  (logic 3.417ns (24.226%)  route 10.688ns (75.774%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/Q
                         net (fo=75, routed)          1.824     5.287    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__59_carry__0_i_1__5[1]
    SLICE_X55Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.411 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__0_carry__1_i_5/O
                         net (fo=104, routed)         6.282    11.692    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_0
    SLICE_X27Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.816 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.660    12.476    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_i_2__1_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    12.883 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.586    13.469    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_n_6
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.332    13.801 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_1__4/O
                         net (fo=2, routed)           0.690    14.491    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_1__4_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.327    14.818 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.818    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_5__4_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.219    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.458 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__1/O[2]
                         net (fo=2, routed)           0.646    16.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__1_n_5
    SLICE_X26Y52         LUT2 (Prop_lut2_I0_O)        0.302    16.407 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    16.407    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_i_3__4_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.050 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2/O[3]
                         net (fo=1, routed)           0.000    17.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_n_4
    SLICE_X26Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.522    22.701    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X26Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[15]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.109    22.737    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.040ns  (logic 3.352ns (23.875%)  route 10.688ns (76.125%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/Q
                         net (fo=75, routed)          1.824     5.287    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__59_carry__0_i_1__5[1]
    SLICE_X55Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.411 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__0_carry__1_i_5/O
                         net (fo=104, routed)         6.282    11.692    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_0
    SLICE_X27Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.816 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.660    12.476    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_i_2__1_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    12.883 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.586    13.469    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__1_n_6
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.332    13.801 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_1__4/O
                         net (fo=2, routed)           0.690    14.491    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_1__4_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.327    14.818 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.818    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_5__4_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.219    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.458 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__1/O[2]
                         net (fo=2, routed)           0.646    16.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__1_n_5
    SLICE_X26Y52         LUT2 (Prop_lut2_I0_O)        0.302    16.407 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    16.407    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_i_3__4_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.985 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2/O[2]
                         net (fo=1, routed)           0.000    16.985    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_n_5
    SLICE_X26Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.522    22.701    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X26Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[14]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.109    22.737    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[14]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.010ns  (logic 3.905ns (27.873%)  route 10.105ns (72.127%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/Q
                         net (fo=76, routed)          1.629     5.092    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__59_carry__0_i_1__5[0]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.216 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__0_carry__0_i_10/O
                         net (fo=152, routed)         5.707    10.922    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__59_carry__0_2
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.046 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_1__3/O
                         net (fo=2, routed)           0.845    11.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_1__3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.016    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_5__2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.417    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.751 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.586    13.337    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__1_n_6
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.332    13.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_1__2/O
                         net (fo=2, routed)           0.690    14.359    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_1__2_n_0
    SLICE_X28Y55         LUT4 (Prop_lut4_I0_O)        0.327    14.686 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_5__2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.087 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.087    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.309 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__1/O[0]
                         net (fo=2, routed)           0.649    15.957    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__1_n_7
    SLICE_X26Y55         LUT2 (Prop_lut2_I0_O)        0.299    16.256 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000    16.256    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_i_1__2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.632 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.632    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.955 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__2/O[1]
                         net (fo=1, routed)           0.000    16.955    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__2_n_6
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/s00_axi_aclk
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[13]/C
                         clock pessimism              0.229    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)        0.109    22.736    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -16.955    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 3.897ns (27.832%)  route 10.105ns (72.168%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/Q
                         net (fo=76, routed)          1.629     5.092    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__59_carry__0_i_1__5[0]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.216 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__0_carry__0_i_10/O
                         net (fo=152, routed)         5.707    10.922    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__59_carry__0_2
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.046 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_1__3/O
                         net (fo=2, routed)           0.845    11.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_1__3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.016    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_5__2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.417    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.751 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.586    13.337    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__1_n_6
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.332    13.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_1__2/O
                         net (fo=2, routed)           0.690    14.359    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_1__2_n_0
    SLICE_X28Y55         LUT4 (Prop_lut4_I0_O)        0.327    14.686 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_5__2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.087 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.087    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.309 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__1/O[0]
                         net (fo=2, routed)           0.649    15.957    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__1_n_7
    SLICE_X26Y55         LUT2 (Prop_lut2_I0_O)        0.299    16.256 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000    16.256    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_i_1__2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.632 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.632    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.947 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__2/O[3]
                         net (fo=1, routed)           0.000    16.947    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__2_n_4
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/s00_axi_aclk
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[15]/C
                         clock pessimism              0.229    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)        0.109    22.736    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -16.947    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.997ns  (logic 3.804ns (27.178%)  route 10.193ns (72.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/Q
                         net (fo=76, routed)          1.629     5.092    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__59_carry__0_i_1__5[0]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.216 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__0_carry__0_i_10/O
                         net (fo=152, routed)         6.600    11.815    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__59_carry__0_2
    SLICE_X27Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.939 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    11.939    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__0_i_7__4_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.579 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__0/O[3]
                         net (fo=2, routed)           0.819    13.398    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__0_carry__0_n_4
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.334    13.732 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_3__4/O
                         net (fo=2, routed)           0.484    14.216    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_3__4_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.326    14.542 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    14.542    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_i_7__4_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.122 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0/O[2]
                         net (fo=2, routed)           0.662    15.784    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended0__86_carry__0_n_5
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.302    16.086 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__1_i_3__4/O
                         net (fo=1, routed)           0.000    16.086    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__1_i_3__4_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.619 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.619    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.942 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2/O[1]
                         net (fo=1, routed)           0.000    16.942    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__2_n_6
    SLICE_X26Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.522    22.701    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X26Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[13]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.109    22.737    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -16.942    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 4.055ns (29.298%)  route 9.786ns (70.702%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/Q
                         net (fo=75, routed)          2.329     5.792    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__59_carry__0_i_1__45[1]
    SLICE_X64Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.916 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__0_carry_i_8__4/O
                         net (fo=136, routed)         4.837    10.752    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__59_carry__0_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.876 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_1__44/O
                         net (fo=2, routed)           0.412    11.289    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_1__44_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.413 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_4__44/O
                         net (fo=1, routed)           0.000    11.413    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_4__44_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.814 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.928 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.928    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.262 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.647    12.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__1_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I1_O)        0.332    13.241 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_1__44/O
                         net (fo=2, routed)           0.941    14.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_1__44_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.327    14.509 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_5__44/O
                         net (fo=1, routed)           0.000    14.509    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_5__44_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.910 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.911    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.133 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__1/O[0]
                         net (fo=2, routed)           0.618    15.751    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__1_n_7
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.299    16.050 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1_i_1__44/O
                         net (fo=1, routed)           0.000    16.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1_i_1__44_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.451 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.001    16.452    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.786 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__2/O[1]
                         net (fo=1, routed)           0.000    16.786    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__2_n_6
    SLICE_X56Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.538    22.717    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/s00_axi_aclk
    SLICE_X56Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[13]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)        0.062    22.606    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -16.786    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.820ns  (logic 4.034ns (29.190%)  route 9.786ns (70.810%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/Q
                         net (fo=75, routed)          2.329     5.792    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__59_carry__0_i_1__45[1]
    SLICE_X64Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.916 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__0_carry_i_8__4/O
                         net (fo=136, routed)         4.837    10.752    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__59_carry__0_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.876 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_1__44/O
                         net (fo=2, routed)           0.412    11.289    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_1__44_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.413 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_4__44/O
                         net (fo=1, routed)           0.000    11.413    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_i_4__44_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.814 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.928 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.928    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.262 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.647    12.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__0_carry__1_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I1_O)        0.332    13.241 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_1__44/O
                         net (fo=2, routed)           0.941    14.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_1__44_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.327    14.509 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_5__44/O
                         net (fo=1, routed)           0.000    14.509    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_i_5__44_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.910 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.911    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.133 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__1/O[0]
                         net (fo=2, routed)           0.618    15.751    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended0__86_carry__1_n_7
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.299    16.050 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1_i_1__44/O
                         net (fo=1, routed)           0.000    16.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1_i_1__44_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.451 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.001    16.452    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.765 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__2/O[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/res_extended_carry__2_n_4
    SLICE_X56Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.538    22.717    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/s00_axi_aclk
    SLICE_X56Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[15]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)        0.062    22.606    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/dout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -16.765    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.744ns  (logic 4.002ns (29.119%)  route 9.742ns (70.881%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/Q
                         net (fo=75, routed)          2.329     5.792    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__59_carry__0_i_1__45[1]
    SLICE_X64Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.916 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__0_carry_i_8__4/O
                         net (fo=136, routed)         4.462    10.377    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__59_carry__0_0
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.150    10.527 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_12__46/O
                         net (fo=1, routed)           0.626    11.153    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_12__46_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.326    11.479 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_8__40/O
                         net (fo=1, routed)           0.000    11.479    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_8__40_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.026 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964    12.990    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_n_5
    SLICE_X50Y49         LUT3 (Prop_lut3_I1_O)        0.335    13.325 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_4__40/O
                         net (fo=2, routed)           0.750    14.075    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_4__40_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.355    14.430 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_8__40/O
                         net (fo=1, routed)           0.000    14.430    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_8__40_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.038 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0/O[3]
                         net (fo=2, routed)           0.612    15.650    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_n_4
    SLICE_X52Y51         LUT2 (Prop_lut2_I0_O)        0.307    15.957 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1_i_2__40/O
                         net (fo=1, routed)           0.000    15.957    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1_i_2__40_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.355 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.355    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.689 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__2/O[1]
                         net (fo=1, routed)           0.000    16.689    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__2_n_6
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.467    22.646    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/s00_axi_aclk
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[13]/C
                         clock pessimism              0.129    22.775    
                         clock uncertainty           -0.302    22.473    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.062    22.535    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         22.535    
                         arrival time                         -16.689    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.926ns  (logic 3.821ns (27.438%)  route 10.105ns (72.562%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[0]/Q
                         net (fo=76, routed)          1.629     5.092    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__59_carry__0_i_1__5[0]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.216 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[0].PE/res_extended0__0_carry__0_i_10/O
                         net (fo=152, routed)         5.707    10.922    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__59_carry__0_2
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.046 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_1__3/O
                         net (fo=2, routed)           0.845    11.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_1__3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.016 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.016    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_i_5__2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.417    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.751 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__1/O[1]
                         net (fo=2, routed)           0.586    13.337    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__0_carry__1_n_6
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.332    13.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_1__2/O
                         net (fo=2, routed)           0.690    14.359    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_1__2_n_0
    SLICE_X28Y55         LUT4 (Prop_lut4_I0_O)        0.327    14.686 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_i_5__2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.087 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.087    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.309 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__1/O[0]
                         net (fo=2, routed)           0.649    15.957    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended0__86_carry__1_n_7
    SLICE_X26Y55         LUT2 (Prop_lut2_I0_O)        0.299    16.256 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000    16.256    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_i_1__2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.632 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.632    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__1_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.871 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__2/O[2]
                         net (fo=1, routed)           0.000    16.871    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/res_extended_carry__2_n_5
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/s00_axi_aclk
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[14]/C
                         clock pessimism              0.229    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)        0.109    22.736    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/dout_r_reg[14]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 3.981ns (29.010%)  route 9.742ns (70.990%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.651     2.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[1]/Q
                         net (fo=75, routed)          2.329     5.792    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__59_carry__0_i_1__45[1]
    SLICE_X64Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.916 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[0].PE/res_extended0__0_carry_i_8__4/O
                         net (fo=136, routed)         4.462    10.377    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__59_carry__0_0
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.150    10.527 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_12__46/O
                         net (fo=1, routed)           0.626    11.153    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_12__46_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.326    11.479 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_8__40/O
                         net (fo=1, routed)           0.000    11.479    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_i_8__40_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.026 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964    12.990    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__0_carry__0_n_5
    SLICE_X50Y49         LUT3 (Prop_lut3_I1_O)        0.335    13.325 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_4__40/O
                         net (fo=2, routed)           0.750    14.075    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_4__40_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.355    14.430 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_8__40/O
                         net (fo=1, routed)           0.000    14.430    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_i_8__40_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.038 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0/O[3]
                         net (fo=2, routed)           0.612    15.650    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended0__86_carry__0_n_4
    SLICE_X52Y51         LUT2 (Prop_lut2_I0_O)        0.307    15.957 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1_i_2__40/O
                         net (fo=1, routed)           0.000    15.957    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1_i_2__40_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.355 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.355    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.668 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__2/O[3]
                         net (fo=1, routed)           0.000    16.668    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/res_extended_carry__2_n_4
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.467    22.646    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/s00_axi_aclk
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[15]/C
                         clock pessimism              0.129    22.775    
                         clock uncertainty           -0.302    22.473    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.062    22.535    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[1].PE/dout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         22.535    
                         arrival time                         -16.668    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.106%)  route 0.157ns (48.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.592     0.928    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X26Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[3]/Q
                         net (fo=2, routed)           0.157     1.248    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[15]_0[3]
    SLICE_X27Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.844     1.210    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[3]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.046     1.226    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[5].genblk1[3].dout_r_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.009%)  route 0.240ns (62.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.580     0.916    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/s00_axi_aclk
    SLICE_X64Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[7]/Q
                         net (fo=2, routed)           0.240     1.297    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE_n_8
    SLICE_X57Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[5].genblk1[3].dout_r_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.853     1.219    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[5].genblk1[3].dout_r_reg[43][7]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.070     1.259    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[5].genblk1[3].dout_r_reg[43][7]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.064%)  route 0.129ns (40.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.639     0.975    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q
                         net (fo=3, routed)           0.129     1.245    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[28]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.290 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X40Y99         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.825     1.191    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/dout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.908%)  route 0.221ns (61.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.551     0.887    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/s00_axi_aclk
    SLICE_X49Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/dout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/dout_r_reg[7]/Q
                         net (fo=2, routed)           0.221     1.249    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE_n_18
    SLICE_X50Y62         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.816     1.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X50Y62         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][7]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.059     1.206    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][7]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.556     0.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.119     1.152    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X42Y96         SRLC32E                                      r  design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y96         SRLC32E                                      r  design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.473%)  route 0.162ns (46.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.639     0.975    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.162     1.278    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.323 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X38Y98         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.825     1.191    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/psum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.355ns (85.506%)  route 0.060ns (14.494%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.586     0.922    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/psum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/psum_reg[3]/Q
                         net (fo=1, routed)           0.059     1.122    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/psum_reg_n_0_[3]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.167 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/res_extended_carry_i_1__42/O
                         net (fo=1, routed)           0.000     1.167    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/res_extended_carry_i_1__42_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.282 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/res_extended_carry/CO[3]
                         net (fo=1, routed)           0.001     1.283    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/res_extended_carry_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.337 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/res_extended_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.337    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/res_extended_carry__0_n_7
    SLICE_X64Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.849     1.215    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/s00_axi_aclk
    SLICE_X64Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[4]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.105     1.290    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[3].PE/dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/dout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.015%)  route 0.220ns (60.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.551     0.887    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/s00_axi_aclk
    SLICE_X49Y64         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/dout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE/dout_r_reg[8]/Q
                         net (fo=2, routed)           0.220     1.248    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[7].PE_n_17
    SLICE_X50Y62         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.816     1.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X50Y62         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][8]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.052     1.199    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[7].dout_r_reg[63][8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/dout_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[6].dout_r_reg[62][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.668%)  route 0.244ns (63.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.553     0.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/s00_axi_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/dout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/dout_r_reg[12]/Q
                         net (fo=2, routed)           0.244     1.273    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE_n_3
    SLICE_X53Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[6].dout_r_reg[62][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.818     1.184    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[6].dout_r_reg[62][12]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.072     1.221    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[7].genblk1[6].dout_r_reg[62][12]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.350ns (79.582%)  route 0.090ns (20.418%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.592     0.928    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg[2]/Q
                         net (fo=1, routed)           0.089     1.158    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/psum_reg_n_0_[2]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.203 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry_i_2__4/O
                         net (fo=1, routed)           0.000     1.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry_i_2__4_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.314 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry/CO[3]
                         net (fo=1, routed)           0.001     1.314    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.367 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.367    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/res_extended_carry__0_n_7
    SLICE_X26Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.844     1.210    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/s00_axi_aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[4]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[5].PE/dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y91    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y91    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y92    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y92    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y92    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y92    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y91    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y96    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y96    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y107   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y108   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y108   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y107   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y107   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y98    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y98    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y98    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y98    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y97    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y97    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y98    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y97    design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
  To Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.100ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.806ns  (logic 0.773ns (42.805%)  route 1.033ns (57.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.647    11.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    12.125 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           1.033    13.158    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X36Y85         LUT2 (Prop_lut2_I1_O)        0.295    13.453 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    13.453    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.474    31.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.104    31.578    
                         clock uncertainty           -0.102    31.476    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)        0.077    31.553    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         31.553    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                 18.100    

Slack (MET) :             18.103ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.413ns  (logic 0.518ns (36.657%)  route 0.895ns (63.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 31.520 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.647    11.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518    12.165 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.895    13.060    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.520    31.520    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.104    31.624    
                         clock uncertainty           -0.102    31.522    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.163    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                 18.103    

Slack (MET) :             18.174ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.866%)  route 0.815ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 31.511 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.647    11.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518    12.165 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.815    12.980    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    31.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.104    31.615    
                         clock uncertainty           -0.102    31.513    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.154    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.154    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                                 18.174    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.647    11.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    13.264 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    13.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X34Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.475    31.475    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism              0.162    31.637    
                         clock uncertainty           -0.102    31.535    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)        0.118    31.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         31.653    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                 18.389    

Slack (MET) :             18.611ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.003ns  (logic 0.478ns (47.640%)  route 0.525ns (52.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.647    11.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.478    12.125 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.525    12.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X34Y85         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.475    31.475    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.104    31.579    
                         clock uncertainty           -0.102    31.477    
    SLICE_X34Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.215    31.262    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         31.262    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                 18.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.360%)  route 0.343ns (67.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 10.858 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.164    10.716 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.343    11.058    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    10.858    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.234    10.624    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.813    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.813    
                         arrival time                          11.059    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.532%)  route 0.208ns (58.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 10.820 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.148    10.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.208    10.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X34Y85         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.820    10.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.234    10.586    
    SLICE_X34Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    10.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                        -10.650    
                         arrival time                          10.908    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.922%)  route 0.384ns (70.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.164    10.716 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.384    11.100    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.234    10.632    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.821    
                         arrival time                          11.100    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 10.820 - 10.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 10.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.554    10.554    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    11.042 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    11.042    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X34Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.820    10.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X34Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism             -0.266    10.554    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.131    10.685    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.685    
                         arrival time                          11.042    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.880%)  route 0.302ns (55.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 10.819 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.148    10.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.302    11.002    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.098    11.100 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    11.100    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.819    10.819    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X36Y85         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.267    10.552    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.120    10.672    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                        -10.672    
                         arrival time                          11.100    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y85     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.472ns  (logic 2.454ns (37.914%)  route 4.018ns (62.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 22.634 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12]
                         net (fo=10, routed)          4.018    18.156    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[28]
    SLICE_X53Y70         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.455    22.634    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y70         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][4]/C
                         clock pessimism              0.000    22.634    
                         clock uncertainty           -0.482    22.152    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)       -0.105    22.047    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][4]
  -------------------------------------------------------------------
                         required time                         22.047    
                         arrival time                         -18.156    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.450ns  (logic 2.454ns (38.045%)  route 3.996ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12]
                         net (fo=10, routed)          3.996    18.134    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[28]
    SLICE_X52Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.458    22.637    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X52Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[7][4]/C
                         clock pessimism              0.000    22.637    
                         clock uncertainty           -0.482    22.155    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.103    22.052    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[7][4]
  -------------------------------------------------------------------
                         required time                         22.052    
                         arrival time                         -18.134    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[32][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.169ns  (logic 2.454ns (39.779%)  route 3.715ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=15, routed)          3.715    17.863    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[2]
    SLICE_X65Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.541    22.720    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X65Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[32][2]/C
                         clock pessimism              0.000    22.720    
                         clock uncertainty           -0.482    22.238    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.103    22.135    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[32][2]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -17.863    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.077ns  (logic 2.454ns (40.385%)  route 3.623ns (59.615%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=10, routed)          3.623    17.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[22]
    SLICE_X64Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.541    22.720    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X64Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][6]/C
                         clock pessimism              0.000    22.720    
                         clock uncertainty           -0.482    22.238    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)       -0.081    22.157    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][6]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                         -17.760    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[24][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.034ns  (logic 2.454ns (40.668%)  route 3.580ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=15, routed)          3.580    17.728    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[2]
    SLICE_X62Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.540    22.719    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X62Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[24][2]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.482    22.237    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.059    22.178    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[24][2]
  -------------------------------------------------------------------
                         required time                         22.178    
                         arrival time                         -17.728    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.014ns  (logic 2.454ns (40.804%)  route 3.560ns (59.196%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=10, routed)          3.560    17.698    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[18]
    SLICE_X63Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.540    22.719    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X63Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[26][2]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.482    22.237    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)       -0.081    22.156    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[26][2]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -17.698    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[37][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.086ns  (logic 2.578ns (42.362%)  route 3.508ns (57.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[14]
                         net (fo=10, routed)          3.508    17.655    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[14]
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124    17.779 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[37][6]_i_1/O
                         net (fo=1, routed)           0.000    17.779    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[37][6]_i_1_n_0
    SLICE_X64Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.540    22.719    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X64Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[37][6]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.482    22.237    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.029    22.266    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[37][6]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[38][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.970ns  (logic 2.454ns (41.106%)  route 3.516ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=10, routed)          3.516    17.653    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[22]
    SLICE_X64Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[38][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.540    22.719    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X64Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[38][6]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.482    22.237    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.081    22.156    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[38][6]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -17.653    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.944ns  (logic 2.454ns (41.288%)  route 3.490ns (58.712%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[13]
                         net (fo=10, routed)          3.490    17.627    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[29]
    SLICE_X59Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.537    22.716    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X59Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][5]/C
                         clock pessimism              0.000    22.716    
                         clock uncertainty           -0.482    22.234    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)       -0.081    22.153    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][5]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                         -17.627    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.866ns  (logic 2.454ns (41.834%)  route 3.412ns (58.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 11.683 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.683    11.683    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=10, routed)          3.412    17.550    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[18]
    SLICE_X61Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.540    22.719    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X61Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][2]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.482    22.237    
    SLICE_X61Y95         FDRE (Setup_fdre_C_D)       -0.081    22.156    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[30][2]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -17.550    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.815ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.956ns  (logic 0.585ns (61.223%)  route 0.371ns (38.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.599ns = ( 10.599 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.599    10.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.184 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=15, routed)          0.371    11.555    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[2]
    SLICE_X39Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.822     1.188    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][2]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.482     1.670    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.070     1.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                          11.555    
  -------------------------------------------------------------------
                         slack                                  9.815    

Slack (MET) :             9.825ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.959ns  (logic 0.585ns (60.992%)  route 0.374ns (39.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.599ns = ( 10.599 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.599    10.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    11.184 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=15, routed)          0.374    11.558    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[3]
    SLICE_X42Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.822     1.188    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][3]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.482     1.670    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.063     1.733    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                          11.558    
  -------------------------------------------------------------------
                         slack                                  9.825    

Slack (MET) :             9.849ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.992ns  (logic 0.585ns (58.955%)  route 0.407ns (41.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.593ns = ( 10.593 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    10.593    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    11.178 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4]
                         net (fo=10, routed)          0.407    11.585    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[20]
    SLICE_X40Y84         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.818     1.184    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X40Y84         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][4]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.482     1.666    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.070     1.736    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                          11.585    
  -------------------------------------------------------------------
                         slack                                  9.849    

Slack (MET) :             9.861ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.003ns  (logic 0.585ns (58.297%)  route 0.418ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.599ns = ( 10.599 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.599    10.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    11.184 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[13]
                         net (fo=10, routed)          0.418    11.603    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[13]
    SLICE_X47Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X47Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][5]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.482     1.672    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.070     1.742    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][5]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                          11.603    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.869ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.016ns  (logic 0.585ns (57.600%)  route 0.431ns (42.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.593ns = ( 10.593 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    10.593    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.178 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=10, routed)          0.431    11.609    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[18]
    SLICE_X43Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.822     1.188    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X43Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][2]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.482     1.670    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.070     1.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                          11.609    
  -------------------------------------------------------------------
                         slack                                  9.869    

Slack (MET) :             9.876ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.017ns  (logic 0.585ns (57.511%)  route 0.432ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.599ns = ( 10.599 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.599    10.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    11.184 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7]
                         net (fo=15, routed)          0.432    11.616    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[7]
    SLICE_X43Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.822     1.188    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][7]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.482     1.670    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.070     1.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                          11.616    
  -------------------------------------------------------------------
                         slack                                  9.876    

Slack (MET) :             9.879ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.022ns  (logic 0.585ns (57.217%)  route 0.437ns (42.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.593ns = ( 10.593 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    10.593    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    11.178 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=10, routed)          0.437    11.616    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[17]
    SLICE_X40Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.819     1.185    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][1]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.482     1.667    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.070     1.737    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                          11.616    
  -------------------------------------------------------------------
                         slack                                  9.879    

Slack (MET) :             9.882ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.000ns  (logic 0.585ns (58.476%)  route 0.415ns (41.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.599ns = ( 10.599 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.599    10.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585    11.184 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5]
                         net (fo=15, routed)          0.415    11.600    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[5]
    SLICE_X47Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X47Y94         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[16][5]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.482     1.672    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.046     1.718    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                          11.600    
  -------------------------------------------------------------------
                         slack                                  9.882    

Slack (MET) :             9.891ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.020ns  (logic 0.585ns (57.371%)  route 0.435ns (42.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.593ns = ( 10.593 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    10.593    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    11.178 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=10, routed)          0.435    11.613    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[22]
    SLICE_X47Y81         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.815     1.181    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X47Y81         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][6]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.482     1.663    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.059     1.722    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                          11.613    
  -------------------------------------------------------------------
                         slack                                  9.891    

Slack (MET) :             9.897ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.022ns  (logic 0.585ns (57.256%)  route 0.437ns (42.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.599ns = ( 10.599 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.599    10.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.585    11.184 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[15]
                         net (fo=10, routed)          0.437    11.621    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[15]
    SLICE_X46Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X46Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][7]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.482     1.672    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.052     1.724    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                          11.621    
  -------------------------------------------------------------------
                         slack                                  9.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.277ns (19.530%)  route 5.262ns (80.470%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=86, routed)          2.281     5.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.864 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.864    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0_i_11_n_0
    SLICE_X57Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     6.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.981     7.057    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0_i_10_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.299     7.356 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0_i_3/O
                         net (fo=1, routed)           1.059     8.415    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0/O
                         net (fo=1, routed)           0.941     9.480    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.348ns (20.871%)  route 5.111ns (79.129%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.646     2.940    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/Q
                         net (fo=183, routed)         2.114     5.473    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[0]
    SLICE_X58Y51         LUT6 (Prop_lut6_I4_O)        0.299     5.772 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.772    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_11_n_0
    SLICE_X58Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     5.981 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_10/O
                         net (fo=1, routed)           0.918     6.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_10_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I4_O)        0.297     7.196 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_3/O
                         net (fo=1, routed)           1.076     8.272    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_3_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0/O
                         net (fo=1, routed)           1.003     9.399    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 1.158ns (19.102%)  route 4.904ns (80.898%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=86, routed)          2.418     5.877    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.001 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[29]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.001    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[29]_INST_0_i_7_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     6.218 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[29]_INST_0_i_2/O
                         net (fo=1, routed)           1.305     7.523    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[29]_INST_0_i_2_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.299     7.822 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[29]_INST_0/O
                         net (fo=1, routed)           1.182     9.003    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.096ns (18.195%)  route 4.928ns (81.805%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.646     2.940    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/Q
                         net (fo=86, routed)          2.326     5.722    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.846 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.846    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[23]_INST_0_i_7_n_0
    SLICE_X57Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     6.063 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[23]_INST_0_i_2/O
                         net (fo=1, routed)           1.223     7.286    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[23]_INST_0_i_2_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.299     7.585 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[23]_INST_0/O
                         net (fo=1, routed)           1.378     8.964    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.307ns (21.752%)  route 4.702ns (78.248%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=86, routed)          2.561     6.020    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.144    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0_i_11_n_0
    SLICE_X61Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     6.389 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.389    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0_i_8_n_0
    SLICE_X61Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     6.493 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0_i_3/O
                         net (fo=1, routed)           1.199     7.692    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.316     8.008 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[26]_INST_0/O
                         net (fo=1, routed)           0.942     8.950    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 1.086ns (18.471%)  route 4.794ns (81.529%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.646     2.940    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/Q
                         net (fo=86, routed)          2.319     5.715    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.839 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.839    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[22]_INST_0_i_6_n_0
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     6.048 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[22]_INST_0_i_2/O
                         net (fo=1, routed)           1.186     7.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[22]_INST_0_i_2_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.297     7.530 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[22]_INST_0/O
                         net (fo=1, routed)           1.289     8.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.300ns (22.238%)  route 4.546ns (77.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=86, routed)          2.221     5.680    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.804    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0_i_10_n_0
    SLICE_X58Y58         MUXF7 (Prop_muxf7_I0_O)      0.241     6.045 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.045    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0_i_8_n_0
    SLICE_X58Y58         MUXF8 (Prop_muxf8_I0_O)      0.098     6.143 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.093     7.235    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.319     7.554 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[27]_INST_0/O
                         net (fo=1, routed)           1.233     8.787    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.376ns (23.879%)  route 4.386ns (76.121%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.646     2.940    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/Q
                         net (fo=183, routed)         2.147     5.506    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[0]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.299     5.805 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.805    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0_i_10_n_0
    SLICE_X53Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     6.043 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.043    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0_i_8_n_0
    SLICE_X53Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     6.147 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.909     7.056    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0_i_3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.316     7.372 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0/O
                         net (fo=1, routed)           1.330     8.702    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.264ns (22.048%)  route 4.469ns (77.952%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=86, routed)          2.263     5.722    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.846 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     5.846    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_12_n_0
    SLICE_X60Y58         MUXF7 (Prop_muxf7_I0_O)      0.212     6.058 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.058    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_9_n_0
    SLICE_X60Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     6.152 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.122     7.274    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.316     7.590 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0/O
                         net (fo=1, routed)           1.084     8.674    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.229ns (21.497%)  route 4.488ns (78.503%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.646     2.940    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]/Q
                         net (fo=183, routed)         2.256     5.615    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.299     5.914 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[18]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[18]_INST_0_i_7_n_0
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     6.128 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.958     7.086    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[18]_INST_0_i_2_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.297     7.383 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[18]_INST_0/O
                         net (fo=1, routed)           1.274     8.657    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737    10.292    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  1.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.135ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.891ns  (logic 0.209ns (23.460%)  route 0.682ns (76.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 20.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.553    20.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    21.053 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[3]/Q
                         net (fo=70, routed)          0.348    21.400    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[3]
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.045    21.445 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[12]_INST_0/O
                         net (fo=1, routed)           0.334    21.779    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.644    
                         arrival time                          21.779    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.155ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.795ns  (logic 0.246ns (30.962%)  route 0.549ns (69.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    21.040 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[7]/Q
                         net (fo=5, routed)           0.216    21.256    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[7]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.098    21.354 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[9]_INST_0/O
                         net (fo=2, routed)           0.332    21.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    11.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.531    
                         arrival time                          21.686    
  -------------------------------------------------------------------
                         slack                                 10.155    

Slack (MET) :             10.162ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.917ns  (logic 0.246ns (26.816%)  route 0.671ns (73.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 20.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.553    20.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y87         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.148    21.037 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/Q
                         net (fo=41, routed)          0.327    21.364    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[4]
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.098    21.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[8]_INST_0/O
                         net (fo=1, routed)           0.344    21.806    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.644    
                         arrival time                          21.806    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.223ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.564%)  route 0.677ns (78.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    21.033 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=35, routed)          0.296    21.328    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/Q[1]
    SLICE_X44Y92         LUT5 (Prop_lut5_I1_O)        0.045    21.373 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[7]_INST_0/O
                         net (fo=2, routed)           0.381    21.754    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    11.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.531    
                         arrival time                          21.754    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.545%)  route 0.677ns (78.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141    21.033 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[0]/Q
                         net (fo=36, routed)          0.231    21.263    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/Q[0]
    SLICE_X46Y92         LUT5 (Prop_lut5_I4_O)        0.045    21.308 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[6]_INST_0/O
                         net (fo=2, routed)           0.446    21.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    11.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.531    
                         arrival time                          21.755    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.224ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[7].dout_r_reg[23][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.975ns  (logic 0.356ns (36.513%)  route 0.619ns (63.486%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 10.858 - 10.000 ) 
    Source Clock Delay      (SCD):    0.886ns = ( 20.886 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.550    20.886    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X37Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[7].dout_r_reg[23][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    21.027 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[7].dout_r_reg[23][14]/Q
                         net (fo=1, routed)           0.110    21.137    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[7].dout_r_reg[23]__0[14]
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.045    21.182 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[30]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[30]_INST_0_i_4_n_0
    SLICE_X37Y67         MUXF7 (Prop_muxf7_I0_O)      0.062    21.244 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.140    21.384    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[30]_INST_0_i_1_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.108    21.492 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[30]_INST_0/O
                         net (fo=1, routed)           0.368    21.861    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    10.858    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.858    
                         clock uncertainty            0.482    11.340    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    11.636    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.636    
                         arrival time                          21.861    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.232ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.238%)  route 0.690ns (78.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 20.888 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.552    20.888    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141    21.029 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep/Q
                         net (fo=86, routed)          0.370    21.399    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.045    21.444 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[2]_INST_0/O
                         net (fo=2, routed)           0.319    21.763    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    11.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.531    
                         arrival time                          21.763    
  -------------------------------------------------------------------
                         slack                                 10.232    

Slack (MET) :             10.256ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.896ns  (logic 0.227ns (25.337%)  route 0.669ns (74.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.128    21.020 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[2]/Q
                         net (fo=30, routed)          0.298    21.318    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/Q[2]
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.099    21.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[10]_INST_0/O
                         net (fo=2, routed)           0.371    21.788    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    11.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.531    
                         arrival time                          21.788    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.259ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.008ns  (logic 0.356ns (35.308%)  route 0.652ns (64.692%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 10.858 - 10.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 20.888 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.552    20.888    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X37Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    21.029 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][9]/Q
                         net (fo=1, routed)           0.054    21.083    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21]__0[9]
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.045    21.128 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.128    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_4_n_0
    SLICE_X36Y65         MUXF7 (Prop_muxf7_I0_O)      0.062    21.190 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.125    21.315    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_1_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.108    21.423 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0/O
                         net (fo=1, routed)           0.473    21.896    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    10.858    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.858    
                         clock uncertainty            0.482    11.340    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    11.636    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.636    
                         arrival time                          21.896    
  -------------------------------------------------------------------
                         slack                                 10.259    

Slack (MET) :             10.264ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.896ns  (logic 0.246ns (27.467%)  route 0.650ns (72.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 10.858 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X42Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    21.040 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[7]/Q
                         net (fo=5, routed)           0.216    21.256    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[7]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.098    21.354 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[9]_INST_0/O
                         net (fo=2, routed)           0.434    21.787    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5111, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.858    10.858    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.858    
                         clock uncertainty            0.482    11.340    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    11.523    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.523    
                         arrival time                          21.787    
  -------------------------------------------------------------------
                         slack                                 10.264    





