{
  "name": "ostd::mm::tlb::TlbFlusher::<'a, G>::sync_tlb_flush",
  "span": "ostd/src/mm/tlb.rs:141:5: 141:37",
  "mir": "fn ostd::mm::tlb::TlbFlusher::<'a, G>::sync_tlb_flush(_1: &mut mm::tlb::TlbFlusher<'_, G>) -> () {\n    let mut _0: ();\n    let mut _2: bool;\n    let mut _3: &core::option::Option<&smp::IpiSender>;\n    let mut _4: bool;\n    let  _5: !;\n    let mut _6: core::fmt::Arguments<'_>;\n    let mut _7: core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _8: core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _9: &util::id_set::IdSet<cpu::id::CpuId>;\n    let mut _10: core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _11: core::option::Option<cpu::id::CpuId>;\n    let mut _12: &mut core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _13: isize;\n    let  _14: cpu::id::CpuId;\n    let mut _15: bool;\n    let  _16: &core::sync::atomic::AtomicBool;\n    let mut _17: &cpu::local::CpuLocal<core::sync::atomic::AtomicBool, cpu::local::static_cpu_local::StaticStorage<core::sync::atomic::AtomicBool>>;\n    let mut _18: core::sync::atomic::Ordering;\n    let  _19: ();\n    let mut _20: util::id_set::IdSet<cpu::id::CpuId>;\n    debug self => _1;\n    debug iter => _10;\n    debug cpu => _14;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = &((*_1).3: core::option::Option<&smp::IpiSender>);\n        _2 = core::option::Option::<&smp::IpiSender>::is_none(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        switchInt(move _2) -> [0: bb3, otherwise: bb2];\n    }\n    bb2: {\n        StorageDead(_3);\n        StorageDead(_2);\n        goto -> bb23;\n    }\n    bb3: {\n        StorageDead(_3);\n        StorageDead(_2);\n        StorageLive(_4);\n        _4 = arch::irq::ops::is_local_enabled() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        switchInt(move _4) -> [0: bb5, otherwise: bb7];\n    }\n    bb5: {\n        StorageLive(_6);\n        _6 = core::fmt::Arguments::<'_>::from_str(\"Waiting for remote flush with IRQs disabled\") -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _5 = core::panicking::panic_fmt(move _6) -> unwind unreachable;\n    }\n    bb7: {\n        StorageDead(_4);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = &((*_1).1: util::id_set::IdSet<cpu::id::CpuId>);\n        _8 = util::id_set::IdSet::<cpu::id::CpuId>::iter(move _9) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_9);\n        _7 = <core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}> as core::iter::IntoIterator>::into_iter(move _8) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_8);\n        StorageLive(_10);\n        _10 = move _7;\n        goto -> bb10;\n    }\n    bb10: {\n        StorageLive(_11);\n        _12 = &mut _10;\n        _11 = <core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}> as core::iter::Iterator>::next(_12) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        _13 = discriminant(_11);\n        switchInt(move _13) -> [0: bb14, 1: bb13, otherwise: bb12];\n    }\n    bb12: {\n        unreachable;\n    }\n    bb13: {\n        _14 = ((_11 as variant#1).0: cpu::id::CpuId);\n        goto -> bb15;\n    }\n    bb14: {\n        StorageDead(_11);\n        StorageDead(_10);\n        StorageDead(_7);\n        StorageLive(_20);\n        _20 = util::id_set::IdSet::<cpu::id::CpuId>::new_empty() -> [return: bb21, unwind unreachable];\n    }\n    bb15: {\n        StorageLive(_15);\n        StorageLive(_17);\n        _17 = {alloc1371: &cpu::local::CpuLocal<core::sync::atomic::AtomicBool, cpu::local::static_cpu_local::StaticStorage<core::sync::atomic::AtomicBool>>};\n        _16 = cpu::local::CpuLocal::<core::sync::atomic::AtomicBool, cpu::local::static_cpu_local::StaticStorage<core::sync::atomic::AtomicBool>>::get_on_cpu(move _17, _14) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageDead(_17);\n        StorageLive(_18);\n        _18 = core::sync::atomic::Ordering::Relaxed;\n        _15 = core::sync::atomic::AtomicBool::load(_16, move _18) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        switchInt(move _15) -> [0: bb19, otherwise: bb18];\n    }\n    bb18: {\n        StorageDead(_18);\n        StorageDead(_15);\n        StorageDead(_11);\n        goto -> bb10;\n    }\n    bb19: {\n        StorageDead(_18);\n        _19 = core::hint::spin_loop() -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_15);\n        goto -> bb15;\n    }\n    bb21: {\n        drop(((*_1).1: util::id_set::IdSet<cpu::id::CpuId>)) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        ((*_1).1: util::id_set::IdSet<cpu::id::CpuId>) = move _20;\n        StorageDead(_20);\n        goto -> bb23;\n    }\n    bb23: {\n        return;\n    }\n}\n"
}