// Seed: 2724078563
macromodule module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = ~id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
  wire id_6;
endmodule
