-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sc_status_end_met_loop_back_handle is
port (
    ingress_out_0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ingress_out_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ingress_out_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    ingress_in : OUT STD_LOGIC_VECTOR (31 downto 0);
    ingress_in_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sc_status_end_met_loop_back_handle is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal icmp_ln891_fu_81_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_value_fu_87_p1 : STD_LOGIC_VECTOR (31 downto 0);


begin



    icmp_ln891_fu_81_p2 <= "1" when (unsigned(ingress_out_1) < unsigned(ingress_out_0)) else "0";
    ingress_in <= 
        ingress_out_2 when (icmp_ln891_fu_81_p2(0) = '1') else 
        tmp_out_value_fu_87_p1;
    ingress_in_ap_vld <= ap_const_logic_1;
    tmp_out_value_fu_87_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ingress_out_0),32));
end behav;
