# MIPS-Single-Cycle-Verification-using-SV.
Verification of the instructions implemented in the Mips Single cycle using the systemverilog model for verification.
![image](https://user-images.githubusercontent.com/108389027/176378845-95b8d183-d72f-4e93-b939-bcab356188fd.png)
