$date
	Fri Oct  3 10:49:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 6 ! Q [5:0] $end
$var reg 1 " CLK $end
$var reg 1 # I $end
$scope module sr $end
$var wire 1 " CLK $end
$var wire 1 # I $end
$var wire 6 $ Q [5:0] $end
$var wire 6 % dff_out [5:0] $end
$scope module dff0 $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 & Resetn $end
$var reg 1 ' Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 " Clock $end
$var wire 1 ( D $end
$var wire 1 ) Resetn $end
$var reg 1 * Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 " Clock $end
$var wire 1 + D $end
$var wire 1 , Resetn $end
$var reg 1 - Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 " Clock $end
$var wire 1 . D $end
$var wire 1 / Resetn $end
$var reg 1 0 Q $end
$upscope $end
$scope module dff4 $end
$var wire 1 " Clock $end
$var wire 1 1 D $end
$var wire 1 2 Resetn $end
$var reg 1 3 Q $end
$upscope $end
$scope module dff5 $end
$var wire 1 " Clock $end
$var wire 1 4 D $end
$var wire 1 5 Resetn $end
$var reg 1 6 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
z5
x4
x3
z2
x1
x0
z/
x.
x-
z,
x+
x*
z)
1(
1'
z&
bx1 %
bx1 $
1#
0"
bx1 !
$end
#10
1"
#20
1+
0(
1*
bx10 !
bx10 $
bx10 %
0'
0"
0#
#30
1"
#40
1(
0+
1.
1'
0*
bx101 !
bx101 $
bx101 %
1-
0"
1#
#50
1"
#60
11
0.
1+
10
0-
bx1011 !
bx1011 $
bx1011 %
1*
0"
#70
1"
#80
0(
1.
01
14
0'
1-
00
bx10110 !
bx10110 $
bx10110 %
13
0"
0#
#90
1"
#100
04
11
0+
1(
16
03
10
0*
b101101 !
b101101 $
b101101 %
1'
0"
1#
#110
1"
#120
0(
1+
0.
14
0'
1*
0-
13
b11010 !
b11010 $
b11010 %
06
0"
0#
#130
1"
#140
01
1.
0+
1(
16
00
1-
0*
b110101 !
b110101 $
b110101 %
1'
0"
1#
#150
1"
#160
1+
0.
11
04
1*
0-
10
b101011 !
b101011 $
b101011 %
03
0"
#170
1"
#180
14
01
1.
0(
06
13
00
1-
b10110 !
b10110 $
b10110 %
0'
0"
0#
#190
1"
#200
1(
0+
11
04
1'
0*
10
03
b101101 !
b101101 $
b101101 %
16
0"
1#
#210
1"
#220
14
0.
1+
0(
06
13
0-
1*
b11010 !
b11010 $
b11010 %
0'
0"
0#
#230
1"
#240
0+
1.
01
0*
1-
00
b110100 !
b110100 $
b110100 %
16
0"
