<interfaceDefinition version='1.2' language='vhdl' kind='component' name='addroundkey'>
  <useClause path='ieee.std_logic_1164.all' />
    <portList>

      <port name='Plaintext' direction='in' type='std_logic_vector (127 downto 0)' kind='array' library='work' package='addroundkey' packedDimension='(127 downto 0)' />
      <port name='Key' direction='in' type='std_logic_vector (127 downto 0)' kind='array' library='work' package='addroundkey' packedDimension='(127 downto 0)' />
      <port name='addroundkey_out' direction='out' type='std_logic_vector (127 downto 0)' kind='array' library='work' package='addroundkey' packedDimension='(127 downto 0)' />

    </portList>
</interfaceDefinition>
