[[COMP22111]]

the MXU within a [[Google TPU]] has a systolic array architecture, which differs massively to CPUs and GPUs
![[Pasted image 20221224133505.png]]

by ==chaining multiple ALUs together==, the register is read once and reused