Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 11 14:56:09 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/GaussianFilter_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.399ns (43.641%)  route 1.807ns (56.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/Q
                         net (fo=4, unplaced)         1.007     2.476    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.147 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.147    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.379 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2/O[0]
                         net (fo=1, unplaced)         0.800     4.179    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2_n_7
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.876     7.013    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.399ns (43.641%)  route 1.807ns (56.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/Q
                         net (fo=4, unplaced)         1.007     2.476    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.147 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.147    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.379 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[0]
                         net (fo=1, unplaced)         0.800     4.179    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0_n_7
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.876     7.013    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.399ns (43.819%)  route 1.794ns (56.181%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/Q
                         net (fo=2, unplaced)         0.994     2.463    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_1[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.134 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.134    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.366 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1/O[0]
                         net (fo=1, unplaced)         0.800     4.166    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1_n_7
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.876     7.013    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.346ns (42.693%)  route 1.807ns (57.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/Q
                         net (fo=4, unplaced)         1.007     2.476    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.147 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.147    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     3.326 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2/CO[1]
                         net (fo=1, unplaced)         0.800     4.126    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2_n_2
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.906     6.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.346ns (42.693%)  route 1.807ns (57.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/Q
                         net (fo=4, unplaced)         1.007     2.476    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.147 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.147    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     3.326 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0/CO[1]
                         net (fo=1, unplaced)         0.800     4.126    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0_n_2
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.906     6.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.381ns (43.500%)  route 1.794ns (56.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975_reg[6]/Q
                         net (fo=2, unplaced)         0.994     2.445    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/tmp_11_fu_363_p3[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.116 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.116    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.348 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1/O[0]
                         net (fo=1, unplaced)         0.800     4.148    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1_n_7
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.876     7.013    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.346ns (42.870%)  route 1.794ns (57.130%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/Q
                         net (fo=2, unplaced)         0.994     2.463    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_1[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.134 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.134    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     3.313 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1/CO[1]
                         net (fo=1, unplaced)         0.800     4.113    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1_n_2
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.906     6.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.328ns (42.541%)  route 1.794ns (57.459%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975_reg[6]/Q
                         net (fo=2, unplaced)         0.994     2.445    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/tmp_11_fu_363_p3[6]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.116 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.116    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     3.295 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1/CO[1]
                         net (fo=1, unplaced)         0.800     4.095    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1_n_2
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.906     6.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.641ns (52.349%)  route 1.494ns (47.651%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[1]/Q
                         net (fo=5, unplaced)         0.694     2.163    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     2.971 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.971    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.308 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2/O[1]
                         net (fo=1, unplaced)         0.800     4.108    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2_n_6
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[11])
                                                     -1.880     7.009    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.641ns (52.349%)  route 1.494ns (47.651%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, unplaced)         0.694     2.163    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     2.971 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.971    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.308 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/O[1]
                         net (fo=1, unplaced)         0.800     4.108    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_6
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[11])
                                                     -1.880     7.009    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  2.901    




