set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports enable]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports {out[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[0]}]
set_property PACKAGE_PIN U14 [get_ports {out[7]}]
set_property PACKAGE_PIN U19 [get_ports {out[6]}]
set_property PACKAGE_PIN W22 [get_ports {out[5]}]
set_property PACKAGE_PIN V22 [get_ports {out[4]}]
set_property PACKAGE_PIN U21 [get_ports {out[3]}]
set_property PACKAGE_PIN U22 [get_ports {out[2]}]
set_property PACKAGE_PIN T21 [get_ports {out[1]}]
set_property PACKAGE_PIN T22 [get_ports {out[0]}]
set_property PACKAGE_PIN M15 [get_ports clk]
set_property PACKAGE_PIN H17 [get_ports reset]
set_property PACKAGE_PIN H18 [get_ports enable]