Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 06 13:20:42 2022
| Host         : DESKTOP-RS8JNGD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------+------------------+------------------+----------------+
|       Clock Signal       |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG           | MPG1/eqOp         |                  |                1 |              1 |
|  clk_IBUF_BUFG           | memWrite1         |                  |                4 |             16 |
|  instr_f/PC_reg[15]_1[0] |                   |                  |               15 |             16 |
|  ALUOp_BUFG[0]           |                   |                  |                5 |             18 |
|  MPG1/PC_reg[15]         |                   |                  |                8 |             24 |
|  clk_IBUF_BUFG           |                   |                  |               10 |             36 |
|  clk_IBUF_BUFG           | regWrite1_reg_n_0 |                  |                6 |             48 |
+--------------------------+-------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


