Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Mar 29 19:02:17 2017
| Host         : ravi-ThinkPad-E560 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   296 |
| Unused register locations in slices containing registers |  1030 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             815 |          281 |
| No           | No                    | Yes                    |              31 |           10 |
| No           | Yes                   | No                     |             884 |          330 |
| Yes          | No                    | No                     |             712 |          254 |
| Yes          | No                    | Yes                    |              26 |           17 |
| Yes          | Yes                   | No                     |            1822 |          584 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                         Enable Signal                                                                         |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__65_n_0 |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__65_n_0 |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__109_n_0        |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__110_n_0  |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
| ~design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                      | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                           |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                     | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Unsigned_Op_reg                                                               |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                    |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                    |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                    |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                     | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__109_n_0        |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__65_n_0 |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__110_n_0  |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                    |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                    |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                      |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                     | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                     |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                      |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                     |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__109_n_0        |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Unsigned_Op_reg                                                               |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                     |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                      |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                    |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__110_n_0  |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Unsigned_Op_reg                                                               |                1 |              1 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
| ~design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                               | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                               |                1 |              1 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                    | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                    | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                    |                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                    |                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                    |                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                    | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                              | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                              | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                              | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |
| ~design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                               |                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                               |                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                             | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                       | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                            |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                  |                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                             | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                       | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                4 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                              | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                | design_1_i/MB_Sys0/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                             | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                  |                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                              | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                | design_1_i/MB_Sys2/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                       | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                3 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                             | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                            |                2 |              4 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                      | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                           |                1 |              4 |
| ~design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                               | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                           |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                             | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                      | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                           |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                | design_1_i/MB_Sys1/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                              | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                            |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                  |                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                             | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                    |                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/select_ALU_Carry_reg                                                          |                1 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                    |                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                           | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                   |                2 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                    |                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/select_ALU_Carry_reg                                                          |                1 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/select_ALU_Carry_reg                                                          |                2 |              5 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    |                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    |                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                           | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              5 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                    |                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                           | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                2 |              5 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                              | design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                             |                1 |              6 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                             |                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                      |                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                |                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                4 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                 |                1 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                 |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                3 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                 |                1 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                4 |              6 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                4 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                3 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                          |                3 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                          |                3 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                1 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                2 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                          |                4 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                2 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                3 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                2 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                1 |              7 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                             | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                      | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                3 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                         |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                      | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                3 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                     |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                           |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                          |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                       | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                      | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                       | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                3 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                           | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                       | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                           | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                     |                                                                                                                                                                                     |                1 |              8 |
| ~design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                            |                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                  |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                       | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                     |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                       | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                         |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                           | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                          |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                             | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                     |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                       | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                           |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                             | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                           |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                         |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                          |                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                             | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                             | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                5 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                   | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                2 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                            | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                5 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                  | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                2 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                            | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                  | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                            | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                             | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                2 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                   | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                             | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                3 |             10 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                               |                                                                                                                                                                                     |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                   | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                5 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                             | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                3 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                  | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                             | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                4 |             10 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                        | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                4 |             11 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                        | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                7 |             11 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                        | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                5 |             11 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                5 |             13 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                5 |             13 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                6 |             13 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                 | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             16 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                 | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                6 |             16 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                 | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                7 |             16 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                         | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                3 |             17 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                         | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                4 |             17 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                         | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                4 |             17 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                               | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                   |                5 |             23 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                9 |             24 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                8 |             24 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                9 |             24 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                    | design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                7 |             25 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                    | design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             25 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                    | design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                7 |             25 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                       |                8 |             27 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                       |                9 |             27 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                       |                6 |             27 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |               11 |             30 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |               12 |             30 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                9 |             30 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                 | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                 |                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                              |                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]    | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                  | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |               10 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                           |                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                 |                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                           |                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                 | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                9 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                           |                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                              |                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                9 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     |                                                                                                                                                                                     |               20 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                  | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                7 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               14 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     |                                                                                                                                                                                     |               22 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]    | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]    | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               12 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     |                                                                                                                                                                                     |               21 |             32 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                 |                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                  | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                6 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                 | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                              |                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                          |                                                                                                                                                                                     |               10 |             33 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                          |                                                                                                                                                                                     |               11 |             33 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                          |                                                                                                                                                                                     |                9 |             33 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |               15 |             40 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |               14 |             40 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |               14 |             40 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |               12 |             42 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |               12 |             42 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |               14 |             42 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               19 |             57 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               20 |             57 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               15 |             57 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                       |                                                                                                                                                                                     |                8 |             64 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                       |                                                                                                                                                                                     |                8 |             64 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                  |                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                  |                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                       |                                                                                                                                                                                     |                8 |             64 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                  |                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               26 |             74 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               24 |             74 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               25 |             74 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               33 |             87 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               25 |             87 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                     | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               26 |             87 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys2/microblaze_2/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write |                                                                                                                                                                                     |               32 |            128 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys1/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write |                                                                                                                                                                                     |               32 |            128 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         | design_1_i/MB_Sys0/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write |                                                                                                                                                                                     |               32 |            128 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/Common_Resources/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_2                                                                                             |                                                                                                                                                                                     |               47 |            141 |
|  design_1_i/Common_Resources/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                               |                                                                                                                                                                                     |               82 |            214 |
|  design_1_i/Common_Resources/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                               |                                                                                                                                                                                     |              209 |            645 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    50 |
| 2      |                     6 |
| 3      |                     5 |
| 4      |                    36 |
| 5      |                    13 |
| 6      |                    16 |
| 7      |                    15 |
| 8      |                    39 |
| 10     |                    37 |
| 11     |                     3 |
| 13     |                     3 |
| 16+    |                    73 |
+--------+-----------------------+


