{"Source Block": ["hdl/library/axi_ad9467/axi_ad9467_pnmon.v@160:178@HdlStmProcess", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_valid_in <= ~adc_valid_in;\n    adc_pn_data_in <= {adc_pn_data_in[15:0], ~adc_data[15], adc_data[14:0]};\n    if (adc_pnseq_sel == 4'd0) begin\n      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n    end else begin\n      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(32)) i_pnmon (\n    .adc_clk (adc_clk),\n"], "Clone Blocks": [["hdl/library/axi_ad9680/axi_ad9680_pnmon.v@213:233", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_pn_data_in <= { ~adc_data[13], adc_data[12: 0],\n                        ~adc_data[27], adc_data[26:14],\n                        ~adc_data[41], adc_data[40:28],\n                        ~adc_data[55], adc_data[54:42]};\n    if (adc_pnseq_sel == 4'd0) begin\n      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n    end else begin\n      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(56)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_pnmon.v@289:309", "    end\n  end\n\n  // pn mux\n\n  always @(posedge adc_clk) begin\n    if (adc_pnseq_sel == 4'h9) begin\n      adc_pn_valid_in <= adc_pn1_valid_in;\n      adc_pn_data_in <= adc_pn1_data_in;\n      adc_pn_data_pn <= adc_pn1_data_pn;\n    end else begin\n      adc_pn_valid_in <= adc_pn0_valid_in;\n      adc_pn_data_in <= {adc_pn0_data_in[7:0], adc_pn0_data_in};\n      adc_pn_data_pn <= {adc_pn0_data_pn[7:0], adc_pn0_data_pn};\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(24)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9234/axi_ad9234_pnmon.v@213:233", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_pn_data_in <= { ~adc_data[13], adc_data[12: 0],\n                        ~adc_data[27], adc_data[26:14],\n                        ~adc_data[41], adc_data[40:28],\n                        ~adc_data[55], adc_data[54:42]};\n    if (adc_pnseq_sel == 4'd0) begin\n      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n    end else begin\n      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(56)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9652/axi_ad9652_pnmon.v@160:180", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_valid_in <= ~adc_valid_in;\n    adc_pn_data_in <= {adc_pn_data_in[15:0], adc_data[15:0]};\n    if (adc_valid_in == 1'b1) begin\n      if (adc_pnseq_sel == 4'd0) begin\n        adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n      end else begin\n        adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n      end\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(32)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9250/axi_ad9250_pnmon.v@157:174", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_pn_data_in <= {~adc_data[13], adc_data[12:0], ~adc_data[27], adc_data[26:14]};\n    if (adc_pnseq_sel == 4'd0) begin\n      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n    end else begin\n      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(28)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9643/axi_ad9643_pnmon.v@156:168", "  endfunction\n\n  // pn sequence select\n\n  assign adc_pn_data_in_s = {adc_pn_data_in[13:0], ~adc_data[13], adc_data[12:0]};\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b0) ? adc_pn_data_pn :\n                            { adc_pn_data_pn[29], adc_pn_data_in[27:14],\n                              adc_pn_data_pn[14], adc_pn_data_in[13: 0]};\n\n  always @(posedge adc_clk) begin\n    adc_valid_in <= ~adc_valid_in;\n    adc_pn_data_in <= adc_pn_data_in_s;\n    if (adc_valid_in == 1'b1) begin\n"], ["hdl/library/axi_ad9671/axi_ad9671_pnmon.v@164:186", "  // pn sequence select\n\n  assign adc_pn_valid_s = adc_valid & adc_pn_valid;\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    if (adc_valid == 1'b1) begin\n      adc_pn_valid <= ~adc_pn_valid;\n      adc_pn_data_in <= {adc_pn_data_in[15:0], ~adc_data[15], adc_data[14:0]};\n    end\n    if (adc_pn_valid_s == 1'b1) begin\n      if (adc_pnseq_sel == 4'd0) begin\n        adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n      end else begin\n        adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n      end\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(32)) i_pnmon (\n    .adc_clk (adc_clk),\n"]], "Diff Content": {"Delete": [[168, "    if (adc_pnseq_sel == 4'd0) begin\n"], [169, "      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n"], [170, "    end else begin\n"], [171, "      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n"]], "Add": [[171, "    if (adc_valid_in == 1'b1) begin\n"], [171, "      if (adc_pnseq_sel == 4'd0) begin\n"], [171, "        adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n"], [171, "      end else begin\n"], [171, "        adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n"], [171, "      end\n"]]}}