<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Register description &mdash; BL808 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL808 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA2D.html">8. DMA2D</a></li>
<li class="toctree-l1"><a class="reference internal" href="Lz4d.html">9. LZ4D</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">10. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DPI.html">11. DPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DSI.html">12. DSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">13. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">14. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">15. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">16. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">17. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">18. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">19. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2s.html">20. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="PDM.html">21. PDM</a></li>
<li class="toctree-l1"><a class="reference internal" href="AUDIO.html">22. AUDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="PSRAM.html">23. PSRAM Contorller</a></li>
<li class="toctree-l1"><a class="reference internal" href="Emac.html">24. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">25. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">26. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">27. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="JDEC.html">28. JDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="VENC.html">29. VENC</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPUtoolchain.html">30. NPU toolchain</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPU.html">31. NPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="IPC.html">32. IPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">33. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">34. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">35. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL808 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Register description</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="register-description">
<h1>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline">ÔÉÅ</a></h1>
<table class="docutils align-default">
<colgroup>
<col style="width: 67%" />
<col style="width: 33%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-intstatus">DMA_IntStatus</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-inttcstatus">DMA_IntTCStatus</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-inttcclear">DMA_IntTCClear</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-interrorstatus">DMA_IntErrorStatus</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-interrclr">DMA_IntErrClr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-rawinttcstatus">DMA_RawIntTCStatus</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-rawinterrorstatus">DMA_RawIntErrorStatus</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-enbldchns">DMA_EnbldChns</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-softbreq">DMA_SoftBReq</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-softsreq">DMA_SoftSReq</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-softlbreq">DMA_SoftLBReq</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-softlsreq">DMA_SoftLSReq</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-config">DMA_Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-sync">DMA_Sync</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c0srcaddr">DMA_C0SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c0dstaddr">DMA_C0DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c0lli">DMA_C0LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c0control">DMA_C0Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c0config">DMA_C0Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c0rsvd">DMA_C0RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c1srcaddr">DMA_C1SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c1dstaddr">DMA_C1DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c1lli">DMA_C1LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c1control">DMA_C1Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c1config">DMA_C1Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c1rsvd">DMA_C1RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c2srcaddr">DMA_C2SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c2dstaddr">DMA_C2DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c2lli">DMA_C2LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c2control">DMA_C2Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c2config">DMA_C2Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c2rsvd">DMA_C2RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c3srcaddr">DMA_C3SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c3dstaddr">DMA_C3DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c3lli">DMA_C3LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c3control">DMA_C3Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c3config">DMA_C3Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c3rsvd">DMA_C3RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c4srcaddr">DMA_C4SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c4dstaddr">DMA_C4DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c4lli">DMA_C4LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c4control">DMA_C4Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c4config">DMA_C4Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c4rsvd">DMA_C4RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c5srcaddr">DMA_C5SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c5dstaddr">DMA_C5DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c5lli">DMA_C5LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c5control">DMA_C5Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c5config">DMA_C5Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c5rsvd">DMA_C5RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c6srcaddr">DMA_C6SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c6dstaddr">DMA_C6DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c6lli">DMA_C6LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c6control">DMA_C6Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c6config">DMA_C6Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c6rsvd">DMA_C6RSVD</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c7srcaddr">DMA_C7SrcAddr</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c7dstaddr">DMA_C7DstAddr</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c7lli">DMA_C7LLI</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c7control">DMA_C7Control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dma-c7config">DMA_C7Config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dma-c7rsvd">DMA_C7RSVD</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="dma-intstatus">
<h2>DMA_IntStatus<a class="headerlink" href="#dma-intstatus" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001000</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_IntStatus.svg" src="../_images/dma_DMA_IntStatus.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>IntStatus</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Status of the DMA interrupts after masking</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-inttcstatus">
<h2>DMA_IntTCStatus<a class="headerlink" href="#dma-inttcstatus" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001004</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_IntTCStatus.svg" src="../_images/dma_DMA_IntTCStatus.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>IntTCStatus</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Interrupt terminal count request status</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-inttcclear">
<h2>DMA_IntTCClear<a class="headerlink" href="#dma-inttcclear" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001008</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_IntTCClear.svg" src="../_images/dma_DMA_IntTCClear.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>IntTCClear</p></td>
<td><p>w</p></td>
<td><p>0</p></td>
<td><p>Terminal count request clear</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-interrorstatus">
<h2>DMA_IntErrorStatus<a class="headerlink" href="#dma-interrorstatus" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000100c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_IntErrorStatus.svg" src="../_images/dma_DMA_IntErrorStatus.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>IntErrorStatus</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Interrupt error status</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-interrclr">
<h2>DMA_IntErrClr<a class="headerlink" href="#dma-interrclr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001010</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_IntErrClr.svg" src="../_images/dma_DMA_IntErrClr.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>IntErrClr</p></td>
<td><p>w</p></td>
<td><p>0</p></td>
<td><p>Interrupt error clear</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-rawinttcstatus">
<h2>DMA_RawIntTCStatus<a class="headerlink" href="#dma-rawinttcstatus" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001014</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_RawIntTCStatus.svg" src="../_images/dma_DMA_RawIntTCStatus.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>RawIntTCStatus</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Status of the terminal count interrupt prior to masking</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-rawinterrorstatus">
<h2>DMA_RawIntErrorStatus<a class="headerlink" href="#dma-rawinterrorstatus" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001018</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_RawIntErrorStatus.svg" src="../_images/dma_DMA_RawIntErrorStatus.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>RawIntErrorStatus</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Status of the error interrupt prior to masking</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-enbldchns">
<h2>DMA_EnbldChns<a class="headerlink" href="#dma-enbldchns" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000101c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_EnbldChns.svg" src="../_images/dma_DMA_EnbldChns.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>EnabledChannels</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Channel enable status</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-softbreq">
<h2>DMA_SoftBReq<a class="headerlink" href="#dma-softbreq" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001020</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_SoftBReq.svg" src="../_images/dma_DMA_SoftBReq.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>SoftBReq</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Software burst request</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-softsreq">
<h2>DMA_SoftSReq<a class="headerlink" href="#dma-softsreq" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001024</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_SoftSReq.svg" src="../_images/dma_DMA_SoftSReq.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>SoftSReq</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Software single request</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-softlbreq">
<h2>DMA_SoftLBReq<a class="headerlink" href="#dma-softlbreq" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001028</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_SoftLBReq.svg" src="../_images/dma_DMA_SoftLBReq.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>SoftLBReq</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Software last burst request</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-softlsreq">
<h2>DMA_SoftLSReq<a class="headerlink" href="#dma-softlsreq" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000102c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_SoftLSReq.svg" src="../_images/dma_DMA_SoftLSReq.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>SoftLSReq</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Software last single request</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-config">
<h2>DMA_Config<a class="headerlink" href="#dma-config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001030</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_Config.svg" src="../_images/dma_DMA_Config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>M</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>AHB Master endianness configuration: 0 = little-endian, 1 = big-endian</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>E</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>SMDMA Enable.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-sync">
<h2>DMA_Sync<a class="headerlink" href="#dma-sync" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001034</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_Sync.svg" src="../_images/dma_DMA_Sync.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>DMA_Sync</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>DMA synchronization logic for DMA request signals: 0 = enable, 1 = disable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c0srcaddr">
<h2>DMA_C0SrcAddr<a class="headerlink" href="#dma-c0srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001100</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C0SrcAddr.svg" src="../_images/dma_DMA_C0SrcAddr.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>SrcAddr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>DMA source address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c0dstaddr">
<h2>DMA_C0DstAddr<a class="headerlink" href="#dma-c0dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001104</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C0DstAddr.svg" src="../_images/dma_DMA_C0DstAddr.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>DstAddr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>DMA Destination address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c0lli">
<h2>DMA_C0LLI<a class="headerlink" href="#dma-c0lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001108</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C0LLI.svg" src="../_images/dma_DMA_C0LLI.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>LLI</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>First linked list item. Bits [1:0] must be 0.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c0control">
<h2>DMA_C0Control<a class="headerlink" href="#dma-c0control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000110c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C0Control.svg" src="../_images/dma_DMA_C0Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c0config">
<h2>DMA_C0Config<a class="headerlink" href="#dma-c0config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001110</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C0Config.svg" src="../_images/dma_DMA_C0Config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29:20</p></td>
<td><p>LLICounter</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>LLI counter. Increased 1 each LLI run. Cleared 0 when config Control.</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>H</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA requests.</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>A</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data.</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>L</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Lock.</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>ITC</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt mask.</p></td>
</tr>
<tr class="row-odd"><td><p>14</p></td>
<td><p>IE</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Interrupt error mask.</p></td>
</tr>
<tr class="row-even"><td rowspan="8"><p>13:11</p></td>
<td rowspan="8"><p>FlowCntrl</p></td>
<td rowspan="8"><p>r/w</p></td>
<td rowspan="8"><p>0</p></td>
<td rowspan="8"><p>000: Memory-to-memory (DMA)</p>
<p>001: Memory-to-peripheral (DMA)</p>
<p>010: Peripheral-to-memory (DMA)</p>
<p>011: Source peripheral-to-Destination peripheral (DMA)</p>
<p>100: Source peripheral-to-Destination peripheral (Destination peripheral)</p>
<p>101: Memory-to-peripheral (peripheral)</p>
<p>110: Peripheral-to-memory (peripheral)</p>
<p>111: Source peripheral-to-Destination peripheral (Source peripheral)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>10:6</p></td>
<td><p>DstPeripheral</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination peripheral.</p></td>
</tr>
<tr class="row-odd"><td><p>5:1</p></td>
<td><p>SrcPeripheral</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source peripheral.</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>E</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Channel enable.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c0rsvd">
<h2>DMA_C0RSVD<a class="headerlink" href="#dma-c0rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000111c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C0RSVD.svg" src="../_images/dma_DMA_C0RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c1srcaddr">
<h2>DMA_C1SrcAddr<a class="headerlink" href="#dma-c1srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001200</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C1SrcAddr.svg" src="../_images/dma_DMA_C1SrcAddr.svg" /></figure>
</section>
<section id="dma-c1dstaddr">
<h2>DMA_C1DstAddr<a class="headerlink" href="#dma-c1dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001204</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C1DstAddr.svg" src="../_images/dma_DMA_C1DstAddr.svg" /></figure>
</section>
<section id="dma-c1lli">
<h2>DMA_C1LLI<a class="headerlink" href="#dma-c1lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001208</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C1LLI.svg" src="../_images/dma_DMA_C1LLI.svg" /></figure>
</section>
<section id="dma-c1control">
<h2>DMA_C1Control<a class="headerlink" href="#dma-c1control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000120c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C1Control.svg" src="../_images/dma_DMA_C1Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c1config">
<h2>DMA_C1Config<a class="headerlink" href="#dma-c1config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001210</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C1Config.svg" src="../_images/dma_DMA_C1Config.svg" /></figure>
</section>
<section id="dma-c1rsvd">
<h2>DMA_C1RSVD<a class="headerlink" href="#dma-c1rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000121c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C1RSVD.svg" src="../_images/dma_DMA_C1RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c2srcaddr">
<h2>DMA_C2SrcAddr<a class="headerlink" href="#dma-c2srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001300</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C2SrcAddr.svg" src="../_images/dma_DMA_C2SrcAddr.svg" /></figure>
</section>
<section id="dma-c2dstaddr">
<h2>DMA_C2DstAddr<a class="headerlink" href="#dma-c2dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001304</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C2DstAddr.svg" src="../_images/dma_DMA_C2DstAddr.svg" /></figure>
</section>
<section id="dma-c2lli">
<h2>DMA_C2LLI<a class="headerlink" href="#dma-c2lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001308</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C2LLI.svg" src="../_images/dma_DMA_C2LLI.svg" /></figure>
</section>
<section id="dma-c2control">
<h2>DMA_C2Control<a class="headerlink" href="#dma-c2control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000130c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C2Control.svg" src="../_images/dma_DMA_C2Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c2config">
<h2>DMA_C2Config<a class="headerlink" href="#dma-c2config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001310</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C2Config.svg" src="../_images/dma_DMA_C2Config.svg" /></figure>
</section>
<section id="dma-c2rsvd">
<h2>DMA_C2RSVD<a class="headerlink" href="#dma-c2rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000131c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C2RSVD.svg" src="../_images/dma_DMA_C2RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c3srcaddr">
<h2>DMA_C3SrcAddr<a class="headerlink" href="#dma-c3srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001400</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C3SrcAddr.svg" src="../_images/dma_DMA_C3SrcAddr.svg" /></figure>
</section>
<section id="dma-c3dstaddr">
<h2>DMA_C3DstAddr<a class="headerlink" href="#dma-c3dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001404</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C3DstAddr.svg" src="../_images/dma_DMA_C3DstAddr.svg" /></figure>
</section>
<section id="dma-c3lli">
<h2>DMA_C3LLI<a class="headerlink" href="#dma-c3lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001408</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C3LLI.svg" src="../_images/dma_DMA_C3LLI.svg" /></figure>
</section>
<section id="dma-c3control">
<h2>DMA_C3Control<a class="headerlink" href="#dma-c3control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000140c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C3Control.svg" src="../_images/dma_DMA_C3Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c3config">
<h2>DMA_C3Config<a class="headerlink" href="#dma-c3config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001310</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C3Config.svg" src="../_images/dma_DMA_C3Config.svg" /></figure>
</section>
<section id="dma-c3rsvd">
<h2>DMA_C3RSVD<a class="headerlink" href="#dma-c3rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000131c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C3RSVD.svg" src="../_images/dma_DMA_C3RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c4srcaddr">
<h2>DMA_C4SrcAddr<a class="headerlink" href="#dma-c4srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001500</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C4SrcAddr.svg" src="../_images/dma_DMA_C4SrcAddr.svg" /></figure>
</section>
<section id="dma-c4dstaddr">
<h2>DMA_C4DstAddr<a class="headerlink" href="#dma-c4dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001504</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C4DstAddr.svg" src="../_images/dma_DMA_C4DstAddr.svg" /></figure>
</section>
<section id="dma-c4lli">
<h2>DMA_C4LLI<a class="headerlink" href="#dma-c4lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001508</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C4LLI.svg" src="../_images/dma_DMA_C4LLI.svg" /></figure>
</section>
<section id="dma-c4control">
<h2>DMA_C4Control<a class="headerlink" href="#dma-c4control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000150c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C4Control.svg" src="../_images/dma_DMA_C4Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c4config">
<h2>DMA_C4Config<a class="headerlink" href="#dma-c4config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001510</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C4Config.svg" src="../_images/dma_DMA_C4Config.svg" /></figure>
</section>
<section id="dma-c4rsvd">
<h2>DMA_C4RSVD<a class="headerlink" href="#dma-c4rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000151c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C4RSVD.svg" src="../_images/dma_DMA_C4RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c5srcaddr">
<h2>DMA_C5SrcAddr<a class="headerlink" href="#dma-c5srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001600</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C5SrcAddr.svg" src="../_images/dma_DMA_C5SrcAddr.svg" /></figure>
</section>
<section id="dma-c5dstaddr">
<h2>DMA_C5DstAddr<a class="headerlink" href="#dma-c5dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001604</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C5DstAddr.svg" src="../_images/dma_DMA_C5DstAddr.svg" /></figure>
</section>
<section id="dma-c5lli">
<h2>DMA_C5LLI<a class="headerlink" href="#dma-c5lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001608</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C5LLI.svg" src="../_images/dma_DMA_C5LLI.svg" /></figure>
</section>
<section id="dma-c5control">
<h2>DMA_C5Control<a class="headerlink" href="#dma-c5control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000160c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C5Control.svg" src="../_images/dma_DMA_C5Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c5config">
<h2>DMA_C5Config<a class="headerlink" href="#dma-c5config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001610</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C5Config.svg" src="../_images/dma_DMA_C5Config.svg" /></figure>
</section>
<section id="dma-c5rsvd">
<h2>DMA_C5RSVD<a class="headerlink" href="#dma-c5rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000161c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C5RSVD.svg" src="../_images/dma_DMA_C5RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c6srcaddr">
<h2>DMA_C6SrcAddr<a class="headerlink" href="#dma-c6srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001700</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C6SrcAddr.svg" src="../_images/dma_DMA_C6SrcAddr.svg" /></figure>
</section>
<section id="dma-c6dstaddr">
<h2>DMA_C6DstAddr<a class="headerlink" href="#dma-c6dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001704</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C6DstAddr.svg" src="../_images/dma_DMA_C6DstAddr.svg" /></figure>
</section>
<section id="dma-c6lli">
<h2>DMA_C6LLI<a class="headerlink" href="#dma-c6lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001708</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C6LLI.svg" src="../_images/dma_DMA_C6LLI.svg" /></figure>
</section>
<section id="dma-c6control">
<h2>DMA_C6Control<a class="headerlink" href="#dma-c6control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000170c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C6Control.svg" src="../_images/dma_DMA_C6Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c6config">
<h2>DMA_C6Config<a class="headerlink" href="#dma-c6config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001710</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C6Config.svg" src="../_images/dma_DMA_C6Config.svg" /></figure>
</section>
<section id="dma-c6rsvd">
<h2>DMA_C6RSVD<a class="headerlink" href="#dma-c6rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000171c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C6RSVD.svg" src="../_images/dma_DMA_C6RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c7srcaddr">
<h2>DMA_C7SrcAddr<a class="headerlink" href="#dma-c7srcaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001800</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C7SrcAddr.svg" src="../_images/dma_DMA_C7SrcAddr.svg" /></figure>
</section>
<section id="dma-c7dstaddr">
<h2>DMA_C7DstAddr<a class="headerlink" href="#dma-c7dstaddr" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001804</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C7DstAddr.svg" src="../_images/dma_DMA_C7DstAddr.svg" /></figure>
</section>
<section id="dma-c7lli">
<h2>DMA_C7LLI<a class="headerlink" href="#dma-c7lli" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001808</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C7LLI.svg" src="../_images/dma_DMA_C7LLI.svg" /></figure>
</section>
<section id="dma-c7control">
<h2>DMA_C7Control<a class="headerlink" href="#dma-c7control" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000180c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C7Control.svg" src="../_images/dma_DMA_C7Control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>I</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.</p></td>
</tr>
<tr class="row-odd"><td><p>30:28</p></td>
<td><p>Prot</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>No use for currently</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>DI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Destination increment. When set, the Destination address is incremented after each transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>SI</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Source increment. When set, the source address is incremented after each transfer.</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>25:23</p></td>
<td rowspan="2"><p>fix_cnt</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3‚Äôd0</p></td>
<td rowspan="2"><p>Only effect when dst_min_mode = 1</p>
<p>Destination transfer cnt = (total src byte cnt - (fix_cnt&lt;&lt;DWidth))&lt;&lt;DWidth</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>22:21</p></td>
<td rowspan="5"><p>DWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Destination transfer width:</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>19:18</p></td>
<td rowspan="5"><p>SWidth</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2‚Äôb10</p></td>
<td rowspan="5"><p>Source transfer width</p>
<p>2‚Äôb00 : byte</p>
<p>2‚Äôb01 : half-word</p>
<p>2‚Äôb10 : word</p>
<p>2‚Äôb11 : double-word</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>dst_add_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Add mode : issue remain destination traffic</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>16:15</p></td>
<td rowspan="6"><p>DBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Destination burst size</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dst_min_mode</p></td>
<td><p>r/w</p></td>
<td><p>1‚Äôb0</p></td>
<td><p>Minus mode : Not issue all destination traffic</p></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>13:12</p></td>
<td rowspan="6"><p>SBSize</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2‚Äôb01</p></td>
<td rowspan="6"><p>Source burst size:</p>
<p>2‚Äôb00 : INCR1</p>
<p>2‚Äôb01 : INCR4</p>
<p>2‚Äôb10 : INCR8</p>
<p>2‚Äôb11 : INCR16</p>
<p>Note : SBSize*Swidth should &lt;= CH FIFO Size</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>TransferSize</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-c7config">
<h2>DMA_C7Config<a class="headerlink" href="#dma-c7config" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x30001810</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C7Config.svg" src="../_images/dma_DMA_C7Config.svg" /></figure>
</section>
<section id="dma-c7rsvd">
<h2>DMA_C7RSVD<a class="headerlink" href="#dma-c7rsvd" title="Permalink to this headline">ÔÉÅ</a></h2>
<p><strong>AddressÔºö</strong>  0x3000181c</p>
<figure class="align-center">
<img alt="../_images/dma_DMA_C7RSVD.svg" src="../_images/dma_DMA_C7RSVD.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>SrcRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Source remain single issue mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>DstRemnSgle</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Destination remain single issue mode</p></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>