/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [27:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_49z;
  wire [13:0] celloutsig_0_4z;
  wire [29:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [8:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire [10:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_75z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = celloutsig_0_56z ? celloutsig_0_42z[5] : celloutsig_0_32z;
  assign celloutsig_1_9z = in_data[123] ? celloutsig_1_4z[0] : celloutsig_1_7z[2];
  assign celloutsig_0_24z = celloutsig_0_21z[6] ? celloutsig_0_0z : celloutsig_0_3z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[17]);
  assign celloutsig_0_27z = ~(celloutsig_0_9z | celloutsig_0_12z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_22z | celloutsig_0_1z);
  assign celloutsig_0_46z = ~celloutsig_0_42z[1];
  assign celloutsig_1_2z = ~in_data[178];
  assign celloutsig_0_14z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_84z = ~(celloutsig_0_12z[0] ^ celloutsig_0_42z[5]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z ^ celloutsig_0_6z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[2] ^ celloutsig_1_3z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_14z ^ in_data[4]);
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_4z[13:4];
  reg [5:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_17z[13:10], celloutsig_0_70z, celloutsig_0_85z };
  assign out_data[5:0] = _15_;
  assign celloutsig_0_38z = { in_data[91:84], celloutsig_0_8z, celloutsig_0_1z } & { celloutsig_0_29z[8:2], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_24z };
  assign celloutsig_0_42z = celloutsig_0_34z[18:9] & { celloutsig_0_31z[9:1], celloutsig_0_28z };
  assign celloutsig_0_4z = { in_data[89:77], celloutsig_0_0z } & { in_data[15:14], celloutsig_0_0z, celloutsig_0_2z[4:1], celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_49z = { celloutsig_0_41z[9:3], celloutsig_0_9z, celloutsig_0_9z } & { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_45z };
  assign celloutsig_0_53z = { celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_42z, celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_18z } & { celloutsig_0_16z[4:1], celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:0] & { celloutsig_0_4z[11:4], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[152:145] & in_data[111:104];
  assign celloutsig_1_4z = { celloutsig_1_0z[5], celloutsig_1_3z, celloutsig_1_2z } & in_data[123:119];
  assign celloutsig_0_12z = celloutsig_0_7z[7:4] & { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_4z[4:1] & { celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_11z };
  assign celloutsig_0_16z = { in_data[20:15], celloutsig_0_9z } & { in_data[94:92], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_23z = celloutsig_0_19z[7:4] / { 1'h1, celloutsig_0_16z[5:4], celloutsig_0_3z };
  assign celloutsig_0_31z = { _00_[7:2], celloutsig_0_13z } / { 1'h1, celloutsig_0_29z[7:2], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_75z = in_data[36:31] == celloutsig_0_7z[5:0];
  assign celloutsig_0_91z = { celloutsig_0_60z[6], celloutsig_0_4z[7], celloutsig_0_60z[4:3], celloutsig_0_70z, celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_84z } == celloutsig_0_38z;
  assign celloutsig_0_45z = { celloutsig_0_16z[3:1], celloutsig_0_40z } > { celloutsig_0_29z[5:1], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_42z, celloutsig_0_11z };
  assign celloutsig_0_56z = celloutsig_0_49z[8:1] > celloutsig_0_53z[7:0];
  assign celloutsig_0_20z = _00_[4:1] > { celloutsig_0_2z[4:3], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_67z = { celloutsig_0_4z[10:4], celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_3z } % { 1'h1, celloutsig_0_59z[7:0], celloutsig_0_64z, celloutsig_0_64z };
  assign celloutsig_0_59z = { celloutsig_0_33z[3:1], celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_45z, celloutsig_0_20z } * { celloutsig_0_34z[14:7], celloutsig_0_58z };
  assign celloutsig_1_19z = celloutsig_1_10z[13:7] * { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_7z[8:1], celloutsig_0_2z[4:1], celloutsig_0_2z[1] } * { in_data[18:8], celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_29z = { _00_[9:3], celloutsig_0_15z, celloutsig_0_18z } * { celloutsig_0_21z[7:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_33z = { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_27z } * { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_0z ? { celloutsig_0_7z[4], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z[4:1], celloutsig_0_2z[1] } : { celloutsig_0_2z[2:1], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_34z = celloutsig_0_13z[1] ? { _00_[3:2], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_13z[3:2], 1'h1, celloutsig_0_13z[0], celloutsig_0_33z } : { celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_1_10z = ~ { in_data[162:146], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_14z = ~ { celloutsig_1_12z[1:0], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[41] & in_data[89];
  assign celloutsig_0_3z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_36z = | { celloutsig_0_27z, celloutsig_0_18z, _00_[8:0], celloutsig_0_2z[4:1], in_data[28:24] };
  assign celloutsig_0_58z = | celloutsig_0_33z[3:1];
  assign celloutsig_0_6z = | { celloutsig_0_1z, in_data[31:29], celloutsig_0_0z };
  assign celloutsig_0_85z = | { celloutsig_0_75z, celloutsig_0_67z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_4z, in_data[91:87], in_data[59:51], celloutsig_0_0z };
  assign celloutsig_0_8z = | { celloutsig_0_2z[4:1], in_data[44:42] };
  assign celloutsig_0_10z = | { celloutsig_0_4z, in_data[59:51] };
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_0z[3:1], in_data[172:170] };
  assign celloutsig_0_11z = | celloutsig_0_4z[9:4];
  assign celloutsig_0_15z = | _00_[8:1];
  assign celloutsig_0_22z = | celloutsig_0_7z;
  assign celloutsig_0_25z = | { celloutsig_0_24z, celloutsig_0_16z[5:3], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_4z[9:4] };
  assign celloutsig_0_26z = | { celloutsig_0_2z[4:1], in_data[28:24] };
  assign celloutsig_0_32z = | celloutsig_0_7z[4:1];
  assign celloutsig_0_40z = { in_data[75:66], celloutsig_0_33z } << { celloutsig_0_30z[8:0], celloutsig_0_1z, celloutsig_0_33z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_16z } << { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_2z[4:1], celloutsig_0_2z[1], celloutsig_0_9z };
  assign celloutsig_1_3z = in_data[131:129] >>> in_data[116:114];
  assign celloutsig_0_41z = in_data[74:62] - in_data[20:8];
  assign celloutsig_1_1z = celloutsig_1_0z[7:3] - celloutsig_1_0z[6:2];
  assign celloutsig_1_7z = { celloutsig_1_3z[1:0], celloutsig_1_5z } - { celloutsig_1_1z[1:0], celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_0z[4:0] - celloutsig_1_1z;
  assign celloutsig_0_30z = { in_data[71:70], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_0z } - { celloutsig_0_17z[16:14], celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_70z = ~((celloutsig_0_29z[5] & celloutsig_0_18z) | celloutsig_0_46z);
  assign { celloutsig_0_2z[4:3], celloutsig_0_2z[1], celloutsig_0_2z[2] } = { in_data[48:47], celloutsig_0_0z, celloutsig_0_0z } & { in_data[19:18], celloutsig_0_1z, in_data[17] };
  assign { celloutsig_0_60z[0], celloutsig_0_60z[7:6], celloutsig_0_60z[4:1] } = { celloutsig_0_56z, celloutsig_0_4z[9:8], celloutsig_0_4z[6:3] } & { celloutsig_0_2z[1], celloutsig_0_34z[23:22], celloutsig_0_2z[4:1] };
  assign celloutsig_0_2z[0] = celloutsig_0_2z[1];
  assign celloutsig_0_60z[5] = celloutsig_0_4z[7];
  assign { out_data[128], out_data[102:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z };
endmodule
