    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
