Release 11.4 Map L.68 (lin64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -ise ../__xps/ise/system.ise -timing -detail -ol high -xe n -register_duplication -o system_map.ncd
-w -pr b system.ngd system.pcf 
Target Device  : xc6vsx475t
Target Package : ff1759
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.51.18.1 $
Mapped Date    : Tue Dec 13 16:31:50 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:  257
Slice Logic Utilization:
  Number of Slice Registers:                   736 out of 595,200    1%
    Number used as Flip Flops:                 736
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,065 out of 297,600    1%
    Number used as logic:                      939 out of 297,600    1%
      Number using O6 output only:             739
      Number using O5 output only:              40
      Number using O5 and O6:                  160
      Number used as ROM:                        0
    Number used as Memory:                      74 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            74
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                 64
    Number used exclusively as route-thrus:     52
      Number with same-slice register load:     49
      Number with same-slice carry load:         2
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                   398 out of  74,400    1%
  Number of LUT Flip Flop pairs used:        1,091
    Number with an unused Flip Flop:           484 out of   1,091   44%
    Number with an unused LUT:                  26 out of   1,091    2%
    Number of fully used LUT-FF pairs:         581 out of   1,091   53%
    Number of unique control sets:              19
    Number of slice register sites lost
      to control set restrictions:              86 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       140 out of     840   16%
    Number of LOCed IOBs:                      139 out of     140   99%
    IOB Flip Flops:                             96

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of   1,064    1%
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                95 out of   1,080    8%
    Number used as ILOGICE1s:                   63
    Number used as ISERDESE1s:                  32
  Number of OLOGICE1/OSERDESE1s:                33 out of   1,080    3%
    Number used as OLOGICE1s:                   33
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFOs:                               0 out of      54    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DCIs:                                0 out of      27    0%
  Number of DSP48E1s:                            1 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           2 out of      18   11%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of PMVs:                                0 out of       2    0%
  Number of PMVBRAMs:                            0 out of     135    0%
  Number of PMVIOBs:                             0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.52

Peak Memory Usage:  1624 MB
Total REAL time to MAP completion:  1 mins 29 secs 
Total CPU time to MAP completion:   1 mins 22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network N52 has no load.
WARNING:LIT:243 - Logical network N53 has no load.
WARNING:LIT:243 - Logical network N54 has no load.
WARNING:LIT:243 - Logical network N55 has no load.
WARNING:LIT:243 - Logical network N56 has no load.
WARNING:LIT:243 - Logical network N57 has no load.
WARNING:LIT:243 - Logical network N58 has no load.
WARNING:LIT:243 - Logical network N59 has no load.
WARNING:LIT:243 - Logical network N60 has no load.
WARNING:LIT:243 - Logical network N61 has no load.
WARNING:LIT:243 - Logical network N62 has no load.
WARNING:LIT:243 - Logical network N63 has no load.
WARNING:LIT:243 - Logical network N64 has no load.
WARNING:LIT:243 - Logical network N65 has no load.
WARNING:LIT:243 - Logical network adc0_dcm_reset has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_asiaa_adc5g_sync has no
   load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<0>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<100>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<101>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<102>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<103>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<104>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<105>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<106>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<107>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<108>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<109>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<10>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<110>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<111>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<112>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<113>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<114>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<115>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<116>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<117>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<118>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<119>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<11>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<120>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<121>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<122>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<123>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<124>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<125>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<126>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<127>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<12>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<13>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<14>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<15>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<16>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<17>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<18>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<19>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<1>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<20>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<21>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<22>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<23>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<24>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<25>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<26>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<27>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<28>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<29>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<2>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<30>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<31>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<32>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<33>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<34>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<35>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<36>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<37>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<38>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<39>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<3>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<40>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<41>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<42>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<43>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<44>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<45>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<46>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<47>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<48>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<49>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<4>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<50>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<51>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<52>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<53>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<54>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<55>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<56>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<57>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<58>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<59>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<5>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<60>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<61>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<62>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<63>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<64>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<65>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<66>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<67>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<68>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<69>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<6>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<70>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<71>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<72>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<73>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<74>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<75>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<76>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<77>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<78>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<79>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<7>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<80>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<81>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<82>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<83>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<84>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<85>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<86>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<87>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<88>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<89>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<8>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<90>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<91>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<92>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<93>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<94>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<95>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<96>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<97>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<98>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<99>
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_snapshot0_bram_data_out<9>
   has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_EN has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<10> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<11> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<12> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<13> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<14> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<15> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<16> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<17> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<18> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<19> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<20> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<21> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<22> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<23> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<24> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<25> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<26> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<27> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<28> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<29> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<30> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<31> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<3> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<4> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<5> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<6> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<7> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<8> has no load.
WARNING:LIT:243 - Logical network
   adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<9> has no load.
WARNING:LIT:243 - Logical network net_vcc1 has no load.
WARNING:LIT:243 - Logical network sys_reset has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_asiaa_adc5g/ctrl_clk90_out
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_asiaa_adc5g/ctrl_clk180_out
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_asiaa_adc5g/ctrl_clk270_out
   has no load.
WARNING:LIT:243 - Logical network adc5g_r2_char_b02_asiaa_adc5g/ctrl_dcm_locked
   has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk2x180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk2x270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux_clk180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux_clk270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux_clk2x180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux_clk2x270 has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<0> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<1> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<2> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<3> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<4> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<5> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<6> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<7> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<8> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<9> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<10> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<11> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<12> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<13> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<14> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<15> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<16> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<17> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<18> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<19> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<20> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<21> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<22> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<23> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<24> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<25> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<26> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<27> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<28> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<29> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<30> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_rdDBus<31> has no load.
WARNING:LIT:243 - Logical network opb0/OPB_beAck has no load.
WARNING:LIT:243 - Logical network opb0/OPB_dwAck has no load.
WARNING:LIT:243 - Logical network opb0/OPB_fwAck has no load.
WARNING:LIT:243 - Logical network opb0/OPB_hwAck has no load.
WARNING:LIT:243 - Logical network opb_adc5g_controller_0/adc1_adc3wire_clk has
   no load.
WARNING:LIT:243 - Logical network
   opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register
   <23> has no load.
WARNING:LIT:243 - Logical network opb_adc5g_controller_0/adc1_adc3wire_spi_rst
   has no load.
WARNING:LIT:243 - Logical network opb_adc5g_controller_0/adc1_modepin has no
   load.
WARNING:LIT:243 - Logical network opb_adc5g_controller_0/adc1_dcm_reset has no
   load.
WARNING:LIT:243 - Logical network
   opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psen has no
   load.
WARNING:MapLib:701 - Signal adc0sync_p connected to top level port adc0sync_p
   has been removed.
WARNING:MapLib:701 - Signal adc0sync_n connected to top level port adc0sync_n
   has been removed.
WARNING:MapLib:701 - Signal aux_clk_p connected to top level port aux_clk_p has
   been removed.
WARNING:MapLib:701 - Signal aux_clk_n connected to top level port aux_clk_n has
   been removed.
WARNING:PhysDesignRules:372 - Gated clock. Clock net net_gnd0 is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <opb0/OPB_beAck> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <opb0/OPB_hwAck> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <opb0/OPB_dwAck> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <opb0/OPB_fwAck> is incomplete. The signal does not drive any load pins in the
   design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Security:56 - Part 'xc6vsx475t' is not a WebPack part.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_p are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_n are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 140 IOs, 139 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 824 block(s) removed
  31 block(s) optimized away
 840 signal(s) removed
  47 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/delay2/srl_delay.synth_reg_
srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<1>" is loadless and
has been removed.
  Loadless block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_1" (FF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/delay3/srl_delay.synth_reg_
srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<2>" is loadless and
has been removed.
  Loadless block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_2" (FF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/delay
1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
(FF) removed.
 The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/logic
al1_y_net" is loadless and has been removed.
  Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/logic
al1/fully_2_1_bit1" (ROM) removed.
   The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/logic
al/latency_pipe_5_26(0)" is loadless and has been removed.
    Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/logic
al/latency_pipe_5_26_0" (FF) removed.
     The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/logic
al/fully_2_1_bit" is loadless and has been removed.
      Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/logic
al/fully_2_1_bit1" (ROM) removed.
       The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count_op_net(0)" is loadless and has been removed.
        Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1" (SFF)
removed.
         The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/s(0)
" is loadless and has been removed.
          Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0" (XOR)
removed.
           The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/N0" is loadless and has been removed.
            Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/XST_GND" (ZERO) removed.
           The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.halfsum(0)" is loadless
and has been removed.
            Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_0_xo<0>1_I
NV_0" (BUF) removed.
       The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count_op_net(1)" is loadless and has been removed.
        Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2" (SFF)
removed.
         The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/s(1)
" is loadless and has been removed.
          Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop"
(XOR) removed.
           The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(0)" is loadless and has
been removed.
            Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_p
ipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0" (MUX)
removed.
             The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/thresh0" is loadless and has been removed.
              Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/BU2/XST_VCC" (ONE) removed.
   The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/delay
_q_net" is loadless and has been removed.
    Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/delay
/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
(FF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
fdre_comp" (SFF) removed.
 The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/internal_ce" is loadless and has been removed.
  Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/internal_ce1" (ROM) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
fdre_comp" (SFF) removed.
 The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/internal_ce" is loadless and has been removed.
  Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/internal_ce1" (ROM) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is_0
.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
0.fdre_comp" (SFF) removed.
 The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/internal_ce" is loadless and has been removed.
  Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/internal_ce1" (ROM) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is
_0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/regis
ter_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_
0.fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/bram_82d8c15af1/calc_add_bb40a66d72/add_sub/prev_
mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/bram_82d8c15af1/calc_add_bb40a66d72/add_sub/prev_
mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.
fdse_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/bram_82d8c15af1/calc_add_bb40a66d72/add_sub/prev_
mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.
fdre_comp" (SFF) removed.
Loadless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/default_clo
ck_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0
].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I"
(MUX) removed.
 The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0
].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out<0>" is loadless and has
been removed.
  Loadless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0
].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out<0>1" (ROM) removed.
The signal "adc5g_r2_char_b02_asiaa_adc5g/ctrl_clk90_out" is sourceless and has
been removed.
The signal "adc5g_r2_char_b02_asiaa_adc5g/ctrl_clk180_out" is sourceless and has
been removed.
The signal "adc5g_r2_char_b02_asiaa_adc5g/ctrl_clk270_out" is sourceless and has
been removed.
The signal "adc5g_r2_char_b02_asiaa_adc5g/ctrl_dcm_locked" is sourceless and has
been removed.
The signal
"adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/mmcm_clkout4" is
sourceless and has been removed.
 Sourceless block
"adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/CBUF2f" (CKBUF)
removed.
The signal
"adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/mmcm_clkout3" is
sourceless and has been removed.
 Sourceless block
"adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/CBUF2e" (CKBUF)
removed.
The signal
"adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/mmcm_clkout2" is
sourceless and has been removed.
 Sourceless block
"adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/CBUF2d" (CKBUF)
removed.
The signal "infrastructure_inst/sys_clk90" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/sys_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk270" is sourceless and has been removed.
The signal "infrastructure_inst/sys_clk180" is sourceless and has been removed.
The signal "infrastructure_inst/sys_clk_lock" is sourceless and has been
removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/n00201_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/n0020" is sourceless and has
been removed.
The signal "infrastructure_inst/sys_clk2x" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/sys_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x180" is sourceless and has been
removed.
The signal "infrastructure_inst/sys_clk2x90" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/sys_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x270" is sourceless and has been
removed.
The signal "infrastructure_inst/aux_clk" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/aux_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux_clk180" is sourceless and has been removed.
The signal "infrastructure_inst/aux_clk90" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/aux_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux_clk270" is sourceless and has been removed.
The signal "infrastructure_inst/aux_clk2x" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/aux_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux_clk2x180" is sourceless and has been
removed.
The signal "infrastructure_inst/aux_clk2x90" is sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/aux_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux_clk2x270" is sourceless and has been
removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk2x_buf" is sourceless
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/n0040" is sourceless and has
been removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk2x_dcm" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk<1>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk2x90_dcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk<0>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_buf" is sourceless
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_dcm" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x<1>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x90_dcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x<0>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_int" is sourceless
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_dcm" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<1>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk90_dcm" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<0>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk2x_int" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk<2>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_dcm_locked" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/n00401_INV_0" (BUF)
removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk90_dcm" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk<0>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_int" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x<2>"
(CKBUF) removed.
The signal "opb0/OPB_rdDBus<0>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<1>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<2>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<3>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<4>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<5>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<6>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<7>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<8>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<9>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<10>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<11>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<12>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<13>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<14>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<15>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<16>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<17>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<18>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<19>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<20>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<21>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<22>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<23>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<24>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<25>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<26>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<27>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<28>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<29>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<30>" is sourceless and has been removed.
The signal "opb0/OPB_rdDBus<31>" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/persistentd
ff_inst_q" is sourceless and has been removed.
 Sourceless block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/persistentd
ff_inst/q" (FF) removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(16)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(15)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(14)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(13)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(12)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(11)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(10)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(9)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(8)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(7)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(6)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(5)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(4)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(3)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(2)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(1)" is sourceless and has been removed.
The signal
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/l(0)" is sourceless and has been removed.
The signal "opb_adc5g_controller_0/adc1_adc3wire_clk" is sourceless and has been
removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<2
3>" is sourceless and has been removed.
The signal "opb_adc5g_controller_0/adc1_adc3wire_spi_rst" is sourceless and has
been removed.
The signal "opb_adc5g_controller_0/adc1_modepin" is sourceless and has been
removed.
The signal "opb_adc5g_controller_0/adc1_dcm_reset" is sourceless and has been
removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psen" is
sourceless and has been removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psincdec" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/_n0239_inv1_SW0"
(ROM) removed.
  The signal "opb_adc5g_controller_0/N141" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psincdec_rstpot
" (ROM) removed.
    The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psincdec_rstpot
" is sourceless and has been removed.
     Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psincdec" (SFF)
removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<23>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_2
3" (SFF) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<22>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_2
2" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<2
2>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157151"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<21>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_2
1" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<2
1>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157141"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<20>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_2
0" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<2
0>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157131"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<19>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
9" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
9>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157121"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<18>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
8" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
8>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157101"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<17>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
7" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
7>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015791"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<16>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
6" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
6>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015781"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<15>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
5" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
5>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015771"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<14>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
4" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
4>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015761"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<13>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
3" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
3>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015751"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<12>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
2" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
2>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015741"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<11>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
1" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
1>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015731"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<10>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_1
0" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<1
0>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015724"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<9>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_9
" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<9
>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n015711"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<8>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_8
" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<8
>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157231"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<7>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_7
" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<7
>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157221"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<6>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_6
" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<6
>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157211"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<5>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_5
" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<5
>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157201"
(ROM) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<4>" is
sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_4
" (SFF) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<4
>" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157191"
(ROM) removed.
The signal "opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/n00271"
is sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/adc1_psen" (SFF)
removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register<3
>" is sourceless and has been removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157181"
(ROM) removed.
 Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_3
_rstpot" (ROM) removed.
  The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_3
_rstpot" is sourceless and has been removed.
   Sourceless block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/shift_register_3
" (SFF) removed.
The signal
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/n0157<3>" is
sourceless and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/N1" is sourceless and has been removed.
 Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0" (FF)
removed.
  The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<0>" is
sourceless and has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<9>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<9>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<99>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<99>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<98>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<98>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<97>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<97>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<96>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<96>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<95>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<95>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<94>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<94>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<93>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<93>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<92>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<92>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<91>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<91>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<90>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<90>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<8>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<8>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<89>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<89>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<88>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<88>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<87>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<87>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<86>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<86>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<85>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<85>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<84>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<84>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<83>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<83>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<82>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<82>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<81>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<81>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<80>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<80>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<7>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<7>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<79>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<79>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<78>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<78>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<77>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<77>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<76>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<76>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<75>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<75>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<74>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<74>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<73>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<73>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<72>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<72>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<71>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<71>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<70>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<70>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<6>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<6>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<69>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<69>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<68>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<68>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<67>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<67>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<66>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<66>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<65>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<65>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<64>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<64>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<63>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<63>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<62>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<62>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<61>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<61>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<60>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<60>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<5>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<5>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<59>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<59>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<58>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<58>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<57>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<57>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<56>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<56>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<55>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<55>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<54>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<54>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<53>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<53>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<52>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<52>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<51>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<51>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<50>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<50>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<4>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<4>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<49>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<49>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<48>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<48>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<47>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<47>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<46>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<46>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<45>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<45>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<44>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<44>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<43>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<43>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<42>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<42>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<41>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<41>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<40>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<40>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<3>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<3>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<39>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<39>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<38>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<38>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<37>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<37>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<36>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<36>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<35>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<35>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<34>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<34>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<33>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<33>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<32>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<32>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<31>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<31>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<30>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<30>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<2>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<2>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<29>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<29>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<28>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<28>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<27>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<27>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<26>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<26>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<25>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<25>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<24>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<24>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<23>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<23>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<22>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<22>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<21>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<21>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<20>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<20>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<1>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<1>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<19>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<19>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<18>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<18>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<17>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<17>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<16>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<16>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<15>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<15>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<14>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<14>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<13>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<13>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<12>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<12>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<127>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<127>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<126>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<126>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<125>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<125>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<124>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<124>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<123>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<123>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<122>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<122>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<121>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<121>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<120>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<120>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<11>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<11>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<119>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<119>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<118>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<118>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<117>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<117>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<116>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<116>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<115>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<115>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<114>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<114>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<113>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<113>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<112>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<112>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<111>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<111>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<110>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<110>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<10>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<10>" is sourceless and has
been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<109>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<109>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<108>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<108>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<107>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<107>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<106>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<106>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<105>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<105>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<104>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<104>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<103>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<103>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<102>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<102>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<101>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<101>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<100>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<100>" is sourceless and
has been removed.
   Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/dout_mux<0>1" (ROM)
removed.
    The signal "adc5g_r2_char_b02_snapshot0_bram_data_out<0>" is sourceless and has
been removed.
 Sourceless block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_1" (FF)
removed.
  The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<1>" is
sourceless and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<23>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<23>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<23>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<23>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<22>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<22>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<22>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<22>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<21>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<21>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<21>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<21>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<20>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<20>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<20>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<20>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<19>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<19>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<19>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<19>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<18>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<18>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<18>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<18>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<17>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<17>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<17>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<17>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<16>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<16>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<16>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<16>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<23>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<22>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<21>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<20>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<19>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<18>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<17>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<16>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<23>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<22>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<21>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<20>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<19>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<18>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<17>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<16>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<15>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<15>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<15>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<15>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<14>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<14>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<14>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<14>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<13>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<13>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<13>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<13>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<12>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<12>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<12>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<12>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<11>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<11>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<11>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<11>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<10>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<10>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<10>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<10>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<15>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<14>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<13>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<12>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<11>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<10>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<15>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<14>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<13>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<12>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<11>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<10>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<9>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<8>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<1>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<7>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<6>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<5>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<4>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<31>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<31>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<31>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<31>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<30>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<30>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<30>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<30>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<29>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<29>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<29>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<29>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<28>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<28>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<28>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<28>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<27>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<27>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<27>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<27>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<26>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<26>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<26>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<26>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<25>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<25>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<25>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<25>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta12<24>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta13<24>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta11<24>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta14<24>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<3>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<31>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<30>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<29>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<28>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<27>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<26>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<25>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta8<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta9<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta7<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta10<24>" is sourceless
and has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<2>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<27>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<26>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<25>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta4<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta5<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta3<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta6<24>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<31>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<30>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<29>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<28>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta0<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta1<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta<0>" is sourceless and
has been removed.
The signal
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ram_douta2<0>" is sourceless and
has been removed.
The signal "reset_block_inst/reset_block_inst/n0006" is sourceless and has been
removed.
 Sourceless block "reset_block_inst/reset_block_inst/reset_o" (FF) removed.
  The signal "sys_reset" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adc0_dcm_reset" is unused and has been removed.
 Unused block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_0/dcm_reset_o1"
(ROM) removed.
The signal "adc0sync_n" is unused and has been removed.
 Unused block "adc0sync_n" (PAD) removed.
The signal "adc0sync_p" is unused and has been removed.
 Unused block "adc0sync_p" (PAD) removed.
The signal "adc5g_r2_char_b02_asiaa_adc5g_sync" is unused and has been removed.
The signal "adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_EN" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram/I_opb_ipif/OP
B_BAM_I/Mmux_SLN_XFERACK_PROC.r121" (ROM) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<10>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_10" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<11>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_11" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<12>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_12" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<13>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_13" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<14>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_14" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<15>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_15" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<16>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_16" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<17>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_17" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<18>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_18" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<19>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_19" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<20>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_20" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<21>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_21" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<22>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_22" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<23>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_23" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<24>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_24" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<25>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_25" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<26>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_26" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<27>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_27" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<28>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_28" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<29>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_29" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<30>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_30" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<31>" is unused and
has been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_31" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<3>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_3" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<4>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_4" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<5>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_5" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<6>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_6" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<7>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_7" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<8>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_8" (FF) removed.
The signal "adc5g_r2_char_b02_snapshot0_ctrl_user_data_out<9>" is unused and has
been removed.
 Unused block
"adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/user_data_out
_reg_9" (FF) removed.
The signal "aux_clk_n" is unused and has been removed.
 Unused block "aux_clk_n" (PAD) removed.
The signal "aux_clk_p" is unused and has been removed.
 Unused block "aux_clk_p" (PAD) removed.
The signal "net_vcc1" is unused and has been removed.
 Unused block "XST_VCC" (ONE) removed.
Unused block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/G
ND" (ZERO) removed.
Unused block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/V
CC" (ONE) removed.
Unused block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/dram_munge_a5b1278618/input
_count/comp1.core_instance1/VCC" (ONE) removed.
Unused block "adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/CBUF0"
(IBUFGDS) removed.
Unused block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/GND" (ZERO) removed.
Unused block
"adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk
/bram_inst/VCC" (ONE) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM.AUX0_CLK2X_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM.AUX0_CLK_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM" (DCM_ADV)
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr" (IBUFGDS)
removed.
Unused block "infrastructure_inst/infrastructure_inst/sys_clk1801_INV_0" (BUF)
removed.
Unused block
"opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/USE_LUT_OR_GEN.OR_PROCESS.yi<5>
<127>1" (ROM) removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<0><0>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<10><106>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<11><107>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<12><108>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<13><109>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<14><110>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<15><111>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<16><112>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<17><113>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<18><114>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<19><115>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<1><129>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<20><116>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<21><117>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<22><118>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<23><119>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<24><120>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<25><121>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<26><122>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<27><123>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<28><124>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<29><125>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<2><130>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<30><126>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<3><131>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<4><100>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<5><101>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<6><102>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<7><103>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<8><104>1" (ROM)
removed.
Unused block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<9><105>1" (ROM)
removed.
Unused block "opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I/n00271"
(ROM) removed.
Unused block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_ctrl_clk_o1
1" (ROM) removed.
Unused block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mmux_n0157171"
(ROM) removed.
Unused block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/ctrl_spi_rst_o1"
(ROM) removed.
Unused block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/dcm_reset_o1"
(ROM) removed.
Unused block
"opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/mode_o1" (ROM)
removed.
Unused block "reset_block_inst/reset_block_inst/n00061" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/XST_GND
VCC
		adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/XST_VCC
GND
		adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_c
har_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/
BU2/XST_GND
VCC
		adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_c
har_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/
BU2/XST_VCC
GND 		adc5g_r2_char_b02_asiaa_adc5g/XST_GND
VCC 		adc5g_r2_char_b02_asiaa_adc5g/XST_VCC
GND 		adc5g_r2_char_b02_snapshot0_bram/XST_GND
LUT4
		adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram/I_opb_ipif/O
PB_BAM_I/DEVICESEL_S0_I/lut_out<0>1
GND
		adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_rambl
k/bram_inst/BU2/XST_GND
VCC
		adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_rambl
k/bram_inst/BU2/XST_VCC
GND 		adc5g_r2_char_b02_snapshot0_ctrl/XST_GND
VCC 		adc5g_r2_char_b02_snapshot0_ctrl/XST_VCC
LUT4
		adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/Mcompar_n000
9_lut<4>
GND 		adc5g_r2_char_b02_snapshot0_status/XST_GND
VCC 		adc5g_r2_char_b02_snapshot0_status/XST_VCC
LUT3
		adc5g_r2_char_b02_snapshot0_status/adc5g_r2_char_b02_snapshot0_status/Mcompar_
n0009_lut<4>
GND 		epb_opb_bridge_inst/XST_GND
VCC 		epb_opb_bridge_inst/XST_VCC
GND 		infrastructure_inst/XST_GND
GND 		opb0/XST_GND
VCC 		opb0/XST_VCC
LUT5
		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/USE_LUT_OR_GEN.OR_PROCESS.yi<5
><0>1
LUT5
		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/USE_LUT_OR_GEN.OR_PROCESS.yi<5>
<0>1
GND 		opb_adc5g_controller_0/XST_GND
VCC 		opb_adc5g_controller_0/XST_VCC
LUT4
		opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S
0_I/lut_out<0>1
GND 		reset_block_inst/XST_GND
VCC 		reset_block_inst/XST_VCC
GND 		sys_block_inst/XST_GND
VCC 		sys_block_inst/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<8>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<7>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<6>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<5>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<4>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<3>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<2>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<1>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_xor<9>_rt
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/M_BE<0>1_INV_0
INV
		adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/isd_clkn1_INV_0
INV
		opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/Mcount_timeout_cnt
_xor<0>11_INV_0
LUT1
		opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/Mcount_clear_wa
it_cy<0>_rt
LUT1
		opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_0/Mcount_clear_wa
it_cy<0>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<30>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<29>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<28>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<27>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<26>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<25>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<24>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<23>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<22>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<21>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<20>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<19>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<18>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<17>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<16>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<15>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<14>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<13>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<12>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<11>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<10>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<9>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<8>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<7>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<6>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<5>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<4>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<3>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<2>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<1>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_xor<31>_rt
LUT5 		sys_block_inst/sys_block_inst/n00837
LUT6 		adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl/n004791

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_adc3wire_clk                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_adc3wire_data                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| adc0_adc3wire_spi_rst              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_modepin                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0clk_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0clk_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_n_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data0_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data0_p_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_n_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data1_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data1_p_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_n_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data2_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data2_p_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_n_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0data3_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<4>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<5>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<6>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| adc0data3_p_i<7>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDESE1    |          |          |
| epb_addr<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<6>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<8>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<9>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<10>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<11>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<12>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<13>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<14>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<15>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<16>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<17>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<18>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<19>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<20>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<21>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<22>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<23>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<24>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<25>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<26>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<27>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<28>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<29>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_clk_in                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| epb_cs_n                           | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_data<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<16>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<17>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<18>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<19>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<20>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<21>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<22>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<23>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<24>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<25>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<26>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<27>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<28>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<29>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<30>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<31>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_doe_n                          | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| epb_oe_n                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| epb_r_w_n                          | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_rdy                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ppc_irq_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sys_clk_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sys_clk_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
DSP48E1
"adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_ch
ar_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/B
U2/U0/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx5.i_dsp48e_wrap/i_primitive/DSP4
8E1":
ACASCREG:0
ADREG:0
ALUMODEREG:0
AREG:0
AUTORESET_PATDET:NO_RESET
A_INPUT:DIRECT
BCASCREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
DREG:0
INMODEREG:0
MREG:0
OPMODEREG:0
PREG:1
SEL_MASK:MASK
SEL_PATTERN:PATTERN
USE_DPORT:FALSE
USE_MULT:NONE
USE_PATTERN_DETECT:NO_PATDET
USE_SIMD:ONE48
MASK = 3FFFFFFFFFFF
PATTERN = 000000000000


MMCM_ADV "adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/MMCM0":
BANDWIDTH:OPTIMIZED
CASC_LOCK_EN:FALSE
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_FRAC_WF:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_FRAC_WF:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
CLOCK_HOLD:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
HVLF_STEP:FALSE
IN_DLY_EN:TRUE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_SLIPD:FALSE
STARTUP_WAIT:FALSE
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 6.0
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 4
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE_F = 1.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 3
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 6
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 6
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 90.0
CLKOUT4_DIVIDE = 6
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 180.0
CLKOUT5_DIVIDE = 6
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 270.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 2
REF_JITTER1 = 0.0
REF_JITTER2 = 0.0


MMCM_ADV "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM":
BANDWIDTH:OPTIMIZED
CASC_LOCK_EN:FALSE
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_FRAC_WF:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_FRAC_WF:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
CLOCK_HOLD:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
HVLF_STEP:FALSE
IN_DLY_EN:TRUE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_SLIPD:FALSE
STARTUP_WAIT:FALSE
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 8.0
CLKFBOUT_PHASE = -0.0
CLKIN1_PERIOD = 10.000000
CLKIN2_PERIOD = 0.000
CLKOUT0_DIVIDE_F = 1.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 16
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.01
REF_JITTER2 = 0.01



Section 13 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                           | Reset Signal                                                                                                                                           | Set Signal | Enable Signal                                                                                                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_clk                                               |                                                                                                                                                        |            | GLOBAL_LOGIC1                                                                                                                                          | 20               | 132            |
| adc0_clk                                               | adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/delay/op_mem_20_24(0) |            | adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/register5/internal_ce | 1                | 1              |
| adc0_clk                                               | adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/logical_y_net      |            | adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/edge_op_y_net_x4                         | 1                | 1              |
| adc0_clk                                               | adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/edge_op_y_net_x4                         |            | adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register1_q_net    | 1                | 1              |
| adc0_clk                                               | sys_block_inst/sys_block_inst/rst_fabRR                                                                                                                |            |                                                                                                                                                        | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_psclk                                             |                                                                                                                                                        |            | GLOBAL_LOGIC1                                                                                                                                          | 2                | 2              |
| adc0_psclk                                             | adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Rst                                                                                                 |            |                                                                                                                                                        | 43               | 81             |
| adc0_psclk                                             | adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Rst                                                                                                 |            | opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_0/_n0145_inv                                                                              | 8                | 24             |
| adc0_psclk                                             | adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Rst                                                                                                 |            | opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_0/_n0148_inv                                                                              | 3                | 8              |
| adc0_psclk                                             | adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Rst                                                                                                 |            | opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/_n0145_inv                                                                              | 2                | 5              |
| adc0_psclk                                             | adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Rst                                                                                                 |            | opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1/_n0148_inv                                                                              | 3                | 8              |
| adc0_psclk                                             | opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2_inv                                                                  |            |                                                                                                                                                        | 2                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk |                                                                                                                                                        |            | GLOBAL_LOGIC1                                                                                                                                          | 4                | 4              |
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk |                                                                                                                                                        |            | reset_block_inst/reset_block_inst/_n0044_inv                                                                                                           | 145              | 551            |
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk | adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Rst                                                                                                 |            |                                                                                                                                                        | 24               | 39             |
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk | epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_val                                                                                     |            |                                                                                                                                                        | 3                | 10             |
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk | opb0/opb0/sys_rst_i                                                                                                                                    |            |                                                                                                                                                        | 1                | 1              |
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk | sys_block_inst/sys_block_inst/bus_wait<0>                                                                                                              |            |                                                                                                                                                        | 2                | 2              |
| adc5g_r2_char_b02_snapshot0_bram_ramblk_portb_BRAM_Clk | sys_block_inst/sys_block_inst/val_gotRR<0>                                                                                                             |            | sys_block_inst/sys_block_inst/latch_state_FSM_FFd2                                                                                                     | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 14 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                         | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCM_ADV  | Full Hierarchical Name                                                                                                                                                                                                                 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                        |           | 68/618        | 0/736         | 99/1065       | 0/74          | 0/16      | 0/1     | 0/5   | 0/0   | 0/0   | 0/2       | system                                                                                                                                                                                                                                 |
| +adc5g_r2_char_b02_XSG_core_config                             |           | 0/36          | 0/168         | 0/69          | 0/64          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config                                                                                                                                                                                               |
| ++adc5g_r2_char_b02_XSG_core_config                            |           | 0/36          | 0/168         | 0/69          | 0/64          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config                                                                                                                                                             |
| +++adc5g_r2_char_b02_x0                                        |           | 0/36          | 0/168         | 0/69          | 0/64          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0                                                                                                                                        |
| ++++snapshot0_54f9ff9dd5                                       |           | 0/36          | 0/168         | 0/69          | 0/64          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5                                                                                                                   |
| +++++add_del                                                   |           | 2/2           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_del                                                                                                           |
| +++++add_gen_f2c4552d5d                                        |           | 0/11          | 0/23          | 0/3           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d                                                                                                |
| ++++++add_gen                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen                                                                                        |
| +++++++comp0.core_instance0                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0                                                                   |
| ++++++++BU2                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/BU2                                                               |
| +++++++++U0                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/BU2/U0                                                            |
| ++++++++++i_baseip.i_xbip_counter                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/BU2/U0/i_baseip.i_xbip_counter                                    |
| +++++++++++i_dsp48.i_dsp                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/BU2/U0/i_baseip.i_xbip_counter/i_dsp48.i_dsp                      |
| ++++++++++++i_vx5.i_dsp48e_wrap                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/add_gen/comp0.core_instance0/BU2/U0/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx5.i_dsp48e_wrap  |
| ++++++delay                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/delay                                                                                          |
| ++++++delay1                                                   |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/delay1                                                                                         |
| +++++++srl_delay.synth_reg_srl_inst                            |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/delay1/srl_delay.synth_reg_srl_inst                                                            |
| ++++++++partial_one.last_srl17e                                |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                    |
| ++++++delay4                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/delay4                                                                                         |
| ++++++edge_detect_128bbf03dd                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/edge_detect_128bbf03dd                                                                         |
| +++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/edge_detect_128bbf03dd/delay                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/edge_detect_128bbf03dd/delay/srl_delay.synth_reg_srl_inst                                      |
| +++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/edge_detect_128bbf03dd/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e              |
| ++++++inverter                                                 |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/inverter                                                                                       |
| ++++++logical1                                                 |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/logical1                                                                                       |
| ++++++register5                                                |           | 1/2           | 0/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/register5                                                                                      |
| +++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/register5/synth_reg_inst                                                                       |
| ++++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                     |
| ++++++shift                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/add_gen_f2c4552d5d/shift                                                                                          |
| +++++basic_ctrl_252e55e502                                     |           | 1/6           | 0/4           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502                                                                                             |
| ++++++delay1                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/delay1                                                                                      |
| +++++++srl_delay.synth_reg_srl_inst                            |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/delay1/srl_delay.synth_reg_srl_inst                                                         |
| ++++++++partial_one.last_srl17e                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                 |
| ++++++edge_detect_2d65410b4a                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/edge_detect_2d65410b4a                                                                      |
| +++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/edge_detect_2d65410b4a/delay                                                                |
| ++++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/edge_detect_2d65410b4a/delay/srl_delay.synth_reg_srl_inst                                   |
| +++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/edge_detect_2d65410b4a/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e           |
| ++++++logical                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/logical                                                                                     |
| ++++++register1                                                |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register1                                                                                   |
| +++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register1/synth_reg_inst                                                                    |
| ++++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                  |
| ++++++register6                                                |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register6                                                                                   |
| +++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register6/synth_reg_inst                                                                    |
| ++++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/basic_ctrl_252e55e502/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                  |
| +++++dat_del                                                   |           | 16/16         | 128/128       | 64/64         | 64/64         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/dat_del                                                                                                           |
| +++++we_del                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_XSG_core_config/adc5g_r2_char_b02_x0/snapshot0_54f9ff9dd5/we_del                                                                                                            |
| +adc5g_r2_char_b02_asiaa_adc5g                                 |           | 0/72          | 0/1           | 0/96          | 0/0           | 0/0       | 0/0     | 0/3   | 0/0   | 0/0   | 0/1       | system/adc5g_r2_char_b02_asiaa_adc5g                                                                                                                                                                                                   |
| ++adc5g_r2_char_b02_asiaa_adc5g                                |           | 13/72         | 1/1           | 16/96         | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g                                                                                                                                                                     |
| +++chan1_mode.GC2BI0                                           |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI0                                                                                                                                                   |
| +++chan1_mode.GC2BI1                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI1                                                                                                                                                   |
| +++chan1_mode.GC2BI2                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI2                                                                                                                                                   |
| +++chan1_mode.GC2BI3                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI3                                                                                                                                                   |
| +++chan1_mode.GC2BI4                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI4                                                                                                                                                   |
| +++chan1_mode.GC2BI5                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI5                                                                                                                                                   |
| +++chan1_mode.GC2BI6                                           |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI6                                                                                                                                                   |
| +++chan1_mode.GC2BI7                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BI7                                                                                                                                                   |
| +++chan1_mode.GC2BQ0                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ0                                                                                                                                                   |
| +++chan1_mode.GC2BQ1                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ1                                                                                                                                                   |
| +++chan1_mode.GC2BQ2                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ2                                                                                                                                                   |
| +++chan1_mode.GC2BQ3                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ3                                                                                                                                                   |
| +++chan1_mode.GC2BQ4                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ4                                                                                                                                                   |
| +++chan1_mode.GC2BQ5                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ5                                                                                                                                                   |
| +++chan1_mode.GC2BQ6                                           |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ6                                                                                                                                                   |
| +++chan1_mode.GC2BQ7                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_asiaa_adc5g/adc5g_r2_char_b02_asiaa_adc5g/chan1_mode.GC2BQ7                                                                                                                                                   |
| +adc5g_r2_char_b02_snapshot0_bram                              |           | 0/18          | 0/36          | 0/45          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram                                                                                                                                                                                                |
| ++adc5g_r2_char_b02_snapshot0_bram                             |           | 2/18          | 1/36          | 2/45          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                                           |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram/I_BRAM_CONTROLLER                                                                                                                                             |
| +++I_opb_ipif                                                  |           | 0/13          | 0/35          | 0/39          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram/I_opb_ipif                                                                                                                                                    |
| ++++OPB_BAM_I                                                  |           | 12/13         | 35/35         | 36/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram/I_opb_ipif/OPB_BAM_I                                                                                                                                          |
| +++++DEVICESEL_S0_I                                            |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram/adc5g_r2_char_b02_snapshot0_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                           |
| +adc5g_r2_char_b02_snapshot0_bram_ramblk                       |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk                                                                                                                                                                                         |
| ++adc5g_r2_char_b02_snapshot0_bram_ramblk                      |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk                                                                                                                                                 |
| +++bram_inst                                                   |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst                                                                                                                                       |
| ++++BU2                                                        |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2                                                                                                                                   |
| +++++U0                                                        |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0                                                                                                                                |
| ++++++blk_mem_generator                                        |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator                                                                                                              |
| +++++++valid.cstr                                              |           | 0/24          | 0/2           | 0/40          | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr                                                                                                   |
| ++++++++bindec_a.bindec_inst_a                                 |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                            |
| ++++++++bindec_b.bindec_inst_b                                 |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                            |
| ++++++++has_mux_b.B                                            |           | 20/20         | 2/2           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                       |
| ++++++++ramloop[0].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[10].ram.r                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r                                                                                 |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_noinit.ram                                                                   |
| ++++++++ramloop[11].ram.r                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r                                                                                 |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram                                                                   |
| ++++++++ramloop[12].ram.r                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r                                                                                 |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v5_noinit.ram                                                                   |
| ++++++++ramloop[13].ram.r                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r                                                                                 |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram                                                                   |
| ++++++++ramloop[14].ram.r                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r                                                                                 |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram                                                                   |
| ++++++++ramloop[15].ram.r                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r                                                                                 |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v5_noinit.ram                                                                   |
| ++++++++ramloop[1].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[2].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[3].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[4].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[5].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[6].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[7].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[8].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram                                                                    |
| ++++++++ramloop[9].ram.r                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r                                                                                  |
| +++++++++v5_noinit.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_bram_ramblk/adc5g_r2_char_b02_snapshot0_bram_ramblk/bram_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram                                                                    |
| +adc5g_r2_char_b02_snapshot0_ctrl                              |           | 0/44          | 0/39          | 0/76          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_ctrl                                                                                                                                                                                                |
| ++adc5g_r2_char_b02_snapshot0_ctrl                             |           | 44/44         | 39/39         | 76/76         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_ctrl/adc5g_r2_char_b02_snapshot0_ctrl                                                                                                                                                               |
| +adc5g_r2_char_b02_snapshot0_status                            |           | 0/41          | 0/69          | 0/98          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_status                                                                                                                                                                                              |
| ++adc5g_r2_char_b02_snapshot0_status                           |           | 41/41         | 69/69         | 98/98         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/adc5g_r2_char_b02_snapshot0_status/adc5g_r2_char_b02_snapshot0_status                                                                                                                                                           |
| +epb_opb_bridge_inst                                           |           | 0/55          | 0/26          | 0/49          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/epb_opb_bridge_inst                                                                                                                                                                                                             |
| ++epb_opb_bridge_inst                                          |           | 55/55         | 26/26         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/epb_opb_bridge_inst/epb_opb_bridge_inst                                                                                                                                                                                         |
| +infrastructure_inst                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1       | system/infrastructure_inst                                                                                                                                                                                                             |
| ++infrastructure_inst                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1       | system/infrastructure_inst/infrastructure_inst                                                                                                                                                                                         |
| +opb0                                                          |           | 0/46          | 0/6           | 0/48          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0                                                                                                                                                                                                                            |
| ++opb0                                                         |           | 4/46          | 1/6           | 3/48          | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0                                                                                                                                                                                                                       |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I                                                                                                                                                                                |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                                                                                                                                                                |
| +++OPB_ARBITER_I                                               |           | 0/4           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_ARBITER_I                                                                                                                                                                                                         |
| ++++OPB_ARBITER_CORE_I                                         |           | 0/4           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I                                                                                                                                                                                      |
| +++++WATCHDOG_TIMER_I                                          |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I                                                                                                                                                                     |
| +++OPB_DBus_I                                                  |           | 32/32         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_DBus_I                                                                                                                                                                                                            |
| +++OPB_beAck_I                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_beAck_I                                                                                                                                                                                                           |
| +++OPB_dwAck_I                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_dwAck_I                                                                                                                                                                                                           |
| +++OPB_fwAck_I                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_fwAck_I                                                                                                                                                                                                           |
| +++OPB_hwAck_I                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_hwAck_I                                                                                                                                                                                                           |
| +opb_adc5g_controller_0                                        |           | 0/115         | 0/187         | 0/266         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0                                                                                                                                                                                                          |
| ++opb_adc5g_controller_0                                       |           | 0/115         | 0/187         | 0/266         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                  |           | 0/38          | 0/59          | 0/58          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I                                                                                                                                                                        |
| ++++OPB_BAM_I                                                  |           | 34/38         | 59/59         | 52/58         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I                                                                                                                                                              |
| +++++DEVICESEL_S0_I                                            |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                    |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                    |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                    |
| +++USER_LOGIC_I                                                |           | 37/37         | 52/52         | 94/94         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/USER_LOGIC_I                                                                                                                                                                      |
| +++adc_config_mux_0                                            |           | 25/25         | 48/48         | 69/69         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_0                                                                                                                                                                  |
| +++adc_config_mux_1                                            |           | 15/15         | 28/28         | 45/45         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb_adc5g_controller_0/opb_adc5g_controller_0/adc_config_mux_1                                                                                                                                                                  |
| +reset_block_inst                                              |           | 0/24          | 0/64          | 0/82          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/reset_block_inst                                                                                                                                                                                                                |
| ++reset_block_inst                                             |           | 24/24         | 64/64         | 82/82         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/reset_block_inst/reset_block_inst                                                                                                                                                                                               |
| +sys_block_inst                                                |           | 0/75          | 0/138         | 0/97          | 0/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/sys_block_inst                                                                                                                                                                                                                  |
| ++sys_block_inst                                               |           | 75/75         | 138/138       | 97/97         | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/sys_block_inst/sys_block_inst                                                                                                                                                                                                   |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
