#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan  6 16:34:07 2025
# Process ID: 1363716
# Current directory: /home/gme/guilherme.manske/hls/fibonacci/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/kernel/xsim_script.tcl}
# Log file: /home/gme/guilherme.manske/hls/fibonacci/solution1/sim/verilog/xsim.log
# Journal file: /home/gme/guilherme.manske/hls/fibonacci/solution1/sim/verilog/xsim.jou
# Running On: cadmicro-inf-el8-623207, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 6, Host memory: 33457 MB
#-----------------------------------------------------------
source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -autoloadwcfg -tclbatch {kernel.tcl}
Time resolution is 1 ps
source kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "235000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 295 ns : File "/home/gme/guilherme.manske/hls/fibonacci/solution1/sim/verilog/kernel.autotb.v" Line 262
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jan  6 16:34:09 2025...
