
IntanAmp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2bc  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800a468  0800a468  0001a468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4b8  0800a4b8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4b8  0800a4b8  0001a4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4c0  0800a4c0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4c0  0800a4c0  0001a4c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4c4  0800a4c4  0001a4c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800a4c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b1c  2000007c  0800a544  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b98  0800a544  00020b98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c9d5  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003db2  00000000  00000000  0003cac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001728  00000000  00000000  00040878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011de  00000000  00000000  00041fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bd89  00000000  00000000  0004317e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ea00  00000000  00000000  0006ef07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001084ca  00000000  00000000  0008d907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000064d8  00000000  00000000  00195dd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0019c2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000007c 	.word	0x2000007c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800a450 	.word	0x0800a450

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000080 	.word	0x20000080
 80001e8:	0800a450 	.word	0x0800a450

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b970 	b.w	80004e4 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9e08      	ldr	r6, [sp, #32]
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	460f      	mov	r7, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4694      	mov	ip, r2
 8000230:	d965      	bls.n	80002fe <__udivmoddi4+0xe2>
 8000232:	fab2 f382 	clz	r3, r2
 8000236:	b143      	cbz	r3, 800024a <__udivmoddi4+0x2e>
 8000238:	fa02 fc03 	lsl.w	ip, r2, r3
 800023c:	f1c3 0220 	rsb	r2, r3, #32
 8000240:	409f      	lsls	r7, r3
 8000242:	fa20 f202 	lsr.w	r2, r0, r2
 8000246:	4317      	orrs	r7, r2
 8000248:	409c      	lsls	r4, r3
 800024a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800024e:	fa1f f58c 	uxth.w	r5, ip
 8000252:	fbb7 f1fe 	udiv	r1, r7, lr
 8000256:	0c22      	lsrs	r2, r4, #16
 8000258:	fb0e 7711 	mls	r7, lr, r1, r7
 800025c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000260:	fb01 f005 	mul.w	r0, r1, r5
 8000264:	4290      	cmp	r0, r2
 8000266:	d90a      	bls.n	800027e <__udivmoddi4+0x62>
 8000268:	eb1c 0202 	adds.w	r2, ip, r2
 800026c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000270:	f080 811c 	bcs.w	80004ac <__udivmoddi4+0x290>
 8000274:	4290      	cmp	r0, r2
 8000276:	f240 8119 	bls.w	80004ac <__udivmoddi4+0x290>
 800027a:	3902      	subs	r1, #2
 800027c:	4462      	add	r2, ip
 800027e:	1a12      	subs	r2, r2, r0
 8000280:	b2a4      	uxth	r4, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800028e:	fb00 f505 	mul.w	r5, r0, r5
 8000292:	42a5      	cmp	r5, r4
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x90>
 8000296:	eb1c 0404 	adds.w	r4, ip, r4
 800029a:	f100 32ff 	add.w	r2, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x294>
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x294>
 80002a8:	4464      	add	r4, ip
 80002aa:	3802      	subs	r0, #2
 80002ac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b0:	1b64      	subs	r4, r4, r5
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11e      	cbz	r6, 80002be <__udivmoddi4+0xa2>
 80002b6:	40dc      	lsrs	r4, r3
 80002b8:	2300      	movs	r3, #0
 80002ba:	e9c6 4300 	strd	r4, r3, [r6]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0xbc>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80ed 	beq.w	80004a6 <__udivmoddi4+0x28a>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e9c6 0500 	strd	r0, r5, [r6]
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	d149      	bne.n	8000374 <__udivmoddi4+0x158>
 80002e0:	42ab      	cmp	r3, r5
 80002e2:	d302      	bcc.n	80002ea <__udivmoddi4+0xce>
 80002e4:	4282      	cmp	r2, r0
 80002e6:	f200 80f8 	bhi.w	80004da <__udivmoddi4+0x2be>
 80002ea:	1a84      	subs	r4, r0, r2
 80002ec:	eb65 0203 	sbc.w	r2, r5, r3
 80002f0:	2001      	movs	r0, #1
 80002f2:	4617      	mov	r7, r2
 80002f4:	2e00      	cmp	r6, #0
 80002f6:	d0e2      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f8:	e9c6 4700 	strd	r4, r7, [r6]
 80002fc:	e7df      	b.n	80002be <__udivmoddi4+0xa2>
 80002fe:	b902      	cbnz	r2, 8000302 <__udivmoddi4+0xe6>
 8000300:	deff      	udf	#255	; 0xff
 8000302:	fab2 f382 	clz	r3, r2
 8000306:	2b00      	cmp	r3, #0
 8000308:	f040 8090 	bne.w	800042c <__udivmoddi4+0x210>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f fe8c 	uxth.w	lr, ip
 8000316:	2101      	movs	r1, #1
 8000318:	fbb2 f5f7 	udiv	r5, r2, r7
 800031c:	fb07 2015 	mls	r0, r7, r5, r2
 8000320:	0c22      	lsrs	r2, r4, #16
 8000322:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000326:	fb0e f005 	mul.w	r0, lr, r5
 800032a:	4290      	cmp	r0, r2
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x124>
 800032e:	eb1c 0202 	adds.w	r2, ip, r2
 8000332:	f105 38ff 	add.w	r8, r5, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x122>
 8000338:	4290      	cmp	r0, r2
 800033a:	f200 80cb 	bhi.w	80004d4 <__udivmoddi4+0x2b8>
 800033e:	4645      	mov	r5, r8
 8000340:	1a12      	subs	r2, r2, r0
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb2 f0f7 	udiv	r0, r2, r7
 8000348:	fb07 2210 	mls	r2, r7, r0, r2
 800034c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000350:	fb0e fe00 	mul.w	lr, lr, r0
 8000354:	45a6      	cmp	lr, r4
 8000356:	d908      	bls.n	800036a <__udivmoddi4+0x14e>
 8000358:	eb1c 0404 	adds.w	r4, ip, r4
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	d202      	bcs.n	8000368 <__udivmoddi4+0x14c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f200 80bb 	bhi.w	80004de <__udivmoddi4+0x2c2>
 8000368:	4610      	mov	r0, r2
 800036a:	eba4 040e 	sub.w	r4, r4, lr
 800036e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000372:	e79f      	b.n	80002b4 <__udivmoddi4+0x98>
 8000374:	f1c1 0720 	rsb	r7, r1, #32
 8000378:	408b      	lsls	r3, r1
 800037a:	fa22 fc07 	lsr.w	ip, r2, r7
 800037e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000382:	fa05 f401 	lsl.w	r4, r5, r1
 8000386:	fa20 f307 	lsr.w	r3, r0, r7
 800038a:	40fd      	lsrs	r5, r7
 800038c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000390:	4323      	orrs	r3, r4
 8000392:	fbb5 f8f9 	udiv	r8, r5, r9
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	fb09 5518 	mls	r5, r9, r8, r5
 800039e:	0c1c      	lsrs	r4, r3, #16
 80003a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003a4:	fb08 f50e 	mul.w	r5, r8, lr
 80003a8:	42a5      	cmp	r5, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	fa00 f001 	lsl.w	r0, r0, r1
 80003b2:	d90b      	bls.n	80003cc <__udivmoddi4+0x1b0>
 80003b4:	eb1c 0404 	adds.w	r4, ip, r4
 80003b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003bc:	f080 8088 	bcs.w	80004d0 <__udivmoddi4+0x2b4>
 80003c0:	42a5      	cmp	r5, r4
 80003c2:	f240 8085 	bls.w	80004d0 <__udivmoddi4+0x2b4>
 80003c6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ca:	4464      	add	r4, ip
 80003cc:	1b64      	subs	r4, r4, r5
 80003ce:	b29d      	uxth	r5, r3
 80003d0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d4:	fb09 4413 	mls	r4, r9, r3, r4
 80003d8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003dc:	fb03 fe0e 	mul.w	lr, r3, lr
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x1da>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003ec:	d26c      	bcs.n	80004c8 <__udivmoddi4+0x2ac>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	d96a      	bls.n	80004c8 <__udivmoddi4+0x2ac>
 80003f2:	3b02      	subs	r3, #2
 80003f4:	4464      	add	r4, ip
 80003f6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003fa:	fba3 9502 	umull	r9, r5, r3, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	42ac      	cmp	r4, r5
 8000404:	46c8      	mov	r8, r9
 8000406:	46ae      	mov	lr, r5
 8000408:	d356      	bcc.n	80004b8 <__udivmoddi4+0x29c>
 800040a:	d053      	beq.n	80004b4 <__udivmoddi4+0x298>
 800040c:	b156      	cbz	r6, 8000424 <__udivmoddi4+0x208>
 800040e:	ebb0 0208 	subs.w	r2, r0, r8
 8000412:	eb64 040e 	sbc.w	r4, r4, lr
 8000416:	fa04 f707 	lsl.w	r7, r4, r7
 800041a:	40ca      	lsrs	r2, r1
 800041c:	40cc      	lsrs	r4, r1
 800041e:	4317      	orrs	r7, r2
 8000420:	e9c6 7400 	strd	r7, r4, [r6]
 8000424:	4618      	mov	r0, r3
 8000426:	2100      	movs	r1, #0
 8000428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042c:	f1c3 0120 	rsb	r1, r3, #32
 8000430:	fa02 fc03 	lsl.w	ip, r2, r3
 8000434:	fa20 f201 	lsr.w	r2, r0, r1
 8000438:	fa25 f101 	lsr.w	r1, r5, r1
 800043c:	409d      	lsls	r5, r3
 800043e:	432a      	orrs	r2, r5
 8000440:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000444:	fa1f fe8c 	uxth.w	lr, ip
 8000448:	fbb1 f0f7 	udiv	r0, r1, r7
 800044c:	fb07 1510 	mls	r5, r7, r0, r1
 8000450:	0c11      	lsrs	r1, r2, #16
 8000452:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000456:	fb00 f50e 	mul.w	r5, r0, lr
 800045a:	428d      	cmp	r5, r1
 800045c:	fa04 f403 	lsl.w	r4, r4, r3
 8000460:	d908      	bls.n	8000474 <__udivmoddi4+0x258>
 8000462:	eb1c 0101 	adds.w	r1, ip, r1
 8000466:	f100 38ff 	add.w	r8, r0, #4294967295
 800046a:	d22f      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800046c:	428d      	cmp	r5, r1
 800046e:	d92d      	bls.n	80004cc <__udivmoddi4+0x2b0>
 8000470:	3802      	subs	r0, #2
 8000472:	4461      	add	r1, ip
 8000474:	1b49      	subs	r1, r1, r5
 8000476:	b292      	uxth	r2, r2
 8000478:	fbb1 f5f7 	udiv	r5, r1, r7
 800047c:	fb07 1115 	mls	r1, r7, r5, r1
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	fb05 f10e 	mul.w	r1, r5, lr
 8000488:	4291      	cmp	r1, r2
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x282>
 800048c:	eb1c 0202 	adds.w	r2, ip, r2
 8000490:	f105 38ff 	add.w	r8, r5, #4294967295
 8000494:	d216      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000496:	4291      	cmp	r1, r2
 8000498:	d914      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 800049a:	3d02      	subs	r5, #2
 800049c:	4462      	add	r2, ip
 800049e:	1a52      	subs	r2, r2, r1
 80004a0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004a4:	e738      	b.n	8000318 <__udivmoddi4+0xfc>
 80004a6:	4631      	mov	r1, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e708      	b.n	80002be <__udivmoddi4+0xa2>
 80004ac:	4639      	mov	r1, r7
 80004ae:	e6e6      	b.n	800027e <__udivmoddi4+0x62>
 80004b0:	4610      	mov	r0, r2
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x90>
 80004b4:	4548      	cmp	r0, r9
 80004b6:	d2a9      	bcs.n	800040c <__udivmoddi4+0x1f0>
 80004b8:	ebb9 0802 	subs.w	r8, r9, r2
 80004bc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004c0:	3b01      	subs	r3, #1
 80004c2:	e7a3      	b.n	800040c <__udivmoddi4+0x1f0>
 80004c4:	4645      	mov	r5, r8
 80004c6:	e7ea      	b.n	800049e <__udivmoddi4+0x282>
 80004c8:	462b      	mov	r3, r5
 80004ca:	e794      	b.n	80003f6 <__udivmoddi4+0x1da>
 80004cc:	4640      	mov	r0, r8
 80004ce:	e7d1      	b.n	8000474 <__udivmoddi4+0x258>
 80004d0:	46d0      	mov	r8, sl
 80004d2:	e77b      	b.n	80003cc <__udivmoddi4+0x1b0>
 80004d4:	3d02      	subs	r5, #2
 80004d6:	4462      	add	r2, ip
 80004d8:	e732      	b.n	8000340 <__udivmoddi4+0x124>
 80004da:	4608      	mov	r0, r1
 80004dc:	e70a      	b.n	80002f4 <__udivmoddi4+0xd8>
 80004de:	4464      	add	r4, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e742      	b.n	800036a <__udivmoddi4+0x14e>

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ec:	f000 fbe5 	bl	8000cba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f0:	f000 f822 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f4:	f000 f946 	bl	8000784 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80004f8:	f000 f882 	bl	8000600 <MX_LPUART1_UART_Init>
  MX_USB_HOST_Init();
 80004fc:	f009 fb34 	bl	8009b68 <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 8000500:	f000 f8ac 	bl	800065c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000504:	f000 f8da 	bl	80006bc <MX_SPI1_Init>
  MX_TIM17_Init();
 8000508:	f000 f916 	bl	8000738 <MX_TIM17_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800050c:	2201      	movs	r2, #1
 800050e:	2180      	movs	r1, #128	; 0x80
 8000510:	4808      	ldr	r0, [pc, #32]	; (8000534 <main+0x4c>)
 8000512:	f000 ff4f 	bl	80013b4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000516:	2064      	movs	r0, #100	; 0x64
 8000518:	f000 fc44 	bl	8000da4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2180      	movs	r1, #128	; 0x80
 8000520:	4804      	ldr	r0, [pc, #16]	; (8000534 <main+0x4c>)
 8000522:	f000 ff47 	bl	80013b4 <HAL_GPIO_WritePin>
	HAL_Delay(800);
 8000526:	f44f 7048 	mov.w	r0, #800	; 0x320
 800052a:	f000 fc3b 	bl	8000da4 <HAL_Delay>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800052e:	f009 fb41 	bl	8009bb4 <MX_USB_HOST_Process>
  {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000532:	e7eb      	b.n	800050c <main+0x24>
 8000534:	48000400 	.word	0x48000400

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b096      	sub	sp, #88	; 0x58
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	2244      	movs	r2, #68	; 0x44
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f009 fef2 	bl	800a330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	463b      	mov	r3, r7
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800055a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800055e:	f002 fc43 	bl	8002de8 <HAL_PWREx_ControlVoltageScaling>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000568:	f000 f9ae 	bl	80008c8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800056c:	f002 fc1e 	bl	8002dac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000570:	4b22      	ldr	r3, [pc, #136]	; (80005fc <SystemClock_Config+0xc4>)
 8000572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000576:	4a21      	ldr	r2, [pc, #132]	; (80005fc <SystemClock_Config+0xc4>)
 8000578:	f023 0318 	bic.w	r3, r3, #24
 800057c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000580:	2314      	movs	r3, #20
 8000582:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000584:	2301      	movs	r3, #1
 8000586:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000588:	2301      	movs	r3, #1
 800058a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 8000590:	2390      	movs	r3, #144	; 0x90
 8000592:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000594:	2302      	movs	r3, #2
 8000596:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000598:	2301      	movs	r3, #1
 800059a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 800059c:	2305      	movs	r3, #5
 800059e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 80005a0:	2347      	movs	r3, #71	; 0x47
 80005a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a4:	2302      	movs	r3, #2
 80005a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005a8:	2302      	movs	r3, #2
 80005aa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 80005ac:	2306      	movs	r3, #6
 80005ae:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	4618      	mov	r0, r3
 80005b6:	f002 fc8d 	bl	8002ed4 <HAL_RCC_OscConfig>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005c0:	f000 f982 	bl	80008c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c4:	230f      	movs	r3, #15
 80005c6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c8:	2303      	movs	r3, #3
 80005ca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80005cc:	2390      	movs	r3, #144	; 0x90
 80005ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005da:	463b      	mov	r3, r7
 80005dc:	2100      	movs	r1, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f003 f892 	bl	8003708 <HAL_RCC_ClockConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80005ea:	f000 f96d 	bl	80008c8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80005ee:	f003 fdab 	bl	8004148 <HAL_RCCEx_EnableMSIPLLMode>
}
 80005f2:	bf00      	nop
 80005f4:	3758      	adds	r7, #88	; 0x58
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40021000 	.word	0x40021000

08000600 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 8000606:	4a13      	ldr	r2, [pc, #76]	; (8000654 <MX_LPUART1_UART_Init+0x54>)
 8000608:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 800060c:	4a12      	ldr	r2, [pc, #72]	; (8000658 <MX_LPUART1_UART_Init+0x58>)
 800060e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 8000612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000616:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000618:	4b0d      	ldr	r3, [pc, #52]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 8000626:	220c      	movs	r2, #12
 8000628:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <MX_LPUART1_UART_Init+0x50>)
 800063e:	f004 fa09 	bl	8004a54 <HAL_UART_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000648:	f000 f93e 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000098 	.word	0x20000098
 8000654:	40008000 	.word	0x40008000
 8000658:	00033324 	.word	0x00033324

0800065c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000660:	4b14      	ldr	r3, [pc, #80]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000662:	4a15      	ldr	r2, [pc, #84]	; (80006b8 <MX_USART1_UART_Init+0x5c>)
 8000664:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000666:	4b13      	ldr	r3, [pc, #76]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000668:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800066c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800066e:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000674:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800067a:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000680:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000682:	220c      	movs	r2, #12
 8000684:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000688:	2200      	movs	r2, #0
 800068a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 800068e:	2200      	movs	r2, #0
 8000690:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 8000694:	2200      	movs	r2, #0
 8000696:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 800069a:	2200      	movs	r2, #0
 800069c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800069e:	4805      	ldr	r0, [pc, #20]	; (80006b4 <MX_USART1_UART_Init+0x58>)
 80006a0:	f004 fa26 	bl	8004af0 <HAL_HalfDuplex_Init>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006aa:	f000 f90d 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	20000120 	.word	0x20000120
 80006b8:	40013800 	.word	0x40013800

080006bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <MX_SPI1_Init+0x74>)
 80006c2:	4a1c      	ldr	r2, [pc, #112]	; (8000734 <MX_SPI1_Init+0x78>)
 80006c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	; (8000730 <MX_SPI1_Init+0x74>)
 80006c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ce:	4b18      	ldr	r3, [pc, #96]	; (8000730 <MX_SPI1_Init+0x74>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80006d4:	4b16      	ldr	r3, [pc, #88]	; (8000730 <MX_SPI1_Init+0x74>)
 80006d6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80006da:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006dc:	4b14      	ldr	r3, [pc, #80]	; (8000730 <MX_SPI1_Init+0x74>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e2:	4b13      	ldr	r3, [pc, #76]	; (8000730 <MX_SPI1_Init+0x74>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e8:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_SPI1_Init+0x74>)
 80006ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006ee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <MX_SPI1_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_SPI1_Init+0x74>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_SPI1_Init+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_SPI1_Init+0x74>)
 8000704:	2200      	movs	r2, #0
 8000706:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_SPI1_Init+0x74>)
 800070a:	2207      	movs	r2, #7
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800070e:	4b08      	ldr	r3, [pc, #32]	; (8000730 <MX_SPI1_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_SPI1_Init+0x74>)
 8000716:	2208      	movs	r2, #8
 8000718:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800071a:	4805      	ldr	r0, [pc, #20]	; (8000730 <MX_SPI1_Init+0x74>)
 800071c:	f003 fef2 	bl	8004504 <HAL_SPI_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000726:	f000 f8cf 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200001a8 	.word	0x200001a8
 8000734:	40013000 	.word	0x40013000

08000738 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800073c:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_TIM17_Init+0x44>)
 800073e:	4a10      	ldr	r2, [pc, #64]	; (8000780 <MX_TIM17_Init+0x48>)
 8000740:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <MX_TIM17_Init+0x44>)
 8000744:	2200      	movs	r2, #0
 8000746:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000748:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_TIM17_Init+0x44>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 79;
 800074e:	4b0b      	ldr	r3, [pc, #44]	; (800077c <MX_TIM17_Init+0x44>)
 8000750:	224f      	movs	r2, #79	; 0x4f
 8000752:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_TIM17_Init+0x44>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <MX_TIM17_Init+0x44>)
 800075c:	2200      	movs	r2, #0
 800075e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_TIM17_Init+0x44>)
 8000762:	2200      	movs	r2, #0
 8000764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000766:	4805      	ldr	r0, [pc, #20]	; (800077c <MX_TIM17_Init+0x44>)
 8000768:	f004 f883 	bl	8004872 <HAL_TIM_Base_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000772:	f000 f8a9 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	2000020c 	.word	0x2000020c
 8000780:	40014800 	.word	0x40014800

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	; 0x28
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	4b47      	ldr	r3, [pc, #284]	; (80008b8 <MX_GPIO_Init+0x134>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800079e:	4a46      	ldr	r2, [pc, #280]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007a6:	4b44      	ldr	r3, [pc, #272]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007aa:	f003 0304 	and.w	r3, r3, #4
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b2:	4b41      	ldr	r3, [pc, #260]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b6:	4a40      	ldr	r2, [pc, #256]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007be:	4b3e      	ldr	r3, [pc, #248]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4b3b      	ldr	r3, [pc, #236]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ce:	4a3a      	ldr	r2, [pc, #232]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007d0:	f043 0301 	orr.w	r3, r3, #1
 80007d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007d6:	4b38      	ldr	r3, [pc, #224]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	60bb      	str	r3, [r7, #8]
 80007e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e2:	4b35      	ldr	r3, [pc, #212]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e6:	4a34      	ldr	r2, [pc, #208]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007e8:	f043 0302 	orr.w	r3, r3, #2
 80007ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ee:	4b32      	ldr	r3, [pc, #200]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007f2:	f003 0302 	and.w	r3, r3, #2
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007fa:	4b2f      	ldr	r3, [pc, #188]	; (80008b8 <MX_GPIO_Init+0x134>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007fe:	4a2e      	ldr	r2, [pc, #184]	; (80008b8 <MX_GPIO_Init+0x134>)
 8000800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000806:	4b2c      	ldr	r3, [pc, #176]	; (80008b8 <MX_GPIO_Init+0x134>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8000812:	f002 fb4f 	bl	8002eb4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800081c:	4827      	ldr	r0, [pc, #156]	; (80008bc <MX_GPIO_Init+0x138>)
 800081e:	f000 fdc9 	bl	80013b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|SMPS_V1_Pin|SMPS_EN_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
 8000828:	4825      	ldr	r0, [pc, #148]	; (80008c0 <MX_GPIO_Init+0x13c>)
 800082a:	f000 fdc3 	bl	80013b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800082e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000834:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	4619      	mov	r1, r3
 8000844:	481f      	ldr	r0, [pc, #124]	; (80008c4 <MX_GPIO_Init+0x140>)
 8000846:	f000 fc23 	bl	8001090 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800084a:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800084e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000850:	2301      	movs	r3, #1
 8000852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085c:	f107 0314 	add.w	r3, r7, #20
 8000860:	4619      	mov	r1, r3
 8000862:	4816      	ldr	r0, [pc, #88]	; (80008bc <MX_GPIO_Init+0x138>)
 8000864:	f000 fc14 	bl	8001090 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OverCurrent_Pin SMPS_PG_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin|SMPS_PG_Pin;
 8000868:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800086c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800086e:	2300      	movs	r3, #0
 8000870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4810      	ldr	r0, [pc, #64]	; (80008c0 <MX_GPIO_Init+0x13c>)
 800087e:	f000 fc07 	bl	8001090 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_PowerSwitchOn_Pin SMPS_V1_Pin SMPS_EN_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|SMPS_V1_Pin|SMPS_EN_Pin|SMPS_SW_Pin;
 8000882:	f44f 5331 	mov.w	r3, #11328	; 0x2c40
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	4809      	ldr	r0, [pc, #36]	; (80008c0 <MX_GPIO_Init+0x13c>)
 800089c:	f000 fbf8 	bl	8001090 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2100      	movs	r1, #0
 80008a4:	2028      	movs	r0, #40	; 0x28
 80008a6:	f000 fb7c 	bl	8000fa2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008aa:	2028      	movs	r0, #40	; 0x28
 80008ac:	f000 fb95 	bl	8000fda <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008b0:	bf00      	nop
 80008b2:	3728      	adds	r7, #40	; 0x28
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40021000 	.word	0x40021000
 80008bc:	48000400 	.word	0x48000400
 80008c0:	48001800 	.word	0x48001800
 80008c4:	48000800 	.word	0x48000800

080008c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
}
 80008ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <Error_Handler+0x8>
	...

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008de:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <HAL_MspInit+0x44>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6613      	str	r3, [r2, #96]	; 0x60
 80008e6:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	4b09      	ldr	r3, [pc, #36]	; (8000918 <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f6:	4a08      	ldr	r2, [pc, #32]	; (8000918 <HAL_MspInit+0x44>)
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fc:	6593      	str	r3, [r2, #88]	; 0x58
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b0ae      	sub	sp, #184	; 0xb8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000934:	f107 0318 	add.w	r3, r7, #24
 8000938:	228c      	movs	r2, #140	; 0x8c
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f009 fcf7 	bl	800a330 <memset>
  if(huart->Instance==LPUART1)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a44      	ldr	r2, [pc, #272]	; (8000a58 <HAL_UART_MspInit+0x13c>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d13e      	bne.n	80009ca <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800094c:	2320      	movs	r3, #32
 800094e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000950:	2300      	movs	r3, #0
 8000952:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000954:	f107 0318 	add.w	r3, r7, #24
 8000958:	4618      	mov	r0, r3
 800095a:	f003 f8f9 	bl	8003b50 <HAL_RCCEx_PeriphCLKConfig>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000964:	f7ff ffb0 	bl	80008c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000968:	4b3c      	ldr	r3, [pc, #240]	; (8000a5c <HAL_UART_MspInit+0x140>)
 800096a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800096c:	4a3b      	ldr	r2, [pc, #236]	; (8000a5c <HAL_UART_MspInit+0x140>)
 800096e:	f043 0301 	orr.w	r3, r3, #1
 8000972:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000974:	4b39      	ldr	r3, [pc, #228]	; (8000a5c <HAL_UART_MspInit+0x140>)
 8000976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000980:	4b36      	ldr	r3, [pc, #216]	; (8000a5c <HAL_UART_MspInit+0x140>)
 8000982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000984:	4a35      	ldr	r2, [pc, #212]	; (8000a5c <HAL_UART_MspInit+0x140>)
 8000986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800098a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098c:	4b33      	ldr	r3, [pc, #204]	; (8000a5c <HAL_UART_MspInit+0x140>)
 800098e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000994:	613b      	str	r3, [r7, #16]
 8000996:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000998:	f002 fa8c 	bl	8002eb4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800099c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80009a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a4:	2302      	movs	r3, #2
 80009a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b0:	2303      	movs	r3, #3
 80009b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80009b6:	2308      	movs	r3, #8
 80009b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009bc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009c0:	4619      	mov	r1, r3
 80009c2:	4827      	ldr	r0, [pc, #156]	; (8000a60 <HAL_UART_MspInit+0x144>)
 80009c4:	f000 fb64 	bl	8001090 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80009c8:	e042      	b.n	8000a50 <HAL_UART_MspInit+0x134>
  else if(huart->Instance==USART1)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a25      	ldr	r2, [pc, #148]	; (8000a64 <HAL_UART_MspInit+0x148>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d13d      	bne.n	8000a50 <HAL_UART_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009d4:	2301      	movs	r3, #1
 80009d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009d8:	2300      	movs	r3, #0
 80009da:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009dc:	f107 0318 	add.w	r3, r7, #24
 80009e0:	4618      	mov	r0, r3
 80009e2:	f003 f8b5 	bl	8003b50 <HAL_RCCEx_PeriphCLKConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80009ec:	f7ff ff6c 	bl	80008c8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80009f0:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <HAL_UART_MspInit+0x140>)
 80009f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f4:	4a19      	ldr	r2, [pc, #100]	; (8000a5c <HAL_UART_MspInit+0x140>)
 80009f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009fa:	6613      	str	r3, [r2, #96]	; 0x60
 80009fc:	4b17      	ldr	r3, [pc, #92]	; (8000a5c <HAL_UART_MspInit+0x140>)
 80009fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a08:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <HAL_UART_MspInit+0x140>)
 8000a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0c:	4a13      	ldr	r2, [pc, #76]	; (8000a5c <HAL_UART_MspInit+0x140>)
 8000a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a14:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <HAL_UART_MspInit+0x140>)
 8000a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a1c:	60bb      	str	r3, [r7, #8]
 8000a1e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000a20:	f002 fa48 	bl	8002eb4 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2c:	2312      	movs	r3, #18
 8000a2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a32:	2301      	movs	r3, #1
 8000a34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a3e:	2307      	movs	r3, #7
 8000a40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a44:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <HAL_UART_MspInit+0x144>)
 8000a4c:	f000 fb20 	bl	8001090 <HAL_GPIO_Init>
}
 8000a50:	bf00      	nop
 8000a52:	37b8      	adds	r7, #184	; 0xb8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40008000 	.word	0x40008000
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	48001800 	.word	0x48001800
 8000a64:	40013800 	.word	0x40013800

08000a68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	; 0x28
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a1b      	ldr	r2, [pc, #108]	; (8000af4 <HAL_SPI_MspInit+0x8c>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d130      	bne.n	8000aec <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a8a:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <HAL_SPI_MspInit+0x90>)
 8000a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a8e:	4a1a      	ldr	r2, [pc, #104]	; (8000af8 <HAL_SPI_MspInit+0x90>)
 8000a90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a94:	6613      	str	r3, [r2, #96]	; 0x60
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <HAL_SPI_MspInit+0x90>)
 8000a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <HAL_SPI_MspInit+0x90>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa6:	4a14      	ldr	r2, [pc, #80]	; (8000af8 <HAL_SPI_MspInit+0x90>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aae:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_SPI_MspInit+0x90>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000aba:	23c2      	movs	r3, #194	; 0xc2
 8000abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000aca:	2305      	movs	r3, #5
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ad8:	f000 fada 	bl	8001090 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2023      	movs	r0, #35	; 0x23
 8000ae2:	f000 fa5e 	bl	8000fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000ae6:	2023      	movs	r0, #35	; 0x23
 8000ae8:	f000 fa77 	bl	8000fda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000aec:	bf00      	nop
 8000aee:	3728      	adds	r7, #40	; 0x28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40013000 	.word	0x40013000
 8000af8:	40021000 	.word	0x40021000

08000afc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <HAL_TIM_Base_MspInit+0x38>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d10b      	bne.n	8000b26 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <HAL_TIM_Base_MspInit+0x3c>)
 8000b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b12:	4a09      	ldr	r2, [pc, #36]	; (8000b38 <HAL_TIM_Base_MspInit+0x3c>)
 8000b14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b18:	6613      	str	r3, [r2, #96]	; 0x60
 8000b1a:	4b07      	ldr	r3, [pc, #28]	; (8000b38 <HAL_TIM_Base_MspInit+0x3c>)
 8000b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000b26:	bf00      	nop
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40014800 	.word	0x40014800
 8000b38:	40021000 	.word	0x40021000

08000b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <NMI_Handler+0x4>

08000b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b42:	b480      	push	{r7}
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <HardFault_Handler+0x4>

08000b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <MemManage_Handler+0x4>

08000b4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <BusFault_Handler+0x4>

08000b54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b58:	e7fe      	b.n	8000b58 <UsageFault_Handler+0x4>

08000b5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b88:	f000 f8ec 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000b94:	4802      	ldr	r0, [pc, #8]	; (8000ba0 <SPI1_IRQHandler+0x10>)
 8000b96:	f003 fd59 	bl	800464c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200001a8 	.word	0x200001a8

08000ba4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000ba8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000bac:	f000 fc34 	bl	8001418 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000bb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bb4:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <EXTI15_10_IRQHandler+0x1c>)
 8000bb6:	f000 fc15 	bl	80013e4 <HAL_GPIO_TogglePin>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	48000400 	.word	0x48000400

08000bc4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bc8:	4802      	ldr	r0, [pc, #8]	; (8000bd4 <OTG_FS_IRQHandler+0x10>)
 8000bca:	f000 fedd 	bl	8001988 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	2000070c 	.word	0x2000070c

08000bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be0:	4a14      	ldr	r2, [pc, #80]	; (8000c34 <_sbrk+0x5c>)
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <_sbrk+0x60>)
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bec:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <_sbrk+0x64>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d102      	bne.n	8000bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <_sbrk+0x64>)
 8000bf6:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <_sbrk+0x68>)
 8000bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <_sbrk+0x64>)
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4413      	add	r3, r2
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d207      	bcs.n	8000c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c08:	f009 fbaa 	bl	800a360 <__errno>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	220c      	movs	r2, #12
 8000c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c12:	f04f 33ff 	mov.w	r3, #4294967295
 8000c16:	e009      	b.n	8000c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c1e:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	4a05      	ldr	r2, [pc, #20]	; (8000c3c <_sbrk+0x64>)
 8000c28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3718      	adds	r7, #24
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20050000 	.word	0x20050000
 8000c38:	00000400 	.word	0x00000400
 8000c3c:	20000258 	.word	0x20000258
 8000c40:	20000b98 	.word	0x20000b98

08000c44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <SystemInit+0x20>)
 8000c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <SystemInit+0x20>)
 8000c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c6c:	f7ff ffea 	bl	8000c44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c70:	480c      	ldr	r0, [pc, #48]	; (8000ca4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c72:	490d      	ldr	r1, [pc, #52]	; (8000ca8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c74:	4a0d      	ldr	r2, [pc, #52]	; (8000cac <LoopForever+0xe>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c78:	e002      	b.n	8000c80 <LoopCopyDataInit>

08000c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c7e:	3304      	adds	r3, #4

08000c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c84:	d3f9      	bcc.n	8000c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c86:	4a0a      	ldr	r2, [pc, #40]	; (8000cb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c88:	4c0a      	ldr	r4, [pc, #40]	; (8000cb4 <LoopForever+0x16>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c8c:	e001      	b.n	8000c92 <LoopFillZerobss>

08000c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c90:	3204      	adds	r2, #4

08000c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c94:	d3fb      	bcc.n	8000c8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c96:	f009 fb69 	bl	800a36c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c9a:	f7ff fc25 	bl	80004e8 <main>

08000c9e <LoopForever>:

LoopForever:
    b LoopForever
 8000c9e:	e7fe      	b.n	8000c9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ca0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000cac:	0800a4c8 	.word	0x0800a4c8
  ldr r2, =_sbss
 8000cb0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000cb4:	20000b98 	.word	0x20000b98

08000cb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cb8:	e7fe      	b.n	8000cb8 <ADC1_2_IRQHandler>

08000cba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cc4:	2003      	movs	r0, #3
 8000cc6:	f000 f961 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f000 f80e 	bl	8000cec <HAL_InitTick>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d002      	beq.n	8000cdc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	71fb      	strb	r3, [r7, #7]
 8000cda:	e001      	b.n	8000ce0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cdc:	f7ff fdfa 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cf8:	4b17      	ldr	r3, [pc, #92]	; (8000d58 <HAL_InitTick+0x6c>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d023      	beq.n	8000d48 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d00:	4b16      	ldr	r3, [pc, #88]	; (8000d5c <HAL_InitTick+0x70>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <HAL_InitTick+0x6c>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f96d 	bl	8000ff6 <HAL_SYSTICK_Config>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10f      	bne.n	8000d42 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2b0f      	cmp	r3, #15
 8000d26:	d809      	bhi.n	8000d3c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	6879      	ldr	r1, [r7, #4]
 8000d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d30:	f000 f937 	bl	8000fa2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d34:	4a0a      	ldr	r2, [pc, #40]	; (8000d60 <HAL_InitTick+0x74>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	e007      	b.n	8000d4c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	73fb      	strb	r3, [r7, #15]
 8000d40:	e004      	b.n	8000d4c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	73fb      	strb	r3, [r7, #15]
 8000d46:	e001      	b.n	8000d4c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	20000004 	.word	0x20000004

08000d64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d68:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <HAL_IncTick+0x20>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_IncTick+0x24>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <HAL_IncTick+0x24>)
 8000d76:	6013      	str	r3, [r2, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	2000025c 	.word	0x2000025c

08000d8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d90:	4b03      	ldr	r3, [pc, #12]	; (8000da0 <HAL_GetTick+0x14>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	2000025c 	.word	0x2000025c

08000da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dac:	f7ff ffee 	bl	8000d8c <HAL_GetTick>
 8000db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dbc:	d005      	beq.n	8000dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_Delay+0x44>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dca:	bf00      	nop
 8000dcc:	f7ff ffde 	bl	8000d8c <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d8f7      	bhi.n	8000dcc <HAL_Delay+0x28>
  {
  }
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000008 	.word	0x20000008

08000dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e02:	68ba      	ldr	r2, [r7, #8]
 8000e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e08:	4013      	ands	r3, r2
 8000e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1e:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	60d3      	str	r3, [r2, #12]
}
 8000e24:	bf00      	nop
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <__NVIC_GetPriorityGrouping+0x18>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	f003 0307 	and.w	r3, r3, #7
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db0b      	blt.n	8000e7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	f003 021f 	and.w	r2, r3, #31
 8000e68:	4907      	ldr	r1, [pc, #28]	; (8000e88 <__NVIC_EnableIRQ+0x38>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	095b      	lsrs	r3, r3, #5
 8000e70:	2001      	movs	r0, #1
 8000e72:	fa00 f202 	lsl.w	r2, r0, r2
 8000e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000e100 	.word	0xe000e100

08000e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	db0a      	blt.n	8000eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	490c      	ldr	r1, [pc, #48]	; (8000ed8 <__NVIC_SetPriority+0x4c>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	0112      	lsls	r2, r2, #4
 8000eac:	b2d2      	uxtb	r2, r2
 8000eae:	440b      	add	r3, r1
 8000eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb4:	e00a      	b.n	8000ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4908      	ldr	r1, [pc, #32]	; (8000edc <__NVIC_SetPriority+0x50>)
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f003 030f 	and.w	r3, r3, #15
 8000ec2:	3b04      	subs	r3, #4
 8000ec4:	0112      	lsls	r2, r2, #4
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	440b      	add	r3, r1
 8000eca:	761a      	strb	r2, [r3, #24]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000e100 	.word	0xe000e100
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b089      	sub	sp, #36	; 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f1c3 0307 	rsb	r3, r3, #7
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	bf28      	it	cs
 8000efe:	2304      	movcs	r3, #4
 8000f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3304      	adds	r3, #4
 8000f06:	2b06      	cmp	r3, #6
 8000f08:	d902      	bls.n	8000f10 <NVIC_EncodePriority+0x30>
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3b03      	subs	r3, #3
 8000f0e:	e000      	b.n	8000f12 <NVIC_EncodePriority+0x32>
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	f04f 32ff 	mov.w	r2, #4294967295
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	401a      	ands	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	43d9      	mvns	r1, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	4313      	orrs	r3, r2
         );
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3724      	adds	r7, #36	; 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f58:	d301      	bcc.n	8000f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00f      	b.n	8000f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <SysTick_Config+0x40>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3b01      	subs	r3, #1
 8000f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f66:	210f      	movs	r1, #15
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6c:	f7ff ff8e 	bl	8000e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <SysTick_Config+0x40>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <SysTick_Config+0x40>)
 8000f78:	2207      	movs	r2, #7
 8000f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	e000e010 	.word	0xe000e010

08000f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ff29 	bl	8000dec <__NVIC_SetPriorityGrouping>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb4:	f7ff ff3e 	bl	8000e34 <__NVIC_GetPriorityGrouping>
 8000fb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff8e 	bl	8000ee0 <NVIC_EncodePriority>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff5d 	bl	8000e8c <__NVIC_SetPriority>
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ff31 	bl	8000e50 <__NVIC_EnableIRQ>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffa2 	bl	8000f48 <SysTick_Config>
 8001004:	4603      	mov	r3, r0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b084      	sub	sp, #16
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001016:	2300      	movs	r3, #0
 8001018:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001020:	b2db      	uxtb	r3, r3
 8001022:	2b02      	cmp	r3, #2
 8001024:	d005      	beq.n	8001032 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2204      	movs	r2, #4
 800102a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	73fb      	strb	r3, [r7, #15]
 8001030:	e029      	b.n	8001086 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f022 020e 	bic.w	r2, r2, #14
 8001040:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f022 0201 	bic.w	r2, r2, #1
 8001050:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001056:	f003 021c 	and.w	r2, r3, #28
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105e:	2101      	movs	r1, #1
 8001060:	fa01 f202 	lsl.w	r2, r1, r2
 8001064:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	4798      	blx	r3
    }
  }
  return status;
 8001086:	7bfb      	ldrb	r3, [r7, #15]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001090:	b480      	push	{r7}
 8001092:	b087      	sub	sp, #28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800109e:	e166      	b.n	800136e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	2101      	movs	r1, #1
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ac:	4013      	ands	r3, r2
 80010ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f000 8158 	beq.w	8001368 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d005      	beq.n	80010d0 <HAL_GPIO_Init+0x40>
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 0303 	and.w	r3, r3, #3
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d130      	bne.n	8001132 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001106:	2201      	movs	r2, #1
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	091b      	lsrs	r3, r3, #4
 800111c:	f003 0201 	and.w	r2, r3, #1
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0303 	and.w	r3, r3, #3
 800113a:	2b03      	cmp	r3, #3
 800113c:	d017      	beq.n	800116e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	2203      	movs	r2, #3
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	4013      	ands	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	689a      	ldr	r2, [r3, #8]
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	4313      	orrs	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f003 0303 	and.w	r3, r3, #3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d123      	bne.n	80011c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	08da      	lsrs	r2, r3, #3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	3208      	adds	r2, #8
 8001182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001186:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	220f      	movs	r2, #15
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43db      	mvns	r3, r3
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	4013      	ands	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	691a      	ldr	r2, [r3, #16]
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	f003 0307 	and.w	r3, r3, #7
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	08da      	lsrs	r2, r3, #3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3208      	adds	r2, #8
 80011bc:	6939      	ldr	r1, [r7, #16]
 80011be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	2203      	movs	r2, #3
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	693a      	ldr	r2, [r7, #16]
 80011d6:	4013      	ands	r3, r2
 80011d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f003 0203 	and.w	r2, r3, #3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	f000 80b2 	beq.w	8001368 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001204:	4b61      	ldr	r3, [pc, #388]	; (800138c <HAL_GPIO_Init+0x2fc>)
 8001206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001208:	4a60      	ldr	r2, [pc, #384]	; (800138c <HAL_GPIO_Init+0x2fc>)
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6613      	str	r3, [r2, #96]	; 0x60
 8001210:	4b5e      	ldr	r3, [pc, #376]	; (800138c <HAL_GPIO_Init+0x2fc>)
 8001212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800121c:	4a5c      	ldr	r2, [pc, #368]	; (8001390 <HAL_GPIO_Init+0x300>)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	089b      	lsrs	r3, r3, #2
 8001222:	3302      	adds	r3, #2
 8001224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	f003 0303 	and.w	r3, r3, #3
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	220f      	movs	r2, #15
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	4013      	ands	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001246:	d02b      	beq.n	80012a0 <HAL_GPIO_Init+0x210>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a52      	ldr	r2, [pc, #328]	; (8001394 <HAL_GPIO_Init+0x304>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d025      	beq.n	800129c <HAL_GPIO_Init+0x20c>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4a51      	ldr	r2, [pc, #324]	; (8001398 <HAL_GPIO_Init+0x308>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d01f      	beq.n	8001298 <HAL_GPIO_Init+0x208>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a50      	ldr	r2, [pc, #320]	; (800139c <HAL_GPIO_Init+0x30c>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d019      	beq.n	8001294 <HAL_GPIO_Init+0x204>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a4f      	ldr	r2, [pc, #316]	; (80013a0 <HAL_GPIO_Init+0x310>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d013      	beq.n	8001290 <HAL_GPIO_Init+0x200>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a4e      	ldr	r2, [pc, #312]	; (80013a4 <HAL_GPIO_Init+0x314>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d00d      	beq.n	800128c <HAL_GPIO_Init+0x1fc>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a4d      	ldr	r2, [pc, #308]	; (80013a8 <HAL_GPIO_Init+0x318>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d007      	beq.n	8001288 <HAL_GPIO_Init+0x1f8>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a4c      	ldr	r2, [pc, #304]	; (80013ac <HAL_GPIO_Init+0x31c>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d101      	bne.n	8001284 <HAL_GPIO_Init+0x1f4>
 8001280:	2307      	movs	r3, #7
 8001282:	e00e      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 8001284:	2308      	movs	r3, #8
 8001286:	e00c      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 8001288:	2306      	movs	r3, #6
 800128a:	e00a      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 800128c:	2305      	movs	r3, #5
 800128e:	e008      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 8001290:	2304      	movs	r3, #4
 8001292:	e006      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 8001294:	2303      	movs	r3, #3
 8001296:	e004      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 8001298:	2302      	movs	r3, #2
 800129a:	e002      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <HAL_GPIO_Init+0x212>
 80012a0:	2300      	movs	r3, #0
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	f002 0203 	and.w	r2, r2, #3
 80012a8:	0092      	lsls	r2, r2, #2
 80012aa:	4093      	lsls	r3, r2
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012b2:	4937      	ldr	r1, [pc, #220]	; (8001390 <HAL_GPIO_Init+0x300>)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	089b      	lsrs	r3, r3, #2
 80012b8:	3302      	adds	r3, #2
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012c0:	4b3b      	ldr	r3, [pc, #236]	; (80013b0 <HAL_GPIO_Init+0x320>)
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4013      	ands	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012e4:	4a32      	ldr	r2, [pc, #200]	; (80013b0 <HAL_GPIO_Init+0x320>)
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012ea:	4b31      	ldr	r3, [pc, #196]	; (80013b0 <HAL_GPIO_Init+0x320>)
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800130e:	4a28      	ldr	r2, [pc, #160]	; (80013b0 <HAL_GPIO_Init+0x320>)
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001314:	4b26      	ldr	r3, [pc, #152]	; (80013b0 <HAL_GPIO_Init+0x320>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	43db      	mvns	r3, r3
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001338:	4a1d      	ldr	r2, [pc, #116]	; (80013b0 <HAL_GPIO_Init+0x320>)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800133e:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <HAL_GPIO_Init+0x320>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4313      	orrs	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001362:	4a13      	ldr	r2, [pc, #76]	; (80013b0 <HAL_GPIO_Init+0x320>)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	3301      	adds	r3, #1
 800136c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	fa22 f303 	lsr.w	r3, r2, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	f47f ae91 	bne.w	80010a0 <HAL_GPIO_Init+0x10>
  }
}
 800137e:	bf00      	nop
 8001380:	bf00      	nop
 8001382:	371c      	adds	r7, #28
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	40021000 	.word	0x40021000
 8001390:	40010000 	.word	0x40010000
 8001394:	48000400 	.word	0x48000400
 8001398:	48000800 	.word	0x48000800
 800139c:	48000c00 	.word	0x48000c00
 80013a0:	48001000 	.word	0x48001000
 80013a4:	48001400 	.word	0x48001400
 80013a8:	48001800 	.word	0x48001800
 80013ac:	48001c00 	.word	0x48001c00
 80013b0:	40010400 	.word	0x40010400

080013b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	807b      	strh	r3, [r7, #2]
 80013c0:	4613      	mov	r3, r2
 80013c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013c4:	787b      	ldrb	r3, [r7, #1]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ca:	887a      	ldrh	r2, [r7, #2]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013d0:	e002      	b.n	80013d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013d2:	887a      	ldrh	r2, [r7, #2]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	695b      	ldr	r3, [r3, #20]
 80013f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013f6:	887a      	ldrh	r2, [r7, #2]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4013      	ands	r3, r2
 80013fc:	041a      	lsls	r2, r3, #16
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	43d9      	mvns	r1, r3
 8001402:	887b      	ldrh	r3, [r7, #2]
 8001404:	400b      	ands	r3, r1
 8001406:	431a      	orrs	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	619a      	str	r2, [r3, #24]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001424:	695a      	ldr	r2, [r3, #20]
 8001426:	88fb      	ldrh	r3, [r7, #6]
 8001428:	4013      	ands	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d006      	beq.n	800143c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800142e:	4a05      	ldr	r2, [pc, #20]	; (8001444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001430:	88fb      	ldrh	r3, [r7, #6]
 8001432:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001434:	88fb      	ldrh	r3, [r7, #6]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f806 	bl	8001448 <HAL_GPIO_EXTI_Callback>
  }
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40010400 	.word	0x40010400

08001448 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800145e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001460:	b08f      	sub	sp, #60	; 0x3c
 8001462:	af0a      	add	r7, sp, #40	; 0x28
 8001464:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d101      	bne.n	8001470 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e054      	b.n	800151a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	d106      	bne.n	8001490 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f008 fbca 	bl	8009c24 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2203      	movs	r2, #3
 8001494:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800149c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f004 f87e 	bl	80055b0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	687e      	ldr	r6, [r7, #4]
 80014bc:	466d      	mov	r5, sp
 80014be:	f106 0410 	add.w	r4, r6, #16
 80014c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80014d2:	1d33      	adds	r3, r6, #4
 80014d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d6:	6838      	ldr	r0, [r7, #0]
 80014d8:	f004 f82d 	bl	8005536 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2101      	movs	r1, #1
 80014e2:	4618      	mov	r0, r3
 80014e4:	f004 f875 	bl	80055d2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	603b      	str	r3, [r7, #0]
 80014ee:	687e      	ldr	r6, [r7, #4]
 80014f0:	466d      	mov	r5, sp
 80014f2:	f106 0410 	add.w	r4, r6, #16
 80014f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001502:	e885 0003 	stmia.w	r5, {r0, r1}
 8001506:	1d33      	adds	r3, r6, #4
 8001508:	cb0e      	ldmia	r3, {r1, r2, r3}
 800150a:	6838      	ldr	r0, [r7, #0]
 800150c:	f004 fa1a 	bl	8005944 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339

  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001522 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001522:	b590      	push	{r4, r7, lr}
 8001524:	b089      	sub	sp, #36	; 0x24
 8001526:	af04      	add	r7, sp, #16
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	4608      	mov	r0, r1
 800152c:	4611      	mov	r1, r2
 800152e:	461a      	mov	r2, r3
 8001530:	4603      	mov	r3, r0
 8001532:	70fb      	strb	r3, [r7, #3]
 8001534:	460b      	mov	r3, r1
 8001536:	70bb      	strb	r3, [r7, #2]
 8001538:	4613      	mov	r3, r2
 800153a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 800153c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800153e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8001546:	2b01      	cmp	r3, #1
 8001548:	d101      	bne.n	800154e <HAL_HCD_HC_Init+0x2c>
 800154a:	2302      	movs	r3, #2
 800154c:	e087      	b.n	800165e <HAL_HCD_HC_Init+0x13c>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2201      	movs	r2, #1
 8001552:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  hhcd->hc[ch_num].do_ping = 0U;
 8001556:	78fa      	ldrb	r2, [r7, #3]
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	4413      	add	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	440b      	add	r3, r1
 8001564:	333d      	adds	r3, #61	; 0x3d
 8001566:	2200      	movs	r2, #0
 8001568:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800156a:	78fa      	ldrb	r2, [r7, #3]
 800156c:	6879      	ldr	r1, [r7, #4]
 800156e:	4613      	mov	r3, r2
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4413      	add	r3, r2
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	440b      	add	r3, r1
 8001578:	3338      	adds	r3, #56	; 0x38
 800157a:	787a      	ldrb	r2, [r7, #1]
 800157c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800157e:	78fa      	ldrb	r2, [r7, #3]
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	4613      	mov	r3, r2
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	4413      	add	r3, r2
 8001588:	011b      	lsls	r3, r3, #4
 800158a:	440b      	add	r3, r1
 800158c:	3339      	adds	r3, #57	; 0x39
 800158e:	78fa      	ldrb	r2, [r7, #3]
 8001590:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001592:	78fa      	ldrb	r2, [r7, #3]
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	011b      	lsls	r3, r3, #4
 800159e:	440b      	add	r3, r1
 80015a0:	3340      	adds	r3, #64	; 0x40
 80015a2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80015a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80015a8:	78fa      	ldrb	r2, [r7, #3]
 80015aa:	78bb      	ldrb	r3, [r7, #2]
 80015ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015b0:	b2d8      	uxtb	r0, r3
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	440b      	add	r3, r1
 80015be:	333a      	adds	r3, #58	; 0x3a
 80015c0:	4602      	mov	r2, r0
 80015c2:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80015c4:	78fb      	ldrb	r3, [r7, #3]
 80015c6:	4619      	mov	r1, r3
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f000 fb6b 	bl	8001ca4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80015ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	da0a      	bge.n	80015ec <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80015d6:	78fa      	ldrb	r2, [r7, #3]
 80015d8:	6879      	ldr	r1, [r7, #4]
 80015da:	4613      	mov	r3, r2
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4413      	add	r3, r2
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	440b      	add	r3, r1
 80015e4:	333b      	adds	r3, #59	; 0x3b
 80015e6:	2201      	movs	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
 80015ea:	e009      	b.n	8001600 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	6879      	ldr	r1, [r7, #4]
 80015f0:	4613      	mov	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	011b      	lsls	r3, r3, #4
 80015f8:	440b      	add	r3, r1
 80015fa:	333b      	adds	r3, #59	; 0x3b
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001600:	78fa      	ldrb	r2, [r7, #3]
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	4613      	mov	r3, r2
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	4413      	add	r3, r2
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	440b      	add	r3, r1
 800160e:	333c      	adds	r3, #60	; 0x3c
 8001610:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001614:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001616:	78fa      	ldrb	r2, [r7, #3]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	b298      	uxth	r0, r3
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	440b      	add	r3, r1
 8001628:	3342      	adds	r3, #66	; 0x42
 800162a:	4602      	mov	r2, r0
 800162c:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6818      	ldr	r0, [r3, #0]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	b29b      	uxth	r3, r3
 8001636:	787c      	ldrb	r4, [r7, #1]
 8001638:	78ba      	ldrb	r2, [r7, #2]
 800163a:	78f9      	ldrb	r1, [r7, #3]
 800163c:	9302      	str	r3, [sp, #8]
 800163e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	4623      	mov	r3, r4
 800164c:	f004 fac4 	bl	8005bd8 <USB_HC_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return status;
 800165c:	7afb      	ldrb	r3, [r7, #11]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	bd90      	pop	{r4, r7, pc}

08001666 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b084      	sub	sp, #16
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
 800166e:	460b      	mov	r3, r1
 8001670:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001672:	2300      	movs	r3, #0
 8001674:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800167c:	2b01      	cmp	r3, #1
 800167e:	d101      	bne.n	8001684 <HAL_HCD_HC_Halt+0x1e>
 8001680:	2302      	movs	r3, #2
 8001682:	e00f      	b.n	80016a4 <HAL_HCD_HC_Halt+0x3e>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	78fa      	ldrb	r2, [r7, #3]
 8001692:	4611      	mov	r1, r2
 8001694:	4618      	mov	r0, r3
 8001696:	f004 fcb4 	bl	8006002 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return status;
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	4608      	mov	r0, r1
 80016b6:	4611      	mov	r1, r2
 80016b8:	461a      	mov	r2, r3
 80016ba:	4603      	mov	r3, r0
 80016bc:	70fb      	strb	r3, [r7, #3]
 80016be:	460b      	mov	r3, r1
 80016c0:	70bb      	strb	r3, [r7, #2]
 80016c2:	4613      	mov	r3, r2
 80016c4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80016c6:	78fa      	ldrb	r2, [r7, #3]
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	440b      	add	r3, r1
 80016d4:	333b      	adds	r3, #59	; 0x3b
 80016d6:	78ba      	ldrb	r2, [r7, #2]
 80016d8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80016da:	78fa      	ldrb	r2, [r7, #3]
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	4613      	mov	r3, r2
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4413      	add	r3, r2
 80016e4:	011b      	lsls	r3, r3, #4
 80016e6:	440b      	add	r3, r1
 80016e8:	3340      	adds	r3, #64	; 0x40
 80016ea:	787a      	ldrb	r2, [r7, #1]
 80016ec:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80016ee:	7c3b      	ldrb	r3, [r7, #16]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d114      	bne.n	800171e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80016f4:	78fa      	ldrb	r2, [r7, #3]
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	4613      	mov	r3, r2
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	4413      	add	r3, r2
 80016fe:	011b      	lsls	r3, r3, #4
 8001700:	440b      	add	r3, r1
 8001702:	3344      	adds	r3, #68	; 0x44
 8001704:	2203      	movs	r2, #3
 8001706:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001708:	78fa      	ldrb	r2, [r7, #3]
 800170a:	6879      	ldr	r1, [r7, #4]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	011b      	lsls	r3, r3, #4
 8001714:	440b      	add	r3, r1
 8001716:	333d      	adds	r3, #61	; 0x3d
 8001718:	7f3a      	ldrb	r2, [r7, #28]
 800171a:	701a      	strb	r2, [r3, #0]
 800171c:	e009      	b.n	8001732 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800171e:	78fa      	ldrb	r2, [r7, #3]
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	440b      	add	r3, r1
 800172c:	3344      	adds	r3, #68	; 0x44
 800172e:	2202      	movs	r2, #2
 8001730:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001732:	787b      	ldrb	r3, [r7, #1]
 8001734:	2b03      	cmp	r3, #3
 8001736:	f200 80d6 	bhi.w	80018e6 <HAL_HCD_HC_SubmitRequest+0x23a>
 800173a:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <HAL_HCD_HC_SubmitRequest+0x94>)
 800173c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001740:	08001751 	.word	0x08001751
 8001744:	080018d1 	.word	0x080018d1
 8001748:	080017bd 	.word	0x080017bd
 800174c:	08001847 	.word	0x08001847
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001750:	7c3b      	ldrb	r3, [r7, #16]
 8001752:	2b01      	cmp	r3, #1
 8001754:	f040 80c9 	bne.w	80018ea <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (direction == 0U)
 8001758:	78bb      	ldrb	r3, [r7, #2]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f040 80c5 	bne.w	80018ea <HAL_HCD_HC_SubmitRequest+0x23e>
        {
          if (length == 0U)
 8001760:	8b3b      	ldrh	r3, [r7, #24]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d109      	bne.n	800177a <HAL_HCD_HC_SubmitRequest+0xce>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001766:	78fa      	ldrb	r2, [r7, #3]
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	440b      	add	r3, r1
 8001774:	3359      	adds	r3, #89	; 0x59
 8001776:	2201      	movs	r2, #1
 8001778:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800177a:	78fa      	ldrb	r2, [r7, #3]
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	4613      	mov	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	440b      	add	r3, r1
 8001788:	3359      	adds	r3, #89	; 0x59
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d10a      	bne.n	80017a6 <HAL_HCD_HC_SubmitRequest+0xfa>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001790:	78fa      	ldrb	r2, [r7, #3]
 8001792:	6879      	ldr	r1, [r7, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	011b      	lsls	r3, r3, #4
 800179c:	440b      	add	r3, r1
 800179e:	3344      	adds	r3, #68	; 0x44
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 80017a4:	e0a1      	b.n	80018ea <HAL_HCD_HC_SubmitRequest+0x23e>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017a6:	78fa      	ldrb	r2, [r7, #3]
 80017a8:	6879      	ldr	r1, [r7, #4]
 80017aa:	4613      	mov	r3, r2
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4413      	add	r3, r2
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	440b      	add	r3, r1
 80017b4:	3344      	adds	r3, #68	; 0x44
 80017b6:	2202      	movs	r2, #2
 80017b8:	701a      	strb	r2, [r3, #0]
      break;
 80017ba:	e096      	b.n	80018ea <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80017bc:	78bb      	ldrb	r3, [r7, #2]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d120      	bne.n	8001804 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017c2:	78fa      	ldrb	r2, [r7, #3]
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	011b      	lsls	r3, r3, #4
 80017ce:	440b      	add	r3, r1
 80017d0:	3359      	adds	r3, #89	; 0x59
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d10a      	bne.n	80017ee <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017d8:	78fa      	ldrb	r2, [r7, #3]
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	4613      	mov	r3, r2
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4413      	add	r3, r2
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	440b      	add	r3, r1
 80017e6:	3344      	adds	r3, #68	; 0x44
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80017ec:	e07e      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ee:	78fa      	ldrb	r2, [r7, #3]
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	440b      	add	r3, r1
 80017fc:	3344      	adds	r3, #68	; 0x44
 80017fe:	2202      	movs	r2, #2
 8001800:	701a      	strb	r2, [r3, #0]
      break;
 8001802:	e073      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001804:	78fa      	ldrb	r2, [r7, #3]
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	4613      	mov	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4413      	add	r3, r2
 800180e:	011b      	lsls	r3, r3, #4
 8001810:	440b      	add	r3, r1
 8001812:	3358      	adds	r3, #88	; 0x58
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10a      	bne.n	8001830 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800181a:	78fa      	ldrb	r2, [r7, #3]
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	4613      	mov	r3, r2
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	4413      	add	r3, r2
 8001824:	011b      	lsls	r3, r3, #4
 8001826:	440b      	add	r3, r1
 8001828:	3344      	adds	r3, #68	; 0x44
 800182a:	2200      	movs	r2, #0
 800182c:	701a      	strb	r2, [r3, #0]
      break;
 800182e:	e05d      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001830:	78fa      	ldrb	r2, [r7, #3]
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	4613      	mov	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4413      	add	r3, r2
 800183a:	011b      	lsls	r3, r3, #4
 800183c:	440b      	add	r3, r1
 800183e:	3344      	adds	r3, #68	; 0x44
 8001840:	2202      	movs	r2, #2
 8001842:	701a      	strb	r2, [r3, #0]
      break;
 8001844:	e052      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001846:	78bb      	ldrb	r3, [r7, #2]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d120      	bne.n	800188e <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	011b      	lsls	r3, r3, #4
 8001858:	440b      	add	r3, r1
 800185a:	3359      	adds	r3, #89	; 0x59
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10a      	bne.n	8001878 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001862:	78fa      	ldrb	r2, [r7, #3]
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	4613      	mov	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	440b      	add	r3, r1
 8001870:	3344      	adds	r3, #68	; 0x44
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001876:	e039      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001878:	78fa      	ldrb	r2, [r7, #3]
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	4613      	mov	r3, r2
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	4413      	add	r3, r2
 8001882:	011b      	lsls	r3, r3, #4
 8001884:	440b      	add	r3, r1
 8001886:	3344      	adds	r3, #68	; 0x44
 8001888:	2202      	movs	r2, #2
 800188a:	701a      	strb	r2, [r3, #0]
      break;
 800188c:	e02e      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800188e:	78fa      	ldrb	r2, [r7, #3]
 8001890:	6879      	ldr	r1, [r7, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4413      	add	r3, r2
 8001898:	011b      	lsls	r3, r3, #4
 800189a:	440b      	add	r3, r1
 800189c:	3358      	adds	r3, #88	; 0x58
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d10a      	bne.n	80018ba <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018a4:	78fa      	ldrb	r2, [r7, #3]
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	4613      	mov	r3, r2
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	4413      	add	r3, r2
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	440b      	add	r3, r1
 80018b2:	3344      	adds	r3, #68	; 0x44
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
      break;
 80018b8:	e018      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018ba:	78fa      	ldrb	r2, [r7, #3]
 80018bc:	6879      	ldr	r1, [r7, #4]
 80018be:	4613      	mov	r3, r2
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	4413      	add	r3, r2
 80018c4:	011b      	lsls	r3, r3, #4
 80018c6:	440b      	add	r3, r1
 80018c8:	3344      	adds	r3, #68	; 0x44
 80018ca:	2202      	movs	r2, #2
 80018cc:	701a      	strb	r2, [r3, #0]
      break;
 80018ce:	e00d      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018d0:	78fa      	ldrb	r2, [r7, #3]
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	4613      	mov	r3, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	4413      	add	r3, r2
 80018da:	011b      	lsls	r3, r3, #4
 80018dc:	440b      	add	r3, r1
 80018de:	3344      	adds	r3, #68	; 0x44
 80018e0:	2200      	movs	r2, #0
 80018e2:	701a      	strb	r2, [r3, #0]
      break;
 80018e4:	e002      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 80018e6:	bf00      	nop
 80018e8:	e000      	b.n	80018ec <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 80018ea:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80018ec:	78fa      	ldrb	r2, [r7, #3]
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4613      	mov	r3, r2
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	4413      	add	r3, r2
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	440b      	add	r3, r1
 80018fa:	3348      	adds	r3, #72	; 0x48
 80018fc:	697a      	ldr	r2, [r7, #20]
 80018fe:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001900:	78fa      	ldrb	r2, [r7, #3]
 8001902:	8b39      	ldrh	r1, [r7, #24]
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	4613      	mov	r3, r2
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	4413      	add	r3, r2
 800190c:	011b      	lsls	r3, r3, #4
 800190e:	4403      	add	r3, r0
 8001910:	3350      	adds	r3, #80	; 0x50
 8001912:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001914:	78fa      	ldrb	r2, [r7, #3]
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	440b      	add	r3, r1
 8001922:	3364      	adds	r3, #100	; 0x64
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001928:	78fa      	ldrb	r2, [r7, #3]
 800192a:	6879      	ldr	r1, [r7, #4]
 800192c:	4613      	mov	r3, r2
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	4413      	add	r3, r2
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	440b      	add	r3, r1
 8001936:	3354      	adds	r3, #84	; 0x54
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800193c:	78fa      	ldrb	r2, [r7, #3]
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	4613      	mov	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4413      	add	r3, r2
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	440b      	add	r3, r1
 800194a:	3339      	adds	r3, #57	; 0x39
 800194c:	78fa      	ldrb	r2, [r7, #3]
 800194e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001950:	78fa      	ldrb	r2, [r7, #3]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4413      	add	r3, r2
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	440b      	add	r3, r1
 800195e:	3365      	adds	r3, #101	; 0x65
 8001960:	2200      	movs	r2, #0
 8001962:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6818      	ldr	r0, [r3, #0]
 8001968:	78fa      	ldrb	r2, [r7, #3]
 800196a:	4613      	mov	r3, r2
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	4413      	add	r3, r2
 8001970:	011b      	lsls	r3, r3, #4
 8001972:	3338      	adds	r3, #56	; 0x38
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	4413      	add	r3, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f004 fa39 	bl	8005df0 <USB_HC_StartXfer>
 800197e:	4603      	mov	r3, r0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 ff8e 	bl	80058c0 <USB_GetMode>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	f040 80fa 	bne.w	8001ba0 <HAL_HCD_IRQHandler+0x218>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f003 ff51 	bl	8005858 <USB_ReadInterrupts>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	f000 80f0 	beq.w	8001b9e <HAL_HCD_IRQHandler+0x216>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f003 ff48 	bl	8005858 <USB_ReadInterrupts>
 80019c8:	4603      	mov	r3, r0
 80019ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80019d2:	d104      	bne.n	80019de <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80019dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f003 ff38 	bl	8005858 <USB_ReadInterrupts>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019f2:	d104      	bne.n	80019fe <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f003 ff28 	bl	8005858 <USB_ReadInterrupts>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001a12:	d104      	bne.n	8001a1e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001a1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f003 ff18 	bl	8005858 <USB_ReadInterrupts>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d103      	bne.n	8001a3a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2202      	movs	r2, #2
 8001a38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f003 ff0a 	bl	8005858 <USB_ReadInterrupts>
 8001a44:	4603      	mov	r3, r0
 8001a46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a4e:	d120      	bne.n	8001a92 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001a58:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d113      	bne.n	8001a92 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001a6a:	2110      	movs	r1, #16
 8001a6c:	6938      	ldr	r0, [r7, #16]
 8001a6e:	f003 fdfd 	bl	800566c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001a72:	6938      	ldr	r0, [r7, #16]
 8001a74:	f003 fe2e 	bl	80056d4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d105      	bne.n	8001a8c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	4618      	mov	r0, r3
 8001a88:	f003 ffde 	bl	8005a48 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f008 f977 	bl	8009d80 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f003 fede 	bl	8005858 <USB_ReadInterrupts>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001aa2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001aa6:	d102      	bne.n	8001aae <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f001 f90c 	bl	8002cc6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f003 fed0 	bl	8005858 <USB_ReadInterrupts>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f003 0308 	and.w	r3, r3, #8
 8001abe:	2b08      	cmp	r3, #8
 8001ac0:	d106      	bne.n	8001ad0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f008 f940 	bl	8009d48 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2208      	movs	r2, #8
 8001ace:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f003 febf 	bl	8005858 <USB_ReadInterrupts>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ae4:	d138      	bne.n	8001b58 <HAL_HCD_IRQHandler+0x1d0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f004 fa78 	bl	8005fe0 <USB_HC_ReadInterrupt>
 8001af0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	e025      	b.n	8001b44 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	fa22 f303 	lsr.w	r3, r2, r3
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d018      	beq.n	8001b3e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	015a      	lsls	r2, r3, #5
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b22:	d106      	bne.n	8001b32 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	4619      	mov	r1, r3
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 f8db 	bl	8001ce6 <HCD_HC_IN_IRQHandler>
 8001b30:	e005      	b.n	8001b3e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	4619      	mov	r1, r3
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 fd0f 	bl	800255c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	3301      	adds	r3, #1
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d3d4      	bcc.n	8001af8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 fe7b 	bl	8005858 <USB_ReadInterrupts>
 8001b62:	4603      	mov	r3, r0
 8001b64:	f003 0310 	and.w	r3, r3, #16
 8001b68:	2b10      	cmp	r3, #16
 8001b6a:	d101      	bne.n	8001b70 <HAL_HCD_IRQHandler+0x1e8>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e000      	b.n	8001b72 <HAL_HCD_IRQHandler+0x1ea>
 8001b70:	2300      	movs	r3, #0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d014      	beq.n	8001ba0 <HAL_HCD_IRQHandler+0x218>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	699a      	ldr	r2, [r3, #24]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0210 	bic.w	r2, r2, #16
 8001b84:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 ffbe 	bl	8002b08 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	699a      	ldr	r2, [r3, #24]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f042 0210 	orr.w	r2, r2, #16
 8001b9a:	619a      	str	r2, [r3, #24]
 8001b9c:	e000      	b.n	8001ba0 <HAL_HCD_IRQHandler+0x218>
      return;
 8001b9e:	bf00      	nop
    }
  }
}
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <HAL_HCD_Start+0x16>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e013      	b.n	8001be4 <HAL_HCD_Start+0x3e>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2101      	movs	r1, #1
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f003 ffa3 	bl	8005b16 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f003 fcda 	bl	800558e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d101      	bne.n	8001c02 <HAL_HCD_Stop+0x16>
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e00d      	b.n	8001c1e <HAL_HCD_Stop+0x32>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  (void)USB_StopHost(hhcd->Instance);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 fb17 	bl	8006242 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f003 ff45 	bl	8005ac2 <USB_ResetPort>
 8001c38:	4603      	mov	r3, r0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b083      	sub	sp, #12
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001c4e:	78fa      	ldrb	r2, [r7, #3]
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	4613      	mov	r3, r2
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	4413      	add	r3, r2
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	440b      	add	r3, r1
 8001c5c:	3364      	adds	r3, #100	; 0x64
 8001c5e:	781b      	ldrb	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f003 ff9c 	bl	8005bb6 <USB_GetCurrentFrame>
 8001c7e:	4603      	mov	r3, r0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f003 ff77 	bl	8005b88 <USB_GetHostSpeed>
 8001c9a:	4603      	mov	r3, r0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001cb0:	78fa      	ldrb	r2, [r7, #3]
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4413      	add	r3, r2
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	440b      	add	r3, r1
 8001cbe:	333f      	adds	r3, #63	; 0x3f
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001cc4:	78fa      	ldrb	r2, [r7, #3]
 8001cc6:	6879      	ldr	r1, [r7, #4]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	4413      	add	r3, r2
 8001cce:	011b      	lsls	r3, r3, #4
 8001cd0:	440b      	add	r3, r1
 8001cd2:	333e      	adds	r3, #62	; 0x3e
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	78fa      	ldrb	r2, [r7, #3]
 8001d02:	4611      	mov	r1, r2
 8001d04:	4618      	mov	r0, r3
 8001d06:	f003 fdba 	bl	800587e <USB_ReadChInterrupts>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d11a      	bne.n	8001d4a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	015a      	lsls	r2, r3, #5
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d20:	461a      	mov	r2, r3
 8001d22:	2304      	movs	r3, #4
 8001d24:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001d26:	78fa      	ldrb	r2, [r7, #3]
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	011b      	lsls	r3, r3, #4
 8001d32:	440b      	add	r3, r1
 8001d34:	3365      	adds	r3, #101	; 0x65
 8001d36:	2207      	movs	r2, #7
 8001d38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	78fa      	ldrb	r2, [r7, #3]
 8001d40:	4611      	mov	r1, r2
 8001d42:	4618      	mov	r0, r3
 8001d44:	f004 f95d 	bl	8006002 <USB_HC_Halt>
 8001d48:	e09e      	b.n	8001e88 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	78fa      	ldrb	r2, [r7, #3]
 8001d50:	4611      	mov	r1, r2
 8001d52:	4618      	mov	r0, r3
 8001d54:	f003 fd93 	bl	800587e <USB_ReadChInterrupts>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d62:	d11b      	bne.n	8001d9c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001d64:	78fb      	ldrb	r3, [r7, #3]
 8001d66:	015a      	lsls	r2, r3, #5
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d70:	461a      	mov	r2, r3
 8001d72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d76:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001d78:	78fa      	ldrb	r2, [r7, #3]
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	440b      	add	r3, r1
 8001d86:	3365      	adds	r3, #101	; 0x65
 8001d88:	2208      	movs	r2, #8
 8001d8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	78fa      	ldrb	r2, [r7, #3]
 8001d92:	4611      	mov	r1, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f004 f934 	bl	8006002 <USB_HC_Halt>
 8001d9a:	e075      	b.n	8001e88 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	78fa      	ldrb	r2, [r7, #3]
 8001da2:	4611      	mov	r1, r2
 8001da4:	4618      	mov	r0, r3
 8001da6:	f003 fd6a 	bl	800587e <USB_ReadChInterrupts>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f003 0308 	and.w	r3, r3, #8
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d11a      	bne.n	8001dea <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	015a      	lsls	r2, r3, #5
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	4413      	add	r3, r2
 8001dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	2308      	movs	r3, #8
 8001dc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001dc6:	78fa      	ldrb	r2, [r7, #3]
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	4413      	add	r3, r2
 8001dd0:	011b      	lsls	r3, r3, #4
 8001dd2:	440b      	add	r3, r1
 8001dd4:	3365      	adds	r3, #101	; 0x65
 8001dd6:	2206      	movs	r2, #6
 8001dd8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	78fa      	ldrb	r2, [r7, #3]
 8001de0:	4611      	mov	r1, r2
 8001de2:	4618      	mov	r0, r3
 8001de4:	f004 f90d 	bl	8006002 <USB_HC_Halt>
 8001de8:	e04e      	b.n	8001e88 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	78fa      	ldrb	r2, [r7, #3]
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fd43 	bl	800587e <USB_ReadChInterrupts>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e02:	d11b      	bne.n	8001e3c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001e04:	78fb      	ldrb	r3, [r7, #3]
 8001e06:	015a      	lsls	r2, r3, #5
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e10:	461a      	mov	r2, r3
 8001e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e16:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001e18:	78fa      	ldrb	r2, [r7, #3]
 8001e1a:	6879      	ldr	r1, [r7, #4]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	011b      	lsls	r3, r3, #4
 8001e24:	440b      	add	r3, r1
 8001e26:	3365      	adds	r3, #101	; 0x65
 8001e28:	2209      	movs	r2, #9
 8001e2a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	78fa      	ldrb	r2, [r7, #3]
 8001e32:	4611      	mov	r1, r2
 8001e34:	4618      	mov	r0, r3
 8001e36:	f004 f8e4 	bl	8006002 <USB_HC_Halt>
 8001e3a:	e025      	b.n	8001e88 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	78fa      	ldrb	r2, [r7, #3]
 8001e42:	4611      	mov	r1, r2
 8001e44:	4618      	mov	r0, r3
 8001e46:	f003 fd1a 	bl	800587e <USB_ReadChInterrupts>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e50:	2b80      	cmp	r3, #128	; 0x80
 8001e52:	d119      	bne.n	8001e88 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001e54:	78fb      	ldrb	r3, [r7, #3]
 8001e56:	015a      	lsls	r2, r3, #5
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e60:	461a      	mov	r2, r3
 8001e62:	2380      	movs	r3, #128	; 0x80
 8001e64:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001e66:	78fa      	ldrb	r2, [r7, #3]
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	4413      	add	r3, r2
 8001e70:	011b      	lsls	r3, r3, #4
 8001e72:	440b      	add	r3, r1
 8001e74:	3365      	adds	r3, #101	; 0x65
 8001e76:	2207      	movs	r2, #7
 8001e78:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	78fa      	ldrb	r2, [r7, #3]
 8001e80:	4611      	mov	r1, r2
 8001e82:	4618      	mov	r0, r3
 8001e84:	f004 f8bd 	bl	8006002 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	78fa      	ldrb	r2, [r7, #3]
 8001e8e:	4611      	mov	r1, r2
 8001e90:	4618      	mov	r0, r3
 8001e92:	f003 fcf4 	bl	800587e <USB_ReadChInterrupts>
 8001e96:	4603      	mov	r3, r0
 8001e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ea0:	d111      	bne.n	8001ec6 <HCD_HC_IN_IRQHandler+0x1e0>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	78fa      	ldrb	r2, [r7, #3]
 8001ea8:	4611      	mov	r1, r2
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f004 f8a9 	bl	8006002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001eb0:	78fb      	ldrb	r3, [r7, #3]
 8001eb2:	015a      	lsls	r2, r3, #5
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ec2:	6093      	str	r3, [r2, #8]
 8001ec4:	e347      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	78fa      	ldrb	r2, [r7, #3]
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f003 fcd5 	bl	800587e <USB_ReadChInterrupts>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	f040 80d8 	bne.w	8002090 <HCD_HC_IN_IRQHandler+0x3aa>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8001ee0:	78fa      	ldrb	r2, [r7, #3]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	4413      	add	r3, r2
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	440b      	add	r3, r1
 8001eee:	3365      	adds	r3, #101	; 0x65
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001ef4:	78fa      	ldrb	r2, [r7, #3]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4413      	add	r3, r2
 8001efe:	011b      	lsls	r3, r3, #4
 8001f00:	440b      	add	r3, r1
 8001f02:	3360      	adds	r3, #96	; 0x60
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	015a      	lsls	r2, r3, #5
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	4413      	add	r3, r2
 8001f10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f14:	461a      	mov	r2, r3
 8001f16:	2301      	movs	r3, #1
 8001f18:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f1a:	78fa      	ldrb	r2, [r7, #3]
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	4413      	add	r3, r2
 8001f24:	011b      	lsls	r3, r3, #4
 8001f26:	440b      	add	r3, r1
 8001f28:	3340      	adds	r3, #64	; 0x40
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d00a      	beq.n	8001f46 <HCD_HC_IN_IRQHandler+0x260>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	4413      	add	r3, r2
 8001f3a:	011b      	lsls	r3, r3, #4
 8001f3c:	440b      	add	r3, r1
 8001f3e:	3340      	adds	r3, #64	; 0x40
 8001f40:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d110      	bne.n	8001f68 <HCD_HC_IN_IRQHandler+0x282>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	78fa      	ldrb	r2, [r7, #3]
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 f857 	bl	8006002 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	015a      	lsls	r2, r3, #5
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f60:	461a      	mov	r2, r3
 8001f62:	2310      	movs	r3, #16
 8001f64:	6093      	str	r3, [r2, #8]
 8001f66:	e03d      	b.n	8001fe4 <HCD_HC_IN_IRQHandler+0x2fe>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001f68:	78fa      	ldrb	r2, [r7, #3]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	4413      	add	r3, r2
 8001f72:	011b      	lsls	r3, r3, #4
 8001f74:	440b      	add	r3, r1
 8001f76:	3340      	adds	r3, #64	; 0x40
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d00a      	beq.n	8001f94 <HCD_HC_IN_IRQHandler+0x2ae>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001f7e:	78fa      	ldrb	r2, [r7, #3]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3340      	adds	r3, #64	; 0x40
 8001f8e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d127      	bne.n	8001fe4 <HCD_HC_IN_IRQHandler+0x2fe>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f94:	78fb      	ldrb	r3, [r7, #3]
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	78fa      	ldrb	r2, [r7, #3]
 8001fa4:	0151      	lsls	r1, r2, #5
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	440a      	add	r2, r1
 8001faa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001fb2:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	011b      	lsls	r3, r3, #4
 8001fc0:	440b      	add	r3, r1
 8001fc2:	3364      	adds	r3, #100	; 0x64
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001fc8:	78fa      	ldrb	r2, [r7, #3]
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	4413      	add	r3, r2
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	440b      	add	r3, r1
 8001fd6:	3364      	adds	r3, #100	; 0x64
 8001fd8:	781a      	ldrb	r2, [r3, #0]
 8001fda:	78fb      	ldrb	r3, [r7, #3]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f007 fedc 	bl	8009d9c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d13a      	bne.n	8002062 <HCD_HC_IN_IRQHandler+0x37c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001fec:	78fa      	ldrb	r2, [r7, #3]
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	4413      	add	r3, r2
 8001ff6:	011b      	lsls	r3, r3, #4
 8001ff8:	440b      	add	r3, r1
 8001ffa:	3354      	adds	r3, #84	; 0x54
 8001ffc:	6819      	ldr	r1, [r3, #0]
 8001ffe:	78fa      	ldrb	r2, [r7, #3]
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	4403      	add	r3, r0
 800200c:	3342      	adds	r3, #66	; 0x42
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	440b      	add	r3, r1
 8002012:	1e59      	subs	r1, r3, #1
 8002014:	78fa      	ldrb	r2, [r7, #3]
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4413      	add	r3, r2
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	4403      	add	r3, r0
 8002022:	3342      	adds	r3, #66	; 0x42
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	fbb1 f3f3 	udiv	r3, r1, r3
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8291 	beq.w	8002556 <HCD_HC_IN_IRQHandler+0x870>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002034:	78fa      	ldrb	r2, [r7, #3]
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	4613      	mov	r3, r2
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	4413      	add	r3, r2
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	440b      	add	r3, r1
 8002042:	3358      	adds	r3, #88	; 0x58
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	78fa      	ldrb	r2, [r7, #3]
 8002048:	f083 0301 	eor.w	r3, r3, #1
 800204c:	b2d8      	uxtb	r0, r3
 800204e:	6879      	ldr	r1, [r7, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	011b      	lsls	r3, r3, #4
 8002058:	440b      	add	r3, r1
 800205a:	3358      	adds	r3, #88	; 0x58
 800205c:	4602      	mov	r2, r0
 800205e:	701a      	strb	r2, [r3, #0]
 8002060:	e279      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002062:	78fa      	ldrb	r2, [r7, #3]
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	4413      	add	r3, r2
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	440b      	add	r3, r1
 8002070:	3358      	adds	r3, #88	; 0x58
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	78fa      	ldrb	r2, [r7, #3]
 8002076:	f083 0301 	eor.w	r3, r3, #1
 800207a:	b2d8      	uxtb	r0, r3
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	440b      	add	r3, r1
 8002088:	3358      	adds	r3, #88	; 0x58
 800208a:	4602      	mov	r2, r0
 800208c:	701a      	strb	r2, [r3, #0]
 800208e:	e262      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	4611      	mov	r1, r2
 8002098:	4618      	mov	r0, r3
 800209a:	f003 fbf0 	bl	800587e <USB_ReadChInterrupts>
 800209e:	4603      	mov	r3, r0
 80020a0:	f003 0320 	and.w	r3, r3, #32
 80020a4:	2b20      	cmp	r3, #32
 80020a6:	d109      	bne.n	80020bc <HCD_HC_IN_IRQHandler+0x3d6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	015a      	lsls	r2, r3, #5
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4413      	add	r3, r2
 80020b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b4:	461a      	mov	r2, r3
 80020b6:	2320      	movs	r3, #32
 80020b8:	6093      	str	r3, [r2, #8]
 80020ba:	e24c      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 fbda 	bl	800587e <USB_ReadChInterrupts>
 80020ca:	4603      	mov	r3, r0
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	f040 81a0 	bne.w	8002416 <HCD_HC_IN_IRQHandler+0x730>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80020d6:	78fb      	ldrb	r3, [r7, #3]
 80020d8:	015a      	lsls	r2, r3, #5
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4413      	add	r3, r2
 80020de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020e2:	461a      	mov	r2, r3
 80020e4:	2302      	movs	r3, #2
 80020e6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80020e8:	78fa      	ldrb	r2, [r7, #3]
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	440b      	add	r3, r1
 80020f6:	3365      	adds	r3, #101	; 0x65
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d114      	bne.n	8002128 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80020fe:	78fa      	ldrb	r2, [r7, #3]
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	4413      	add	r3, r2
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	440b      	add	r3, r1
 800210c:	3365      	adds	r3, #101	; 0x65
 800210e:	2202      	movs	r2, #2
 8002110:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002112:	78fa      	ldrb	r2, [r7, #3]
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4413      	add	r3, r2
 800211c:	011b      	lsls	r3, r3, #4
 800211e:	440b      	add	r3, r1
 8002120:	3364      	adds	r3, #100	; 0x64
 8002122:	2201      	movs	r2, #1
 8002124:	701a      	strb	r2, [r3, #0]
 8002126:	e167      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	4413      	add	r3, r2
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	440b      	add	r3, r1
 8002136:	3365      	adds	r3, #101	; 0x65
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b06      	cmp	r3, #6
 800213c:	d114      	bne.n	8002168 <HCD_HC_IN_IRQHandler+0x482>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	4413      	add	r3, r2
 8002148:	011b      	lsls	r3, r3, #4
 800214a:	440b      	add	r3, r1
 800214c:	3365      	adds	r3, #101	; 0x65
 800214e:	2202      	movs	r2, #2
 8002150:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002152:	78fa      	ldrb	r2, [r7, #3]
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	440b      	add	r3, r1
 8002160:	3364      	adds	r3, #100	; 0x64
 8002162:	2205      	movs	r2, #5
 8002164:	701a      	strb	r2, [r3, #0]
 8002166:	e147      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002168:	78fa      	ldrb	r2, [r7, #3]
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	4413      	add	r3, r2
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	440b      	add	r3, r1
 8002176:	3365      	adds	r3, #101	; 0x65
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b07      	cmp	r3, #7
 800217c:	d00a      	beq.n	8002194 <HCD_HC_IN_IRQHandler+0x4ae>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800217e:	78fa      	ldrb	r2, [r7, #3]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4413      	add	r3, r2
 8002188:	011b      	lsls	r3, r3, #4
 800218a:	440b      	add	r3, r1
 800218c:	3365      	adds	r3, #101	; 0x65
 800218e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002190:	2b09      	cmp	r3, #9
 8002192:	d176      	bne.n	8002282 <HCD_HC_IN_IRQHandler+0x59c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	4413      	add	r3, r2
 800219e:	011b      	lsls	r3, r3, #4
 80021a0:	440b      	add	r3, r1
 80021a2:	3365      	adds	r3, #101	; 0x65
 80021a4:	2202      	movs	r2, #2
 80021a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80021a8:	78fa      	ldrb	r2, [r7, #3]
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	4413      	add	r3, r2
 80021b2:	011b      	lsls	r3, r3, #4
 80021b4:	440b      	add	r3, r1
 80021b6:	3360      	adds	r3, #96	; 0x60
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	1c59      	adds	r1, r3, #1
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	4613      	mov	r3, r2
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4413      	add	r3, r2
 80021c4:	011b      	lsls	r3, r3, #4
 80021c6:	4403      	add	r3, r0
 80021c8:	3360      	adds	r3, #96	; 0x60
 80021ca:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	4413      	add	r3, r2
 80021d6:	011b      	lsls	r3, r3, #4
 80021d8:	440b      	add	r3, r1
 80021da:	3360      	adds	r3, #96	; 0x60
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d914      	bls.n	800220c <HCD_HC_IN_IRQHandler+0x526>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80021e2:	78fa      	ldrb	r2, [r7, #3]
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	4413      	add	r3, r2
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	440b      	add	r3, r1
 80021f0:	3360      	adds	r3, #96	; 0x60
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	4413      	add	r3, r2
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	440b      	add	r3, r1
 8002204:	3364      	adds	r3, #100	; 0x64
 8002206:	2204      	movs	r2, #4
 8002208:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800220a:	e0f4      	b.n	80023f6 <HCD_HC_IN_IRQHandler+0x710>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	4413      	add	r3, r2
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	440b      	add	r3, r1
 800221a:	3364      	adds	r3, #100	; 0x64
 800221c:	2202      	movs	r2, #2
 800221e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002220:	78fa      	ldrb	r2, [r7, #3]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4413      	add	r3, r2
 800222a:	011b      	lsls	r3, r3, #4
 800222c:	440b      	add	r3, r1
 800222e:	3340      	adds	r3, #64	; 0x40
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00b      	beq.n	800224e <HCD_HC_IN_IRQHandler+0x568>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4413      	add	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	440b      	add	r3, r1
 8002244:	3340      	adds	r3, #64	; 0x40
 8002246:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002248:	2b02      	cmp	r3, #2
 800224a:	f040 80d4 	bne.w	80023f6 <HCD_HC_IN_IRQHandler+0x710>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800224e:	78fb      	ldrb	r3, [r7, #3]
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4413      	add	r3, r2
 8002256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002264:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800226c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800226e:	78fb      	ldrb	r3, [r7, #3]
 8002270:	015a      	lsls	r2, r3, #5
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	4413      	add	r3, r2
 8002276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800227a:	461a      	mov	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002280:	e0b9      	b.n	80023f6 <HCD_HC_IN_IRQHandler+0x710>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002282:	78fa      	ldrb	r2, [r7, #3]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	440b      	add	r3, r1
 8002290:	3365      	adds	r3, #101	; 0x65
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b05      	cmp	r3, #5
 8002296:	d10a      	bne.n	80022ae <HCD_HC_IN_IRQHandler+0x5c8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002298:	78fa      	ldrb	r2, [r7, #3]
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	4413      	add	r3, r2
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	440b      	add	r3, r1
 80022a6:	3365      	adds	r3, #101	; 0x65
 80022a8:	2202      	movs	r2, #2
 80022aa:	701a      	strb	r2, [r3, #0]
 80022ac:	e0a4      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80022ae:	78fa      	ldrb	r2, [r7, #3]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	4413      	add	r3, r2
 80022b8:	011b      	lsls	r3, r3, #4
 80022ba:	440b      	add	r3, r1
 80022bc:	3365      	adds	r3, #101	; 0x65
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d10a      	bne.n	80022da <HCD_HC_IN_IRQHandler+0x5f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4413      	add	r3, r2
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	440b      	add	r3, r1
 80022d2:	3365      	adds	r3, #101	; 0x65
 80022d4:	2202      	movs	r2, #2
 80022d6:	701a      	strb	r2, [r3, #0]
 80022d8:	e08e      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	4413      	add	r3, r2
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	440b      	add	r3, r1
 80022e8:	3365      	adds	r3, #101	; 0x65
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	d143      	bne.n	8002378 <HCD_HC_IN_IRQHandler+0x692>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022f0:	78fa      	ldrb	r2, [r7, #3]
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	4613      	mov	r3, r2
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	4413      	add	r3, r2
 80022fa:	011b      	lsls	r3, r3, #4
 80022fc:	440b      	add	r3, r1
 80022fe:	3365      	adds	r3, #101	; 0x65
 8002300:	2202      	movs	r2, #2
 8002302:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	4613      	mov	r3, r2
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	4413      	add	r3, r2
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	440b      	add	r3, r1
 8002312:	3364      	adds	r3, #100	; 0x64
 8002314:	2202      	movs	r2, #2
 8002316:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002318:	78fa      	ldrb	r2, [r7, #3]
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4613      	mov	r3, r2
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4413      	add	r3, r2
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	440b      	add	r3, r1
 8002326:	3340      	adds	r3, #64	; 0x40
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00a      	beq.n	8002344 <HCD_HC_IN_IRQHandler+0x65e>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800232e:	78fa      	ldrb	r2, [r7, #3]
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	4613      	mov	r3, r2
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4413      	add	r3, r2
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	440b      	add	r3, r1
 800233c:	3340      	adds	r3, #64	; 0x40
 800233e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002340:	2b02      	cmp	r3, #2
 8002342:	d159      	bne.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	015a      	lsls	r2, r3, #5
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4413      	add	r3, r2
 800234c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800235a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002362:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002364:	78fb      	ldrb	r3, [r7, #3]
 8002366:	015a      	lsls	r2, r3, #5
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4413      	add	r3, r2
 800236c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002370:	461a      	mov	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	e03f      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002378:	78fa      	ldrb	r2, [r7, #3]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4413      	add	r3, r2
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	440b      	add	r3, r1
 8002386:	3365      	adds	r3, #101	; 0x65
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b08      	cmp	r3, #8
 800238c:	d126      	bne.n	80023dc <HCD_HC_IN_IRQHandler+0x6f6>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800238e:	78fa      	ldrb	r2, [r7, #3]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	011b      	lsls	r3, r3, #4
 800239a:	440b      	add	r3, r1
 800239c:	3365      	adds	r3, #101	; 0x65
 800239e:	2202      	movs	r2, #2
 80023a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	4413      	add	r3, r2
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	440b      	add	r3, r1
 80023b0:	3360      	adds	r3, #96	; 0x60
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	1c59      	adds	r1, r3, #1
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	4413      	add	r3, r2
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	4403      	add	r3, r0
 80023c2:	3360      	adds	r3, #96	; 0x60
 80023c4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80023c6:	78fa      	ldrb	r2, [r7, #3]
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	4413      	add	r3, r2
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	440b      	add	r3, r1
 80023d4:	3364      	adds	r3, #100	; 0x64
 80023d6:	2204      	movs	r2, #4
 80023d8:	701a      	strb	r2, [r3, #0]
 80023da:	e00d      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80023dc:	78fa      	ldrb	r2, [r7, #3]
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	440b      	add	r3, r1
 80023ea:	3365      	adds	r3, #101	; 0x65
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	f000 80b0 	beq.w	8002554 <HCD_HC_IN_IRQHandler+0x86e>
 80023f4:	e000      	b.n	80023f8 <HCD_HC_IN_IRQHandler+0x712>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023f6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	4413      	add	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	440b      	add	r3, r1
 8002406:	3364      	adds	r3, #100	; 0x64
 8002408:	781a      	ldrb	r2, [r3, #0]
 800240a:	78fb      	ldrb	r3, [r7, #3]
 800240c:	4619      	mov	r1, r3
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f007 fcc4 	bl	8009d9c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002414:	e09f      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	78fa      	ldrb	r2, [r7, #3]
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f003 fa2d 	bl	800587e <USB_ReadChInterrupts>
 8002424:	4603      	mov	r3, r0
 8002426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800242a:	2b40      	cmp	r3, #64	; 0x40
 800242c:	d124      	bne.n	8002478 <HCD_HC_IN_IRQHandler+0x792>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800242e:	78fb      	ldrb	r3, [r7, #3]
 8002430:	015a      	lsls	r2, r3, #5
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	4413      	add	r3, r2
 8002436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243a:	461a      	mov	r2, r3
 800243c:	2340      	movs	r3, #64	; 0x40
 800243e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4413      	add	r3, r2
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	440b      	add	r3, r1
 800244e:	3365      	adds	r3, #101	; 0x65
 8002450:	2205      	movs	r2, #5
 8002452:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	4413      	add	r3, r2
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	440b      	add	r3, r1
 8002462:	3360      	adds	r3, #96	; 0x60
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	4611      	mov	r1, r2
 8002470:	4618      	mov	r0, r3
 8002472:	f003 fdc6 	bl	8006002 <USB_HC_Halt>
 8002476:	e06e      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	78fa      	ldrb	r2, [r7, #3]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f003 f9fc 	bl	800587e <USB_ReadChInterrupts>
 8002486:	4603      	mov	r3, r0
 8002488:	f003 0310 	and.w	r3, r3, #16
 800248c:	2b10      	cmp	r3, #16
 800248e:	d162      	bne.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002490:	78fa      	ldrb	r2, [r7, #3]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	4413      	add	r3, r2
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	440b      	add	r3, r1
 800249e:	3340      	adds	r3, #64	; 0x40
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b03      	cmp	r3, #3
 80024a4:	d11b      	bne.n	80024de <HCD_HC_IN_IRQHandler+0x7f8>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80024a6:	78fa      	ldrb	r2, [r7, #3]
 80024a8:	6879      	ldr	r1, [r7, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	011b      	lsls	r3, r3, #4
 80024b2:	440b      	add	r3, r1
 80024b4:	3360      	adds	r3, #96	; 0x60
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4413      	add	r3, r2
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	440b      	add	r3, r1
 80024c8:	3365      	adds	r3, #101	; 0x65
 80024ca:	2204      	movs	r2, #4
 80024cc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	78fa      	ldrb	r2, [r7, #3]
 80024d4:	4611      	mov	r1, r2
 80024d6:	4618      	mov	r0, r3
 80024d8:	f003 fd93 	bl	8006002 <USB_HC_Halt>
 80024dc:	e030      	b.n	8002540 <HCD_HC_IN_IRQHandler+0x85a>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024de:	78fa      	ldrb	r2, [r7, #3]
 80024e0:	6879      	ldr	r1, [r7, #4]
 80024e2:	4613      	mov	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	4413      	add	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	440b      	add	r3, r1
 80024ec:	3340      	adds	r3, #64	; 0x40
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00a      	beq.n	800250a <HCD_HC_IN_IRQHandler+0x824>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	4613      	mov	r3, r2
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	4413      	add	r3, r2
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	440b      	add	r3, r1
 8002502:	3340      	adds	r3, #64	; 0x40
 8002504:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002506:	2b02      	cmp	r3, #2
 8002508:	d11a      	bne.n	8002540 <HCD_HC_IN_IRQHandler+0x85a>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800250a:	78fa      	ldrb	r2, [r7, #3]
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	4613      	mov	r3, r2
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	4413      	add	r3, r2
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	440b      	add	r3, r1
 8002518:	3360      	adds	r3, #96	; 0x60
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800251e:	78fa      	ldrb	r2, [r7, #3]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	440b      	add	r3, r1
 800252c:	3365      	adds	r3, #101	; 0x65
 800252e:	2204      	movs	r2, #4
 8002530:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	78fa      	ldrb	r2, [r7, #3]
 8002538:	4611      	mov	r1, r2
 800253a:	4618      	mov	r0, r3
 800253c:	f003 fd61 	bl	8006002 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	015a      	lsls	r2, r3, #5
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4413      	add	r3, r2
 8002548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800254c:	461a      	mov	r2, r3
 800254e:	2310      	movs	r3, #16
 8002550:	6093      	str	r3, [r2, #8]
 8002552:	e000      	b.n	8002556 <HCD_HC_IN_IRQHandler+0x870>
        return;
 8002554:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	78fa      	ldrb	r2, [r7, #3]
 8002578:	4611      	mov	r1, r2
 800257a:	4618      	mov	r0, r3
 800257c:	f003 f97f 	bl	800587e <USB_ReadChInterrupts>
 8002580:	4603      	mov	r3, r0
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	2b04      	cmp	r3, #4
 8002588:	d11a      	bne.n	80025c0 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800258a:	78fb      	ldrb	r3, [r7, #3]
 800258c:	015a      	lsls	r2, r3, #5
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4413      	add	r3, r2
 8002592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002596:	461a      	mov	r2, r3
 8002598:	2304      	movs	r3, #4
 800259a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800259c:	78fa      	ldrb	r2, [r7, #3]
 800259e:	6879      	ldr	r1, [r7, #4]
 80025a0:	4613      	mov	r3, r2
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	4413      	add	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	440b      	add	r3, r1
 80025aa:	3365      	adds	r3, #101	; 0x65
 80025ac:	2207      	movs	r2, #7
 80025ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f003 fd22 	bl	8006002 <USB_HC_Halt>
 80025be:	e2a0      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	78fa      	ldrb	r2, [r7, #3]
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f003 f958 	bl	800587e <USB_ReadChInterrupts>
 80025ce:	4603      	mov	r3, r0
 80025d0:	f003 0320 	and.w	r3, r3, #32
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d109      	bne.n	80025ec <HCD_HC_OUT_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80025d8:	78fb      	ldrb	r3, [r7, #3]
 80025da:	015a      	lsls	r2, r3, #5
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	4413      	add	r3, r2
 80025e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025e4:	461a      	mov	r2, r3
 80025e6:	2320      	movs	r3, #32
 80025e8:	6093      	str	r3, [r2, #8]
 80025ea:	e28a      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f003 f942 	bl	800587e <USB_ReadChInterrupts>
 80025fa:	4603      	mov	r3, r0
 80025fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002600:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002604:	d111      	bne.n	800262a <HCD_HC_OUT_IRQHandler+0xce>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	015a      	lsls	r2, r3, #5
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	4413      	add	r3, r2
 800260e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002612:	461a      	mov	r2, r3
 8002614:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002618:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	78fa      	ldrb	r2, [r7, #3]
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f003 fced 	bl	8006002 <USB_HC_Halt>
 8002628:	e26b      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	4611      	mov	r1, r2
 8002632:	4618      	mov	r0, r3
 8002634:	f003 f923 	bl	800587e <USB_ReadChInterrupts>
 8002638:	4603      	mov	r3, r0
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b01      	cmp	r3, #1
 8002640:	d124      	bne.n	800268c <HCD_HC_OUT_IRQHandler+0x130>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002642:	78fa      	ldrb	r2, [r7, #3]
 8002644:	6879      	ldr	r1, [r7, #4]
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	440b      	add	r3, r1
 8002650:	3360      	adds	r3, #96	; 0x60
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002656:	78fb      	ldrb	r3, [r7, #3]
 8002658:	015a      	lsls	r2, r3, #5
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	4413      	add	r3, r2
 800265e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002662:	461a      	mov	r2, r3
 8002664:	2301      	movs	r3, #1
 8002666:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002668:	78fa      	ldrb	r2, [r7, #3]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	4413      	add	r3, r2
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	440b      	add	r3, r1
 8002676:	3365      	adds	r3, #101	; 0x65
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	78fa      	ldrb	r2, [r7, #3]
 8002682:	4611      	mov	r1, r2
 8002684:	4618      	mov	r0, r3
 8002686:	f003 fcbc 	bl	8006002 <USB_HC_Halt>
 800268a:	e23a      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	78fa      	ldrb	r2, [r7, #3]
 8002692:	4611      	mov	r1, r2
 8002694:	4618      	mov	r0, r3
 8002696:	f003 f8f2 	bl	800587e <USB_ReadChInterrupts>
 800269a:	4603      	mov	r3, r0
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	d11a      	bne.n	80026da <HCD_HC_OUT_IRQHandler+0x17e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	015a      	lsls	r2, r3, #5
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b0:	461a      	mov	r2, r3
 80026b2:	2308      	movs	r3, #8
 80026b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80026b6:	78fa      	ldrb	r2, [r7, #3]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	4413      	add	r3, r2
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	440b      	add	r3, r1
 80026c4:	3365      	adds	r3, #101	; 0x65
 80026c6:	2206      	movs	r2, #6
 80026c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	4611      	mov	r1, r2
 80026d2:	4618      	mov	r0, r3
 80026d4:	f003 fc95 	bl	8006002 <USB_HC_Halt>
 80026d8:	e213      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	78fa      	ldrb	r2, [r7, #3]
 80026e0:	4611      	mov	r1, r2
 80026e2:	4618      	mov	r0, r3
 80026e4:	f003 f8cb 	bl	800587e <USB_ReadChInterrupts>
 80026e8:	4603      	mov	r3, r0
 80026ea:	f003 0310 	and.w	r3, r3, #16
 80026ee:	2b10      	cmp	r3, #16
 80026f0:	d124      	bne.n	800273c <HCD_HC_OUT_IRQHandler+0x1e0>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	011b      	lsls	r3, r3, #4
 80026fe:	440b      	add	r3, r1
 8002700:	3360      	adds	r3, #96	; 0x60
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002706:	78fa      	ldrb	r2, [r7, #3]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	011b      	lsls	r3, r3, #4
 8002712:	440b      	add	r3, r1
 8002714:	3365      	adds	r3, #101	; 0x65
 8002716:	2204      	movs	r2, #4
 8002718:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	78fa      	ldrb	r2, [r7, #3]
 8002720:	4611      	mov	r1, r2
 8002722:	4618      	mov	r0, r3
 8002724:	f003 fc6d 	bl	8006002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	015a      	lsls	r2, r3, #5
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4413      	add	r3, r2
 8002730:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002734:	461a      	mov	r2, r3
 8002736:	2310      	movs	r3, #16
 8002738:	6093      	str	r3, [r2, #8]
 800273a:	e1e2      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	78fa      	ldrb	r2, [r7, #3]
 8002742:	4611      	mov	r1, r2
 8002744:	4618      	mov	r0, r3
 8002746:	f003 f89a 	bl	800587e <USB_ReadChInterrupts>
 800274a:	4603      	mov	r3, r0
 800274c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002750:	2b80      	cmp	r3, #128	; 0x80
 8002752:	d11a      	bne.n	800278a <HCD_HC_OUT_IRQHandler+0x22e>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002754:	78fa      	ldrb	r2, [r7, #3]
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	440b      	add	r3, r1
 8002762:	3365      	adds	r3, #101	; 0x65
 8002764:	2207      	movs	r2, #7
 8002766:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	78fa      	ldrb	r2, [r7, #3]
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f003 fc46 	bl	8006002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002776:	78fb      	ldrb	r3, [r7, #3]
 8002778:	015a      	lsls	r2, r3, #5
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	4413      	add	r3, r2
 800277e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002782:	461a      	mov	r2, r3
 8002784:	2380      	movs	r3, #128	; 0x80
 8002786:	6093      	str	r3, [r2, #8]
 8002788:	e1bb      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	4611      	mov	r1, r2
 8002792:	4618      	mov	r0, r3
 8002794:	f003 f873 	bl	800587e <USB_ReadChInterrupts>
 8002798:	4603      	mov	r3, r0
 800279a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800279e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027a2:	d11b      	bne.n	80027dc <HCD_HC_OUT_IRQHandler+0x280>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80027a4:	78fa      	ldrb	r2, [r7, #3]
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	4413      	add	r3, r2
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	440b      	add	r3, r1
 80027b2:	3365      	adds	r3, #101	; 0x65
 80027b4:	2209      	movs	r2, #9
 80027b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	4611      	mov	r1, r2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f003 fc1e 	bl	8006002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80027c6:	78fb      	ldrb	r3, [r7, #3]
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027d2:	461a      	mov	r2, r3
 80027d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027d8:	6093      	str	r3, [r2, #8]
 80027da:	e192      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	78fa      	ldrb	r2, [r7, #3]
 80027e2:	4611      	mov	r1, r2
 80027e4:	4618      	mov	r0, r3
 80027e6:	f003 f84a 	bl	800587e <USB_ReadChInterrupts>
 80027ea:	4603      	mov	r3, r0
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	f040 8183 	bne.w	8002afc <HCD_HC_OUT_IRQHandler+0x5a0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80027f6:	78fb      	ldrb	r3, [r7, #3]
 80027f8:	015a      	lsls	r2, r3, #5
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	4413      	add	r3, r2
 80027fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002802:	461a      	mov	r2, r3
 8002804:	2302      	movs	r3, #2
 8002806:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	4413      	add	r3, r2
 8002812:	011b      	lsls	r3, r3, #4
 8002814:	440b      	add	r3, r1
 8002816:	3365      	adds	r3, #101	; 0x65
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b01      	cmp	r3, #1
 800281c:	f040 8093 	bne.w	8002946 <HCD_HC_OUT_IRQHandler+0x3ea>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002820:	78fa      	ldrb	r2, [r7, #3]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	440b      	add	r3, r1
 800282e:	3365      	adds	r3, #101	; 0x65
 8002830:	2202      	movs	r2, #2
 8002832:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002834:	78fa      	ldrb	r2, [r7, #3]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	4413      	add	r3, r2
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	440b      	add	r3, r1
 8002842:	3364      	adds	r3, #100	; 0x64
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	4413      	add	r3, r2
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	440b      	add	r3, r1
 8002856:	3340      	adds	r3, #64	; 0x40
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b02      	cmp	r3, #2
 800285c:	d00b      	beq.n	8002876 <HCD_HC_OUT_IRQHandler+0x31a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800285e:	78fa      	ldrb	r2, [r7, #3]
 8002860:	6879      	ldr	r1, [r7, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4413      	add	r3, r2
 8002868:	011b      	lsls	r3, r3, #4
 800286a:	440b      	add	r3, r1
 800286c:	3340      	adds	r3, #64	; 0x40
 800286e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002870:	2b03      	cmp	r3, #3
 8002872:	f040 8134 	bne.w	8002ade <HCD_HC_OUT_IRQHandler+0x582>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d115      	bne.n	80028aa <HCD_HC_OUT_IRQHandler+0x34e>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800287e:	78fa      	ldrb	r2, [r7, #3]
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	440b      	add	r3, r1
 800288c:	3359      	adds	r3, #89	; 0x59
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	78fa      	ldrb	r2, [r7, #3]
 8002892:	f083 0301 	eor.w	r3, r3, #1
 8002896:	b2d8      	uxtb	r0, r3
 8002898:	6879      	ldr	r1, [r7, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	440b      	add	r3, r1
 80028a4:	3359      	adds	r3, #89	; 0x59
 80028a6:	4602      	mov	r2, r0
 80028a8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	f040 8115 	bne.w	8002ade <HCD_HC_OUT_IRQHandler+0x582>
 80028b4:	78fa      	ldrb	r2, [r7, #3]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	4413      	add	r3, r2
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	440b      	add	r3, r1
 80028c2:	3350      	adds	r3, #80	; 0x50
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f000 8109 	beq.w	8002ade <HCD_HC_OUT_IRQHandler+0x582>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	4413      	add	r3, r2
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	440b      	add	r3, r1
 80028da:	3350      	adds	r3, #80	; 0x50
 80028dc:	6819      	ldr	r1, [r3, #0]
 80028de:	78fa      	ldrb	r2, [r7, #3]
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	4613      	mov	r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4413      	add	r3, r2
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	4403      	add	r3, r0
 80028ec:	3342      	adds	r3, #66	; 0x42
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	440b      	add	r3, r1
 80028f2:	1e59      	subs	r1, r3, #1
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4413      	add	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	4403      	add	r3, r0
 8002902:	3342      	adds	r3, #66	; 0x42
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	fbb1 f3f3 	udiv	r3, r1, r3
 800290a:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 80e3 	beq.w	8002ade <HCD_HC_OUT_IRQHandler+0x582>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002918:	78fa      	ldrb	r2, [r7, #3]
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	4613      	mov	r3, r2
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	4413      	add	r3, r2
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	440b      	add	r3, r1
 8002926:	3359      	adds	r3, #89	; 0x59
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	78fa      	ldrb	r2, [r7, #3]
 800292c:	f083 0301 	eor.w	r3, r3, #1
 8002930:	b2d8      	uxtb	r0, r3
 8002932:	6879      	ldr	r1, [r7, #4]
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	440b      	add	r3, r1
 800293e:	3359      	adds	r3, #89	; 0x59
 8002940:	4602      	mov	r2, r0
 8002942:	701a      	strb	r2, [r3, #0]
 8002944:	e0cb      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x582>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002946:	78fa      	ldrb	r2, [r7, #3]
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	440b      	add	r3, r1
 8002954:	3365      	adds	r3, #101	; 0x65
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b03      	cmp	r3, #3
 800295a:	d10a      	bne.n	8002972 <HCD_HC_OUT_IRQHandler+0x416>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800295c:	78fa      	ldrb	r2, [r7, #3]
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	440b      	add	r3, r1
 800296a:	3365      	adds	r3, #101	; 0x65
 800296c:	2202      	movs	r2, #2
 800296e:	701a      	strb	r2, [r3, #0]
 8002970:	e0b5      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002972:	78fa      	ldrb	r2, [r7, #3]
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	4613      	mov	r3, r2
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	4413      	add	r3, r2
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	440b      	add	r3, r1
 8002980:	3365      	adds	r3, #101	; 0x65
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b04      	cmp	r3, #4
 8002986:	d114      	bne.n	80029b2 <HCD_HC_OUT_IRQHandler+0x456>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002988:	78fa      	ldrb	r2, [r7, #3]
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	4613      	mov	r3, r2
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	440b      	add	r3, r1
 8002996:	3365      	adds	r3, #101	; 0x65
 8002998:	2202      	movs	r2, #2
 800299a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800299c:	78fa      	ldrb	r2, [r7, #3]
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	4613      	mov	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	4413      	add	r3, r2
 80029a6:	011b      	lsls	r3, r3, #4
 80029a8:	440b      	add	r3, r1
 80029aa:	3364      	adds	r3, #100	; 0x64
 80029ac:	2202      	movs	r2, #2
 80029ae:	701a      	strb	r2, [r3, #0]
 80029b0:	e095      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80029b2:	78fa      	ldrb	r2, [r7, #3]
 80029b4:	6879      	ldr	r1, [r7, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	4413      	add	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	440b      	add	r3, r1
 80029c0:	3365      	adds	r3, #101	; 0x65
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b06      	cmp	r3, #6
 80029c6:	d114      	bne.n	80029f2 <HCD_HC_OUT_IRQHandler+0x496>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029c8:	78fa      	ldrb	r2, [r7, #3]
 80029ca:	6879      	ldr	r1, [r7, #4]
 80029cc:	4613      	mov	r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4413      	add	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	440b      	add	r3, r1
 80029d6:	3365      	adds	r3, #101	; 0x65
 80029d8:	2202      	movs	r2, #2
 80029da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	4413      	add	r3, r2
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	440b      	add	r3, r1
 80029ea:	3364      	adds	r3, #100	; 0x64
 80029ec:	2205      	movs	r2, #5
 80029ee:	701a      	strb	r2, [r3, #0]
 80029f0:	e075      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80029f2:	78fa      	ldrb	r2, [r7, #3]
 80029f4:	6879      	ldr	r1, [r7, #4]
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	440b      	add	r3, r1
 8002a00:	3365      	adds	r3, #101	; 0x65
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b07      	cmp	r3, #7
 8002a06:	d00a      	beq.n	8002a1e <HCD_HC_OUT_IRQHandler+0x4c2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002a08:	78fa      	ldrb	r2, [r7, #3]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	4413      	add	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	440b      	add	r3, r1
 8002a16:	3365      	adds	r3, #101	; 0x65
 8002a18:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002a1a:	2b09      	cmp	r3, #9
 8002a1c:	d170      	bne.n	8002b00 <HCD_HC_OUT_IRQHandler+0x5a4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a1e:	78fa      	ldrb	r2, [r7, #3]
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4413      	add	r3, r2
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	440b      	add	r3, r1
 8002a2c:	3365      	adds	r3, #101	; 0x65
 8002a2e:	2202      	movs	r2, #2
 8002a30:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	4613      	mov	r3, r2
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	4413      	add	r3, r2
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	440b      	add	r3, r1
 8002a40:	3360      	adds	r3, #96	; 0x60
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	1c59      	adds	r1, r3, #1
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	4413      	add	r3, r2
 8002a4e:	011b      	lsls	r3, r3, #4
 8002a50:	4403      	add	r3, r0
 8002a52:	3360      	adds	r3, #96	; 0x60
 8002a54:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a56:	78fa      	ldrb	r2, [r7, #3]
 8002a58:	6879      	ldr	r1, [r7, #4]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	011b      	lsls	r3, r3, #4
 8002a62:	440b      	add	r3, r1
 8002a64:	3360      	adds	r3, #96	; 0x60
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d914      	bls.n	8002a96 <HCD_HC_OUT_IRQHandler+0x53a>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002a6c:	78fa      	ldrb	r2, [r7, #3]
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	4613      	mov	r3, r2
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	4413      	add	r3, r2
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	440b      	add	r3, r1
 8002a7a:	3360      	adds	r3, #96	; 0x60
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4413      	add	r3, r2
 8002a8a:	011b      	lsls	r3, r3, #4
 8002a8c:	440b      	add	r3, r1
 8002a8e:	3364      	adds	r3, #100	; 0x64
 8002a90:	2204      	movs	r2, #4
 8002a92:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a94:	e022      	b.n	8002adc <HCD_HC_OUT_IRQHandler+0x580>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a96:	78fa      	ldrb	r2, [r7, #3]
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	4413      	add	r3, r2
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	440b      	add	r3, r1
 8002aa4:	3364      	adds	r3, #100	; 0x64
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002aaa:	78fb      	ldrb	r3, [r7, #3]
 8002aac:	015a      	lsls	r2, r3, #5
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002ac0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ac8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002aca:	78fb      	ldrb	r3, [r7, #3]
 8002acc:	015a      	lsls	r2, r3, #5
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002adc:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	6879      	ldr	r1, [r7, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4413      	add	r3, r2
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	440b      	add	r3, r1
 8002aec:	3364      	adds	r3, #100	; 0x64
 8002aee:	781a      	ldrb	r2, [r3, #0]
 8002af0:	78fb      	ldrb	r3, [r7, #3]
 8002af2:	4619      	mov	r1, r3
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f007 f951 	bl	8009d9c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002afa:	e002      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002afc:	bf00      	nop
 8002afe:	e000      	b.n	8002b02 <HCD_HC_OUT_IRQHandler+0x5a6>
      return;
 8002b00:	bf00      	nop
  }
}
 8002b02:	3718      	adds	r7, #24
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b18:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	f003 030f 	and.w	r3, r3, #15
 8002b28:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	0c5b      	lsrs	r3, r3, #17
 8002b2e:	f003 030f 	and.w	r3, r3, #15
 8002b32:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	091b      	lsrs	r3, r3, #4
 8002b38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b3c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d004      	beq.n	8002b4e <HCD_RXQLVL_IRQHandler+0x46>
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	f000 80b6 	beq.w	8002cb8 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002b4c:	e0b7      	b.n	8002cbe <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 80b3 	beq.w	8002cbc <HCD_RXQLVL_IRQHandler+0x1b4>
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	4413      	add	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	440b      	add	r3, r1
 8002b64:	3348      	adds	r3, #72	; 0x48
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80a7 	beq.w	8002cbc <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	440b      	add	r3, r1
 8002b7c:	3354      	adds	r3, #84	; 0x54
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	18d1      	adds	r1, r2, r3
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4403      	add	r3, r0
 8002b92:	3350      	adds	r3, #80	; 0x50
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4299      	cmp	r1, r3
 8002b98:	f200 8083 	bhi.w	8002ca2 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4413      	add	r3, r2
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	440b      	add	r3, r1
 8002bae:	3348      	adds	r3, #72	; 0x48
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	b292      	uxth	r2, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f002 fdf6 	bl	80057a8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002bbc:	6879      	ldr	r1, [r7, #4]
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	440b      	add	r3, r1
 8002bca:	3348      	adds	r3, #72	; 0x48
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	18d1      	adds	r1, r2, r3
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	4413      	add	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	4403      	add	r3, r0
 8002be0:	3348      	adds	r3, #72	; 0x48
 8002be2:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002be4:	6879      	ldr	r1, [r7, #4]
 8002be6:	69ba      	ldr	r2, [r7, #24]
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	440b      	add	r3, r1
 8002bf2:	3354      	adds	r3, #84	; 0x54
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	18d1      	adds	r1, r2, r3
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	4403      	add	r3, r0
 8002c08:	3354      	adds	r3, #84	; 0x54
 8002c0a:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	015a      	lsls	r2, r3, #5
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	0cdb      	lsrs	r3, r3, #19
 8002c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c20:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	011b      	lsls	r3, r3, #4
 8002c2e:	440b      	add	r3, r1
 8002c30:	3342      	adds	r3, #66	; 0x42
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	461a      	mov	r2, r3
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d13f      	bne.n	8002cbc <HCD_RXQLVL_IRQHandler+0x1b4>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d03c      	beq.n	8002cbc <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	015a      	lsls	r2, r3, #5
 8002c46:	6a3b      	ldr	r3, [r7, #32]
 8002c48:	4413      	add	r3, r2
 8002c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c58:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c60:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	015a      	lsls	r2, r3, #5
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	4413      	add	r3, r2
 8002c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	4413      	add	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	440b      	add	r3, r1
 8002c82:	3358      	adds	r3, #88	; 0x58
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	f083 0301 	eor.w	r3, r3, #1
 8002c8a:	b2d8      	uxtb	r0, r3
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4613      	mov	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4413      	add	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	440b      	add	r3, r1
 8002c9a:	3358      	adds	r3, #88	; 0x58
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	701a      	strb	r2, [r3, #0]
      break;
 8002ca0:	e00c      	b.n	8002cbc <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4413      	add	r3, r2
 8002cac:	011b      	lsls	r3, r3, #4
 8002cae:	440b      	add	r3, r1
 8002cb0:	3364      	adds	r3, #100	; 0x64
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	701a      	strb	r2, [r3, #0]
      break;
 8002cb6:	e001      	b.n	8002cbc <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8002cb8:	bf00      	nop
 8002cba:	e000      	b.n	8002cbe <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8002cbc:	bf00      	nop
  }
}
 8002cbe:	bf00      	nop
 8002cc0:	3728      	adds	r7, #40	; 0x28
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b086      	sub	sp, #24
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002cf2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d10b      	bne.n	8002d16 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d102      	bne.n	8002d0e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f007 f82b 	bl	8009d64 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f043 0302 	orr.w	r3, r3, #2
 8002d14:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f003 0308 	and.w	r3, r3, #8
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d132      	bne.n	8002d86 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	f043 0308 	orr.w	r3, r3, #8
 8002d26:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d126      	bne.n	8002d80 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d113      	bne.n	8002d62 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d40:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d44:	d106      	bne.n	8002d54 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f002 fe7b 	bl	8005a48 <USB_InitFSLSPClkSel>
 8002d52:	e011      	b.n	8002d78 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2101      	movs	r1, #1
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f002 fe74 	bl	8005a48 <USB_InitFSLSPClkSel>
 8002d60:	e00a      	b.n	8002d78 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d106      	bne.n	8002d78 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d70:	461a      	mov	r2, r3
 8002d72:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002d76:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f007 f81d 	bl	8009db8 <HAL_HCD_PortEnabled_Callback>
 8002d7e:	e002      	b.n	8002d86 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f007 f827 	bl	8009dd4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d103      	bne.n	8002d98 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	f043 0320 	orr.w	r3, r3, #32
 8002d96:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d9e:	461a      	mov	r2, r3
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	6013      	str	r3, [r2, #0]
}
 8002da4:	bf00      	nop
 8002da6:	3718      	adds	r7, #24
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a04      	ldr	r2, [pc, #16]	; (8002dc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dba:	6013      	str	r3, [r2, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	40007000 	.word	0x40007000

08002dcc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002dd0:	4b04      	ldr	r3, [pc, #16]	; (8002de4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40007000 	.word	0x40007000

08002de8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002df6:	d130      	bne.n	8002e5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002df8:	4b23      	ldr	r3, [pc, #140]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e04:	d038      	beq.n	8002e78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e06:	4b20      	ldr	r3, [pc, #128]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e0e:	4a1e      	ldr	r2, [pc, #120]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e16:	4b1d      	ldr	r3, [pc, #116]	; (8002e8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2232      	movs	r2, #50	; 0x32
 8002e1c:	fb02 f303 	mul.w	r3, r2, r3
 8002e20:	4a1b      	ldr	r2, [pc, #108]	; (8002e90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e22:	fba2 2303 	umull	r2, r3, r2, r3
 8002e26:	0c9b      	lsrs	r3, r3, #18
 8002e28:	3301      	adds	r3, #1
 8002e2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e2c:	e002      	b.n	8002e34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	3b01      	subs	r3, #1
 8002e32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e34:	4b14      	ldr	r3, [pc, #80]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e40:	d102      	bne.n	8002e48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1f2      	bne.n	8002e2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e48:	4b0f      	ldr	r3, [pc, #60]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e54:	d110      	bne.n	8002e78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e00f      	b.n	8002e7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e5a:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e66:	d007      	beq.n	8002e78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e68:	4b07      	ldr	r3, [pc, #28]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e70:	4a05      	ldr	r2, [pc, #20]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	40007000 	.word	0x40007000
 8002e8c:	20000000 	.word	0x20000000
 8002e90:	431bde83 	.word	0x431bde83

08002e94 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002e9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ea2:	6053      	str	r3, [r2, #4]
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40007000 	.word	0x40007000

08002eb4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002eb8:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002ebe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ec2:	6053      	str	r3, [r2, #4]
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40007000 	.word	0x40007000

08002ed4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d102      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	f000 bc08 	b.w	80036f8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ee8:	4b96      	ldr	r3, [pc, #600]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 030c 	and.w	r3, r3, #12
 8002ef0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ef2:	4b94      	ldr	r3, [pc, #592]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 80e4 	beq.w	80030d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d007      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4c>
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	2b0c      	cmp	r3, #12
 8002f14:	f040 808b 	bne.w	800302e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	f040 8087 	bne.w	800302e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f20:	4b88      	ldr	r3, [pc, #544]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_OscConfig+0x64>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e3df      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a1a      	ldr	r2, [r3, #32]
 8002f3c:	4b81      	ldr	r3, [pc, #516]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d004      	beq.n	8002f52 <HAL_RCC_OscConfig+0x7e>
 8002f48:	4b7e      	ldr	r3, [pc, #504]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f50:	e005      	b.n	8002f5e <HAL_RCC_OscConfig+0x8a>
 8002f52:	4b7c      	ldr	r3, [pc, #496]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f58:	091b      	lsrs	r3, r3, #4
 8002f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d223      	bcs.n	8002faa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 fd92 	bl	8003a90 <RCC_SetFlashLatencyFromMSIRange>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e3c0      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f76:	4b73      	ldr	r3, [pc, #460]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a72      	ldr	r2, [pc, #456]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f7c:	f043 0308 	orr.w	r3, r3, #8
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	4b70      	ldr	r3, [pc, #448]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a1b      	ldr	r3, [r3, #32]
 8002f8e:	496d      	ldr	r1, [pc, #436]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f94:	4b6b      	ldr	r3, [pc, #428]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	69db      	ldr	r3, [r3, #28]
 8002fa0:	021b      	lsls	r3, r3, #8
 8002fa2:	4968      	ldr	r1, [pc, #416]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]
 8002fa8:	e025      	b.n	8002ff6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002faa:	4b66      	ldr	r3, [pc, #408]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a65      	ldr	r2, [pc, #404]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fb0:	f043 0308 	orr.w	r3, r3, #8
 8002fb4:	6013      	str	r3, [r2, #0]
 8002fb6:	4b63      	ldr	r3, [pc, #396]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	4960      	ldr	r1, [pc, #384]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fc8:	4b5e      	ldr	r3, [pc, #376]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	021b      	lsls	r3, r3, #8
 8002fd6:	495b      	ldr	r1, [pc, #364]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d109      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 fd52 	bl	8003a90 <RCC_SetFlashLatencyFromMSIRange>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e380      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ff6:	f000 fc87 	bl	8003908 <HAL_RCC_GetSysClockFreq>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	4b51      	ldr	r3, [pc, #324]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	4950      	ldr	r1, [pc, #320]	; (8003148 <HAL_RCC_OscConfig+0x274>)
 8003008:	5ccb      	ldrb	r3, [r1, r3]
 800300a:	f003 031f 	and.w	r3, r3, #31
 800300e:	fa22 f303 	lsr.w	r3, r2, r3
 8003012:	4a4e      	ldr	r2, [pc, #312]	; (800314c <HAL_RCC_OscConfig+0x278>)
 8003014:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003016:	4b4e      	ldr	r3, [pc, #312]	; (8003150 <HAL_RCC_OscConfig+0x27c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4618      	mov	r0, r3
 800301c:	f7fd fe66 	bl	8000cec <HAL_InitTick>
 8003020:	4603      	mov	r3, r0
 8003022:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d052      	beq.n	80030d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	e364      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d032      	beq.n	800309c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003036:	4b43      	ldr	r3, [pc, #268]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a42      	ldr	r2, [pc, #264]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003042:	f7fd fea3 	bl	8000d8c <HAL_GetTick>
 8003046:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003048:	e008      	b.n	800305c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800304a:	f7fd fe9f 	bl	8000d8c <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e34d      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800305c:	4b39      	ldr	r3, [pc, #228]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0f0      	beq.n	800304a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003068:	4b36      	ldr	r3, [pc, #216]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a35      	ldr	r2, [pc, #212]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800306e:	f043 0308 	orr.w	r3, r3, #8
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	4b33      	ldr	r3, [pc, #204]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	4930      	ldr	r1, [pc, #192]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003082:	4313      	orrs	r3, r2
 8003084:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003086:	4b2f      	ldr	r3, [pc, #188]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	021b      	lsls	r3, r3, #8
 8003094:	492b      	ldr	r1, [pc, #172]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
 800309a:	e01a      	b.n	80030d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800309c:	4b29      	ldr	r3, [pc, #164]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a28      	ldr	r2, [pc, #160]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 80030a2:	f023 0301 	bic.w	r3, r3, #1
 80030a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030a8:	f7fd fe70 	bl	8000d8c <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030b0:	f7fd fe6c 	bl	8000d8c <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e31a      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030c2:	4b20      	ldr	r3, [pc, #128]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f0      	bne.n	80030b0 <HAL_RCC_OscConfig+0x1dc>
 80030ce:	e000      	b.n	80030d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d073      	beq.n	80031c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d005      	beq.n	80030f0 <HAL_RCC_OscConfig+0x21c>
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	2b0c      	cmp	r3, #12
 80030e8:	d10e      	bne.n	8003108 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2b03      	cmp	r3, #3
 80030ee:	d10b      	bne.n	8003108 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f0:	4b14      	ldr	r3, [pc, #80]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d063      	beq.n	80031c4 <HAL_RCC_OscConfig+0x2f0>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d15f      	bne.n	80031c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e2f7      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003110:	d106      	bne.n	8003120 <HAL_RCC_OscConfig+0x24c>
 8003112:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a0b      	ldr	r2, [pc, #44]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800311c:	6013      	str	r3, [r2, #0]
 800311e:	e025      	b.n	800316c <HAL_RCC_OscConfig+0x298>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003128:	d114      	bne.n	8003154 <HAL_RCC_OscConfig+0x280>
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a05      	ldr	r2, [pc, #20]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	4b03      	ldr	r3, [pc, #12]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a02      	ldr	r2, [pc, #8]	; (8003144 <HAL_RCC_OscConfig+0x270>)
 800313c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	e013      	b.n	800316c <HAL_RCC_OscConfig+0x298>
 8003144:	40021000 	.word	0x40021000
 8003148:	0800a470 	.word	0x0800a470
 800314c:	20000000 	.word	0x20000000
 8003150:	20000004 	.word	0x20000004
 8003154:	4ba0      	ldr	r3, [pc, #640]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a9f      	ldr	r2, [pc, #636]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800315a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315e:	6013      	str	r3, [r2, #0]
 8003160:	4b9d      	ldr	r3, [pc, #628]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a9c      	ldr	r2, [pc, #624]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800316a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d013      	beq.n	800319c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fd fe0a 	bl	8000d8c <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800317c:	f7fd fe06 	bl	8000d8c <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b64      	cmp	r3, #100	; 0x64
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e2b4      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800318e:	4b92      	ldr	r3, [pc, #584]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0x2a8>
 800319a:	e014      	b.n	80031c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fd fdf6 	bl	8000d8c <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fd fdf2 	bl	8000d8c <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	; 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e2a0      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031b6:	4b88      	ldr	r3, [pc, #544]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f0      	bne.n	80031a4 <HAL_RCC_OscConfig+0x2d0>
 80031c2:	e000      	b.n	80031c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d060      	beq.n	8003294 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d005      	beq.n	80031e4 <HAL_RCC_OscConfig+0x310>
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b0c      	cmp	r3, #12
 80031dc:	d119      	bne.n	8003212 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d116      	bne.n	8003212 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031e4:	4b7c      	ldr	r3, [pc, #496]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d005      	beq.n	80031fc <HAL_RCC_OscConfig+0x328>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e27d      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fc:	4b76      	ldr	r3, [pc, #472]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	061b      	lsls	r3, r3, #24
 800320a:	4973      	ldr	r1, [pc, #460]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800320c:	4313      	orrs	r3, r2
 800320e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003210:	e040      	b.n	8003294 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d023      	beq.n	8003262 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800321a:	4b6f      	ldr	r3, [pc, #444]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a6e      	ldr	r2, [pc, #440]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7fd fdb1 	bl	8000d8c <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322e:	f7fd fdad 	bl	8000d8c <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e25b      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003240:	4b65      	ldr	r3, [pc, #404]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b62      	ldr	r3, [pc, #392]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	061b      	lsls	r3, r3, #24
 800325a:	495f      	ldr	r1, [pc, #380]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800325c:	4313      	orrs	r3, r2
 800325e:	604b      	str	r3, [r1, #4]
 8003260:	e018      	b.n	8003294 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b5d      	ldr	r3, [pc, #372]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a5c      	ldr	r2, [pc, #368]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800326c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326e:	f7fd fd8d 	bl	8000d8c <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003274:	e008      	b.n	8003288 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003276:	f7fd fd89 	bl	8000d8c <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e237      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003288:	4b53      	ldr	r3, [pc, #332]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1f0      	bne.n	8003276 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d03c      	beq.n	800331a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d01c      	beq.n	80032e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a8:	4b4b      	ldr	r3, [pc, #300]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80032aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ae:	4a4a      	ldr	r2, [pc, #296]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b8:	f7fd fd68 	bl	8000d8c <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c0:	f7fd fd64 	bl	8000d8c <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e212      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032d2:	4b41      	ldr	r3, [pc, #260]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80032d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0ef      	beq.n	80032c0 <HAL_RCC_OscConfig+0x3ec>
 80032e0:	e01b      	b.n	800331a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032e2:	4b3d      	ldr	r3, [pc, #244]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80032e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032e8:	4a3b      	ldr	r2, [pc, #236]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80032ea:	f023 0301 	bic.w	r3, r3, #1
 80032ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f2:	f7fd fd4b 	bl	8000d8c <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032fa:	f7fd fd47 	bl	8000d8c <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e1f5      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800330c:	4b32      	ldr	r3, [pc, #200]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1ef      	bne.n	80032fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0304 	and.w	r3, r3, #4
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 80a6 	beq.w	8003474 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003328:	2300      	movs	r3, #0
 800332a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800332c:	4b2a      	ldr	r3, [pc, #168]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800332e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10d      	bne.n	8003354 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003338:	4b27      	ldr	r3, [pc, #156]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800333a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333c:	4a26      	ldr	r2, [pc, #152]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800333e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003342:	6593      	str	r3, [r2, #88]	; 0x58
 8003344:	4b24      	ldr	r3, [pc, #144]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 8003346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003350:	2301      	movs	r3, #1
 8003352:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003354:	4b21      	ldr	r3, [pc, #132]	; (80033dc <HAL_RCC_OscConfig+0x508>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800335c:	2b00      	cmp	r3, #0
 800335e:	d118      	bne.n	8003392 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003360:	4b1e      	ldr	r3, [pc, #120]	; (80033dc <HAL_RCC_OscConfig+0x508>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a1d      	ldr	r2, [pc, #116]	; (80033dc <HAL_RCC_OscConfig+0x508>)
 8003366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800336a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800336c:	f7fd fd0e 	bl	8000d8c <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003374:	f7fd fd0a 	bl	8000d8c <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e1b8      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003386:	4b15      	ldr	r3, [pc, #84]	; (80033dc <HAL_RCC_OscConfig+0x508>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338e:	2b00      	cmp	r3, #0
 8003390:	d0f0      	beq.n	8003374 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d108      	bne.n	80033ac <HAL_RCC_OscConfig+0x4d8>
 800339a:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 800339c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a0:	4a0d      	ldr	r2, [pc, #52]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033aa:	e029      	b.n	8003400 <HAL_RCC_OscConfig+0x52c>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	2b05      	cmp	r3, #5
 80033b2:	d115      	bne.n	80033e0 <HAL_RCC_OscConfig+0x50c>
 80033b4:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80033b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ba:	4a07      	ldr	r2, [pc, #28]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80033bc:	f043 0304 	orr.w	r3, r3, #4
 80033c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033c4:	4b04      	ldr	r3, [pc, #16]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ca:	4a03      	ldr	r2, [pc, #12]	; (80033d8 <HAL_RCC_OscConfig+0x504>)
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033d4:	e014      	b.n	8003400 <HAL_RCC_OscConfig+0x52c>
 80033d6:	bf00      	nop
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40007000 	.word	0x40007000
 80033e0:	4b9d      	ldr	r3, [pc, #628]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e6:	4a9c      	ldr	r2, [pc, #624]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033f0:	4b99      	ldr	r3, [pc, #612]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80033f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f6:	4a98      	ldr	r2, [pc, #608]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80033f8:	f023 0304 	bic.w	r3, r3, #4
 80033fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d016      	beq.n	8003436 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003408:	f7fd fcc0 	bl	8000d8c <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800340e:	e00a      	b.n	8003426 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003410:	f7fd fcbc 	bl	8000d8c <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	; 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e168      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003426:	4b8c      	ldr	r3, [pc, #560]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d0ed      	beq.n	8003410 <HAL_RCC_OscConfig+0x53c>
 8003434:	e015      	b.n	8003462 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003436:	f7fd fca9 	bl	8000d8c <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800343c:	e00a      	b.n	8003454 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343e:	f7fd fca5 	bl	8000d8c <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	f241 3288 	movw	r2, #5000	; 0x1388
 800344c:	4293      	cmp	r3, r2
 800344e:	d901      	bls.n	8003454 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e151      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003454:	4b80      	ldr	r3, [pc, #512]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1ed      	bne.n	800343e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003462:	7ffb      	ldrb	r3, [r7, #31]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d105      	bne.n	8003474 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003468:	4b7b      	ldr	r3, [pc, #492]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 800346a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346c:	4a7a      	ldr	r2, [pc, #488]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 800346e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003472:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b00      	cmp	r3, #0
 800347e:	d03c      	beq.n	80034fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	2b00      	cmp	r3, #0
 8003486:	d01c      	beq.n	80034c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003488:	4b73      	ldr	r3, [pc, #460]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 800348a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800348e:	4a72      	ldr	r2, [pc, #456]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003498:	f7fd fc78 	bl	8000d8c <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034a0:	f7fd fc74 	bl	8000d8c <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e122      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034b2:	4b69      	ldr	r3, [pc, #420]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80034b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0ef      	beq.n	80034a0 <HAL_RCC_OscConfig+0x5cc>
 80034c0:	e01b      	b.n	80034fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80034c2:	4b65      	ldr	r3, [pc, #404]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80034c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034c8:	4a63      	ldr	r2, [pc, #396]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80034ca:	f023 0301 	bic.w	r3, r3, #1
 80034ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d2:	f7fd fc5b 	bl	8000d8c <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034da:	f7fd fc57 	bl	8000d8c <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e105      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80034ec:	4b5a      	ldr	r3, [pc, #360]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80034ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1ef      	bne.n	80034da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 80f9 	beq.w	80036f6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	2b02      	cmp	r3, #2
 800350a:	f040 80cf 	bne.w	80036ac <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800350e:	4b52      	ldr	r3, [pc, #328]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f003 0203 	and.w	r2, r3, #3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351e:	429a      	cmp	r2, r3
 8003520:	d12c      	bne.n	800357c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352c:	3b01      	subs	r3, #1
 800352e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003530:	429a      	cmp	r2, r3
 8003532:	d123      	bne.n	800357c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003540:	429a      	cmp	r2, r3
 8003542:	d11b      	bne.n	800357c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003550:	429a      	cmp	r2, r3
 8003552:	d113      	bne.n	800357c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	085b      	lsrs	r3, r3, #1
 8003560:	3b01      	subs	r3, #1
 8003562:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003564:	429a      	cmp	r2, r3
 8003566:	d109      	bne.n	800357c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	085b      	lsrs	r3, r3, #1
 8003574:	3b01      	subs	r3, #1
 8003576:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d071      	beq.n	8003660 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	2b0c      	cmp	r3, #12
 8003580:	d068      	beq.n	8003654 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003582:	4b35      	ldr	r3, [pc, #212]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d105      	bne.n	800359a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800358e:	4b32      	ldr	r3, [pc, #200]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e0ac      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800359e:	4b2e      	ldr	r3, [pc, #184]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a2d      	ldr	r2, [pc, #180]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80035a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035aa:	f7fd fbef 	bl	8000d8c <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b2:	f7fd fbeb 	bl	8000d8c <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e099      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035c4:	4b24      	ldr	r3, [pc, #144]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f0      	bne.n	80035b2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035d0:	4b21      	ldr	r3, [pc, #132]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 80035d2:	68da      	ldr	r2, [r3, #12]
 80035d4:	4b21      	ldr	r3, [pc, #132]	; (800365c <HAL_RCC_OscConfig+0x788>)
 80035d6:	4013      	ands	r3, r2
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035e0:	3a01      	subs	r2, #1
 80035e2:	0112      	lsls	r2, r2, #4
 80035e4:	4311      	orrs	r1, r2
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035ea:	0212      	lsls	r2, r2, #8
 80035ec:	4311      	orrs	r1, r2
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035f2:	0852      	lsrs	r2, r2, #1
 80035f4:	3a01      	subs	r2, #1
 80035f6:	0552      	lsls	r2, r2, #21
 80035f8:	4311      	orrs	r1, r2
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035fe:	0852      	lsrs	r2, r2, #1
 8003600:	3a01      	subs	r2, #1
 8003602:	0652      	lsls	r2, r2, #25
 8003604:	4311      	orrs	r1, r2
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800360a:	06d2      	lsls	r2, r2, #27
 800360c:	430a      	orrs	r2, r1
 800360e:	4912      	ldr	r1, [pc, #72]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003610:	4313      	orrs	r3, r2
 8003612:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003614:	4b10      	ldr	r3, [pc, #64]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a0f      	ldr	r2, [pc, #60]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 800361a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800361e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003620:	4b0d      	ldr	r3, [pc, #52]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a0c      	ldr	r2, [pc, #48]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003626:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800362a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800362c:	f7fd fbae 	bl	8000d8c <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003634:	f7fd fbaa 	bl	8000d8c <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e058      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003646:	4b04      	ldr	r3, [pc, #16]	; (8003658 <HAL_RCC_OscConfig+0x784>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0f0      	beq.n	8003634 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003652:	e050      	b.n	80036f6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e04f      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
 8003658:	40021000 	.word	0x40021000
 800365c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003660:	4b27      	ldr	r3, [pc, #156]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d144      	bne.n	80036f6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800366c:	4b24      	ldr	r3, [pc, #144]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a23      	ldr	r2, [pc, #140]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 8003672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003676:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003678:	4b21      	ldr	r3, [pc, #132]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4a20      	ldr	r2, [pc, #128]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 800367e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003682:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003684:	f7fd fb82 	bl	8000d8c <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368c:	f7fd fb7e 	bl	8000d8c <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e02c      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800369e:	4b18      	ldr	r3, [pc, #96]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x7b8>
 80036aa:	e024      	b.n	80036f6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	2b0c      	cmp	r3, #12
 80036b0:	d01f      	beq.n	80036f2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b2:	4b13      	ldr	r3, [pc, #76]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a12      	ldr	r2, [pc, #72]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 80036b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036be:	f7fd fb65 	bl	8000d8c <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c6:	f7fd fb61 	bl	8000d8c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e00f      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036d8:	4b09      	ldr	r3, [pc, #36]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f0      	bne.n	80036c6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80036e4:	4b06      	ldr	r3, [pc, #24]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 80036e6:	68da      	ldr	r2, [r3, #12]
 80036e8:	4905      	ldr	r1, [pc, #20]	; (8003700 <HAL_RCC_OscConfig+0x82c>)
 80036ea:	4b06      	ldr	r3, [pc, #24]	; (8003704 <HAL_RCC_OscConfig+0x830>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	60cb      	str	r3, [r1, #12]
 80036f0:	e001      	b.n	80036f6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3720      	adds	r7, #32
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	40021000 	.word	0x40021000
 8003704:	feeefffc 	.word	0xfeeefffc

08003708 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e0e7      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800371c:	4b75      	ldr	r3, [pc, #468]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d910      	bls.n	800374c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372a:	4b72      	ldr	r3, [pc, #456]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 0207 	bic.w	r2, r3, #7
 8003732:	4970      	ldr	r1, [pc, #448]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	4313      	orrs	r3, r2
 8003738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b6e      	ldr	r3, [pc, #440]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d001      	beq.n	800374c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e0cf      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d010      	beq.n	800377a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	4b66      	ldr	r3, [pc, #408]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003764:	429a      	cmp	r2, r3
 8003766:	d908      	bls.n	800377a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003768:	4b63      	ldr	r3, [pc, #396]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	4960      	ldr	r1, [pc, #384]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003776:	4313      	orrs	r3, r2
 8003778:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d04c      	beq.n	8003820 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b03      	cmp	r3, #3
 800378c:	d107      	bne.n	800379e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800378e:	4b5a      	ldr	r3, [pc, #360]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d121      	bne.n	80037de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e0a6      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d107      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037a6:	4b54      	ldr	r3, [pc, #336]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d115      	bne.n	80037de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e09a      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d107      	bne.n	80037ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037be:	4b4e      	ldr	r3, [pc, #312]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d109      	bne.n	80037de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e08e      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ce:	4b4a      	ldr	r3, [pc, #296]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e086      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037de:	4b46      	ldr	r3, [pc, #280]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f023 0203 	bic.w	r2, r3, #3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	4943      	ldr	r1, [pc, #268]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037f0:	f7fd facc 	bl	8000d8c <HAL_GetTick>
 80037f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f6:	e00a      	b.n	800380e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037f8:	f7fd fac8 	bl	8000d8c <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	f241 3288 	movw	r2, #5000	; 0x1388
 8003806:	4293      	cmp	r3, r2
 8003808:	d901      	bls.n	800380e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e06e      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380e:	4b3a      	ldr	r3, [pc, #232]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 020c 	and.w	r2, r3, #12
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	429a      	cmp	r2, r3
 800381e:	d1eb      	bne.n	80037f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d010      	beq.n	800384e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	4b31      	ldr	r3, [pc, #196]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003838:	429a      	cmp	r2, r3
 800383a:	d208      	bcs.n	800384e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800383c:	4b2e      	ldr	r3, [pc, #184]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	492b      	ldr	r1, [pc, #172]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 800384a:	4313      	orrs	r3, r2
 800384c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800384e:	4b29      	ldr	r3, [pc, #164]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d210      	bcs.n	800387e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800385c:	4b25      	ldr	r3, [pc, #148]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f023 0207 	bic.w	r2, r3, #7
 8003864:	4923      	ldr	r1, [pc, #140]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	4313      	orrs	r3, r2
 800386a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800386c:	4b21      	ldr	r3, [pc, #132]	; (80038f4 <HAL_RCC_ClockConfig+0x1ec>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d001      	beq.n	800387e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e036      	b.n	80038ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0304 	and.w	r3, r3, #4
 8003886:	2b00      	cmp	r3, #0
 8003888:	d008      	beq.n	800389c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800388a:	4b1b      	ldr	r3, [pc, #108]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	4918      	ldr	r1, [pc, #96]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003898:	4313      	orrs	r3, r2
 800389a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d009      	beq.n	80038bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038a8:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	4910      	ldr	r1, [pc, #64]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038bc:	f000 f824 	bl	8003908 <HAL_RCC_GetSysClockFreq>
 80038c0:	4602      	mov	r2, r0
 80038c2:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	091b      	lsrs	r3, r3, #4
 80038c8:	f003 030f 	and.w	r3, r3, #15
 80038cc:	490b      	ldr	r1, [pc, #44]	; (80038fc <HAL_RCC_ClockConfig+0x1f4>)
 80038ce:	5ccb      	ldrb	r3, [r1, r3]
 80038d0:	f003 031f 	and.w	r3, r3, #31
 80038d4:	fa22 f303 	lsr.w	r3, r2, r3
 80038d8:	4a09      	ldr	r2, [pc, #36]	; (8003900 <HAL_RCC_ClockConfig+0x1f8>)
 80038da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80038dc:	4b09      	ldr	r3, [pc, #36]	; (8003904 <HAL_RCC_ClockConfig+0x1fc>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fd fa03 	bl	8000cec <HAL_InitTick>
 80038e6:	4603      	mov	r3, r0
 80038e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80038ea:	7afb      	ldrb	r3, [r7, #11]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40022000 	.word	0x40022000
 80038f8:	40021000 	.word	0x40021000
 80038fc:	0800a470 	.word	0x0800a470
 8003900:	20000000 	.word	0x20000000
 8003904:	20000004 	.word	0x20000004

08003908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003908:	b480      	push	{r7}
 800390a:	b089      	sub	sp, #36	; 0x24
 800390c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	61fb      	str	r3, [r7, #28]
 8003912:	2300      	movs	r3, #0
 8003914:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003916:	4b3e      	ldr	r3, [pc, #248]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 030c 	and.w	r3, r3, #12
 800391e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003920:	4b3b      	ldr	r3, [pc, #236]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_GetSysClockFreq+0x34>
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	2b0c      	cmp	r3, #12
 8003934:	d121      	bne.n	800397a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d11e      	bne.n	800397a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800393c:	4b34      	ldr	r3, [pc, #208]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b00      	cmp	r3, #0
 8003946:	d107      	bne.n	8003958 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003948:	4b31      	ldr	r3, [pc, #196]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 800394a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800394e:	0a1b      	lsrs	r3, r3, #8
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	e005      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	091b      	lsrs	r3, r3, #4
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003964:	4a2b      	ldr	r2, [pc, #172]	; (8003a14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800396c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10d      	bne.n	8003990 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003978:	e00a      	b.n	8003990 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	2b04      	cmp	r3, #4
 800397e:	d102      	bne.n	8003986 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003980:	4b25      	ldr	r3, [pc, #148]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	e004      	b.n	8003990 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	2b08      	cmp	r3, #8
 800398a:	d101      	bne.n	8003990 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800398c:	4b23      	ldr	r3, [pc, #140]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x114>)
 800398e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	2b0c      	cmp	r3, #12
 8003994:	d134      	bne.n	8003a00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003996:	4b1e      	ldr	r3, [pc, #120]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d003      	beq.n	80039ae <HAL_RCC_GetSysClockFreq+0xa6>
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d003      	beq.n	80039b4 <HAL_RCC_GetSysClockFreq+0xac>
 80039ac:	e005      	b.n	80039ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80039ae:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x110>)
 80039b0:	617b      	str	r3, [r7, #20]
      break;
 80039b2:	e005      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80039b4:	4b19      	ldr	r3, [pc, #100]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x114>)
 80039b6:	617b      	str	r3, [r7, #20]
      break;
 80039b8:	e002      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	617b      	str	r3, [r7, #20]
      break;
 80039be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039c0:	4b13      	ldr	r3, [pc, #76]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	3301      	adds	r3, #1
 80039cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039ce:	4b10      	ldr	r3, [pc, #64]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	fb03 f202 	mul.w	r2, r3, r2
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039e6:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x108>)
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	0e5b      	lsrs	r3, r3, #25
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	3301      	adds	r3, #1
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a00:	69bb      	ldr	r3, [r7, #24]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3724      	adds	r7, #36	; 0x24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	40021000 	.word	0x40021000
 8003a14:	0800a488 	.word	0x0800a488
 8003a18:	00f42400 	.word	0x00f42400
 8003a1c:	007a1200 	.word	0x007a1200

08003a20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a26:	681b      	ldr	r3, [r3, #0]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	20000000 	.word	0x20000000

08003a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a3c:	f7ff fff0 	bl	8003a20 <HAL_RCC_GetHCLKFreq>
 8003a40:	4602      	mov	r2, r0
 8003a42:	4b06      	ldr	r3, [pc, #24]	; (8003a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	4904      	ldr	r1, [pc, #16]	; (8003a60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a4e:	5ccb      	ldrb	r3, [r1, r3]
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	0800a480 	.word	0x0800a480

08003a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a68:	f7ff ffda 	bl	8003a20 <HAL_RCC_GetHCLKFreq>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	0adb      	lsrs	r3, r3, #11
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	4904      	ldr	r1, [pc, #16]	; (8003a8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a7a:	5ccb      	ldrb	r3, [r1, r3]
 8003a7c:	f003 031f 	and.w	r3, r3, #31
 8003a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	0800a480 	.word	0x0800a480

08003a90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a98:	2300      	movs	r3, #0
 8003a9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a9c:	4b2a      	ldr	r3, [pc, #168]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003aa8:	f7ff f990 	bl	8002dcc <HAL_PWREx_GetVoltageRange>
 8003aac:	6178      	str	r0, [r7, #20]
 8003aae:	e014      	b.n	8003ada <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ab0:	4b25      	ldr	r3, [pc, #148]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab4:	4a24      	ldr	r2, [pc, #144]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aba:	6593      	str	r3, [r2, #88]	; 0x58
 8003abc:	4b22      	ldr	r3, [pc, #136]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ac8:	f7ff f980 	bl	8002dcc <HAL_PWREx_GetVoltageRange>
 8003acc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ace:	4b1e      	ldr	r3, [pc, #120]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad2:	4a1d      	ldr	r2, [pc, #116]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ae0:	d10b      	bne.n	8003afa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b80      	cmp	r3, #128	; 0x80
 8003ae6:	d919      	bls.n	8003b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2ba0      	cmp	r3, #160	; 0xa0
 8003aec:	d902      	bls.n	8003af4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aee:	2302      	movs	r3, #2
 8003af0:	613b      	str	r3, [r7, #16]
 8003af2:	e013      	b.n	8003b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003af4:	2301      	movs	r3, #1
 8003af6:	613b      	str	r3, [r7, #16]
 8003af8:	e010      	b.n	8003b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b80      	cmp	r3, #128	; 0x80
 8003afe:	d902      	bls.n	8003b06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003b00:	2303      	movs	r3, #3
 8003b02:	613b      	str	r3, [r7, #16]
 8003b04:	e00a      	b.n	8003b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b80      	cmp	r3, #128	; 0x80
 8003b0a:	d102      	bne.n	8003b12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	e004      	b.n	8003b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b70      	cmp	r3, #112	; 0x70
 8003b16:	d101      	bne.n	8003b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b18:	2301      	movs	r3, #1
 8003b1a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b1c:	4b0b      	ldr	r3, [pc, #44]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f023 0207 	bic.w	r2, r3, #7
 8003b24:	4909      	ldr	r1, [pc, #36]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b2c:	4b07      	ldr	r3, [pc, #28]	; (8003b4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d001      	beq.n	8003b3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e000      	b.n	8003b40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	40022000 	.word	0x40022000

08003b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b58:	2300      	movs	r3, #0
 8003b5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d041      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b70:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b74:	d02a      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b76:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b7a:	d824      	bhi.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b7c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b80:	d008      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b82:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b86:	d81e      	bhi.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b90:	d010      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b92:	e018      	b.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b94:	4b86      	ldr	r3, [pc, #536]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	4a85      	ldr	r2, [pc, #532]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ba0:	e015      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 fadd 	bl	8004168 <RCCEx_PLLSAI1_Config>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bb2:	e00c      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3320      	adds	r3, #32
 8003bb8:	2100      	movs	r1, #0
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 fbc6 	bl	800434c <RCCEx_PLLSAI2_Config>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bc4:	e003      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	74fb      	strb	r3, [r7, #19]
      break;
 8003bca:	e000      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003bcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bce:	7cfb      	ldrb	r3, [r7, #19]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10b      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bd4:	4b76      	ldr	r3, [pc, #472]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003be2:	4973      	ldr	r1, [pc, #460]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003bea:	e001      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bec:	7cfb      	ldrb	r3, [r7, #19]
 8003bee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d041      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c00:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c04:	d02a      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003c06:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c0a:	d824      	bhi.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c10:	d008      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c16:	d81e      	bhi.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c20:	d010      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c22:	e018      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c24:	4b62      	ldr	r3, [pc, #392]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	4a61      	ldr	r2, [pc, #388]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c2e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c30:	e015      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3304      	adds	r3, #4
 8003c36:	2100      	movs	r1, #0
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f000 fa95 	bl	8004168 <RCCEx_PLLSAI1_Config>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c42:	e00c      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	3320      	adds	r3, #32
 8003c48:	2100      	movs	r1, #0
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f000 fb7e 	bl	800434c <RCCEx_PLLSAI2_Config>
 8003c50:	4603      	mov	r3, r0
 8003c52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c54:	e003      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	74fb      	strb	r3, [r7, #19]
      break;
 8003c5a:	e000      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c5e:	7cfb      	ldrb	r3, [r7, #19]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10b      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c64:	4b52      	ldr	r3, [pc, #328]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c72:	494f      	ldr	r1, [pc, #316]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003c7a:	e001      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c7c:	7cfb      	ldrb	r3, [r7, #19]
 8003c7e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 80a0 	beq.w	8003dce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c92:	4b47      	ldr	r3, [pc, #284]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00d      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca8:	4b41      	ldr	r3, [pc, #260]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cac:	4a40      	ldr	r2, [pc, #256]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cb2:	6593      	str	r3, [r2, #88]	; 0x58
 8003cb4:	4b3e      	ldr	r3, [pc, #248]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cbc:	60bb      	str	r3, [r7, #8]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cc4:	4b3b      	ldr	r3, [pc, #236]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a3a      	ldr	r2, [pc, #232]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cd0:	f7fd f85c 	bl	8000d8c <HAL_GetTick>
 8003cd4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cd6:	e009      	b.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd8:	f7fd f858 	bl	8000d8c <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d902      	bls.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	74fb      	strb	r3, [r7, #19]
        break;
 8003cea:	e005      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cec:	4b31      	ldr	r3, [pc, #196]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0ef      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003cf8:	7cfb      	ldrb	r3, [r7, #19]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d15c      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cfe:	4b2c      	ldr	r3, [pc, #176]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d01f      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d019      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d1c:	4b24      	ldr	r3, [pc, #144]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d28:	4b21      	ldr	r3, [pc, #132]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2e:	4a20      	ldr	r2, [pc, #128]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d38:	4b1d      	ldr	r3, [pc, #116]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d3e:	4a1c      	ldr	r2, [pc, #112]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d48:	4a19      	ldr	r2, [pc, #100]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d016      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5a:	f7fd f817 	bl	8000d8c <HAL_GetTick>
 8003d5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d60:	e00b      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d62:	f7fd f813 	bl	8000d8c <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d902      	bls.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	74fb      	strb	r3, [r7, #19]
            break;
 8003d78:	e006      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d7a:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0ec      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d88:	7cfb      	ldrb	r3, [r7, #19]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10c      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d8e:	4b08      	ldr	r3, [pc, #32]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9e:	4904      	ldr	r1, [pc, #16]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003da6:	e009      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003da8:	7cfb      	ldrb	r3, [r7, #19]
 8003daa:	74bb      	strb	r3, [r7, #18]
 8003dac:	e006      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	7cfb      	ldrb	r3, [r7, #19]
 8003dba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dbc:	7c7b      	ldrb	r3, [r7, #17]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d105      	bne.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc2:	4ba6      	ldr	r3, [pc, #664]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc6:	4aa5      	ldr	r2, [pc, #660]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dcc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00a      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dda:	4ba0      	ldr	r3, [pc, #640]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de0:	f023 0203 	bic.w	r2, r3, #3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de8:	499c      	ldr	r1, [pc, #624]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00a      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dfc:	4b97      	ldr	r3, [pc, #604]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e02:	f023 020c 	bic.w	r2, r3, #12
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0a:	4994      	ldr	r1, [pc, #592]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e1e:	4b8f      	ldr	r3, [pc, #572]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e24:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2c:	498b      	ldr	r1, [pc, #556]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00a      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e40:	4b86      	ldr	r3, [pc, #536]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e46:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4e:	4983      	ldr	r1, [pc, #524]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0310 	and.w	r3, r3, #16
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e62:	4b7e      	ldr	r3, [pc, #504]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e70:	497a      	ldr	r1, [pc, #488]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0320 	and.w	r3, r3, #32
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e84:	4b75      	ldr	r3, [pc, #468]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e92:	4972      	ldr	r1, [pc, #456]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ea6:	4b6d      	ldr	r3, [pc, #436]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb4:	4969      	ldr	r1, [pc, #420]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ec8:	4b64      	ldr	r3, [pc, #400]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ece:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ed6:	4961      	ldr	r1, [pc, #388]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003eea:	4b5c      	ldr	r3, [pc, #368]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef8:	4958      	ldr	r1, [pc, #352]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f0c:	4b53      	ldr	r3, [pc, #332]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f12:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1a:	4950      	ldr	r1, [pc, #320]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f2e:	4b4b      	ldr	r3, [pc, #300]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3c:	4947      	ldr	r1, [pc, #284]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f50:	4b42      	ldr	r3, [pc, #264]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f56:	f023 0203 	bic.w	r2, r3, #3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f5e:	493f      	ldr	r1, [pc, #252]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d028      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f72:	4b3a      	ldr	r3, [pc, #232]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f78:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f80:	4936      	ldr	r1, [pc, #216]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f90:	d106      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f92:	4b32      	ldr	r3, [pc, #200]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	4a31      	ldr	r2, [pc, #196]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f9c:	60d3      	str	r3, [r2, #12]
 8003f9e:	e011      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003fa8:	d10c      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3304      	adds	r3, #4
 8003fae:	2101      	movs	r1, #1
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 f8d9 	bl	8004168 <RCCEx_PLLSAI1_Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003fba:	7cfb      	ldrb	r3, [r7, #19]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003fc0:	7cfb      	ldrb	r3, [r7, #19]
 8003fc2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d028      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003fd0:	4b22      	ldr	r3, [pc, #136]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fde:	491f      	ldr	r1, [pc, #124]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fee:	d106      	bne.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ff0:	4b1a      	ldr	r3, [pc, #104]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	4a19      	ldr	r2, [pc, #100]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ff6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ffa:	60d3      	str	r3, [r2, #12]
 8003ffc:	e011      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004002:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004006:	d10c      	bne.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	3304      	adds	r3, #4
 800400c:	2101      	movs	r1, #1
 800400e:	4618      	mov	r0, r3
 8004010:	f000 f8aa 	bl	8004168 <RCCEx_PLLSAI1_Config>
 8004014:	4603      	mov	r3, r0
 8004016:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004018:	7cfb      	ldrb	r3, [r7, #19]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800401e:	7cfb      	ldrb	r3, [r7, #19]
 8004020:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d02a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800402e:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004034:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800403c:	4907      	ldr	r1, [pc, #28]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800404c:	d108      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800404e:	4b03      	ldr	r3, [pc, #12]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	4a02      	ldr	r2, [pc, #8]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004054:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004058:	60d3      	str	r3, [r2, #12]
 800405a:	e013      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800405c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004064:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004068:	d10c      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3304      	adds	r3, #4
 800406e:	2101      	movs	r1, #1
 8004070:	4618      	mov	r0, r3
 8004072:	f000 f879 	bl	8004168 <RCCEx_PLLSAI1_Config>
 8004076:	4603      	mov	r3, r0
 8004078:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800407a:	7cfb      	ldrb	r3, [r7, #19]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004080:	7cfb      	ldrb	r3, [r7, #19]
 8004082:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d02f      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004090:	4b2c      	ldr	r3, [pc, #176]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800409e:	4929      	ldr	r1, [pc, #164]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80040ae:	d10d      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3304      	adds	r3, #4
 80040b4:	2102      	movs	r1, #2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 f856 	bl	8004168 <RCCEx_PLLSAI1_Config>
 80040bc:	4603      	mov	r3, r0
 80040be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040c0:	7cfb      	ldrb	r3, [r7, #19]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d014      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80040c6:	7cfb      	ldrb	r3, [r7, #19]
 80040c8:	74bb      	strb	r3, [r7, #18]
 80040ca:	e011      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040d4:	d10c      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	3320      	adds	r3, #32
 80040da:	2102      	movs	r1, #2
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 f935 	bl	800434c <RCCEx_PLLSAI2_Config>
 80040e2:	4603      	mov	r3, r0
 80040e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040e6:	7cfb      	ldrb	r3, [r7, #19]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80040ec:	7cfb      	ldrb	r3, [r7, #19]
 80040ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00b      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040fc:	4b11      	ldr	r3, [pc, #68]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80040fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004102:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800410c:	490d      	ldr	r1, [pc, #52]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00b      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004120:	4b08      	ldr	r3, [pc, #32]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004126:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004130:	4904      	ldr	r1, [pc, #16]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004132:	4313      	orrs	r3, r2
 8004134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004138:	7cbb      	ldrb	r3, [r7, #18]
}
 800413a:	4618      	mov	r0, r3
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40021000 	.word	0x40021000

08004148 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004148:	b480      	push	{r7}
 800414a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800414c:	4b05      	ldr	r3, [pc, #20]	; (8004164 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a04      	ldr	r2, [pc, #16]	; (8004164 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004152:	f043 0304 	orr.w	r3, r3, #4
 8004156:	6013      	str	r3, [r2, #0]
}
 8004158:	bf00      	nop
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40021000 	.word	0x40021000

08004168 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004172:	2300      	movs	r3, #0
 8004174:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004176:	4b74      	ldr	r3, [pc, #464]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	f003 0303 	and.w	r3, r3, #3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d018      	beq.n	80041b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004182:	4b71      	ldr	r3, [pc, #452]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f003 0203 	and.w	r2, r3, #3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d10d      	bne.n	80041ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
       ||
 8004196:	2b00      	cmp	r3, #0
 8004198:	d009      	beq.n	80041ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800419a:	4b6b      	ldr	r3, [pc, #428]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	091b      	lsrs	r3, r3, #4
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
       ||
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d047      	beq.n	800423e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	73fb      	strb	r3, [r7, #15]
 80041b2:	e044      	b.n	800423e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b03      	cmp	r3, #3
 80041ba:	d018      	beq.n	80041ee <RCCEx_PLLSAI1_Config+0x86>
 80041bc:	2b03      	cmp	r3, #3
 80041be:	d825      	bhi.n	800420c <RCCEx_PLLSAI1_Config+0xa4>
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d002      	beq.n	80041ca <RCCEx_PLLSAI1_Config+0x62>
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d009      	beq.n	80041dc <RCCEx_PLLSAI1_Config+0x74>
 80041c8:	e020      	b.n	800420c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041ca:	4b5f      	ldr	r3, [pc, #380]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d11d      	bne.n	8004212 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041da:	e01a      	b.n	8004212 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041dc:	4b5a      	ldr	r3, [pc, #360]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d116      	bne.n	8004216 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ec:	e013      	b.n	8004216 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041ee:	4b56      	ldr	r3, [pc, #344]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10f      	bne.n	800421a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041fa:	4b53      	ldr	r3, [pc, #332]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d109      	bne.n	800421a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800420a:	e006      	b.n	800421a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	73fb      	strb	r3, [r7, #15]
      break;
 8004210:	e004      	b.n	800421c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004212:	bf00      	nop
 8004214:	e002      	b.n	800421c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004216:	bf00      	nop
 8004218:	e000      	b.n	800421c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800421a:	bf00      	nop
    }

    if(status == HAL_OK)
 800421c:	7bfb      	ldrb	r3, [r7, #15]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10d      	bne.n	800423e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004222:	4b49      	ldr	r3, [pc, #292]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6819      	ldr	r1, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	3b01      	subs	r3, #1
 8004234:	011b      	lsls	r3, r3, #4
 8004236:	430b      	orrs	r3, r1
 8004238:	4943      	ldr	r1, [pc, #268]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 800423a:	4313      	orrs	r3, r2
 800423c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d17c      	bne.n	800433e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004244:	4b40      	ldr	r3, [pc, #256]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a3f      	ldr	r2, [pc, #252]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 800424a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800424e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004250:	f7fc fd9c 	bl	8000d8c <HAL_GetTick>
 8004254:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004256:	e009      	b.n	800426c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004258:	f7fc fd98 	bl	8000d8c <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d902      	bls.n	800426c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	73fb      	strb	r3, [r7, #15]
        break;
 800426a:	e005      	b.n	8004278 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800426c:	4b36      	ldr	r3, [pc, #216]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ef      	bne.n	8004258 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004278:	7bfb      	ldrb	r3, [r7, #15]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d15f      	bne.n	800433e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d110      	bne.n	80042a6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004284:	4b30      	ldr	r3, [pc, #192]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800428c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6892      	ldr	r2, [r2, #8]
 8004294:	0211      	lsls	r1, r2, #8
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	68d2      	ldr	r2, [r2, #12]
 800429a:	06d2      	lsls	r2, r2, #27
 800429c:	430a      	orrs	r2, r1
 800429e:	492a      	ldr	r1, [pc, #168]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	610b      	str	r3, [r1, #16]
 80042a4:	e027      	b.n	80042f6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d112      	bne.n	80042d2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042ac:	4b26      	ldr	r3, [pc, #152]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80042b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	6892      	ldr	r2, [r2, #8]
 80042bc:	0211      	lsls	r1, r2, #8
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	6912      	ldr	r2, [r2, #16]
 80042c2:	0852      	lsrs	r2, r2, #1
 80042c4:	3a01      	subs	r2, #1
 80042c6:	0552      	lsls	r2, r2, #21
 80042c8:	430a      	orrs	r2, r1
 80042ca:	491f      	ldr	r1, [pc, #124]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	610b      	str	r3, [r1, #16]
 80042d0:	e011      	b.n	80042f6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042d2:	4b1d      	ldr	r3, [pc, #116]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80042da:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6892      	ldr	r2, [r2, #8]
 80042e2:	0211      	lsls	r1, r2, #8
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6952      	ldr	r2, [r2, #20]
 80042e8:	0852      	lsrs	r2, r2, #1
 80042ea:	3a01      	subs	r2, #1
 80042ec:	0652      	lsls	r2, r2, #25
 80042ee:	430a      	orrs	r2, r1
 80042f0:	4915      	ldr	r1, [pc, #84]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80042f6:	4b14      	ldr	r3, [pc, #80]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a13      	ldr	r2, [pc, #76]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004300:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004302:	f7fc fd43 	bl	8000d8c <HAL_GetTick>
 8004306:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004308:	e009      	b.n	800431e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800430a:	f7fc fd3f 	bl	8000d8c <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d902      	bls.n	800431e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	73fb      	strb	r3, [r7, #15]
          break;
 800431c:	e005      	b.n	800432a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800431e:	4b0a      	ldr	r3, [pc, #40]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0ef      	beq.n	800430a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800432a:	7bfb      	ldrb	r3, [r7, #15]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d106      	bne.n	800433e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004330:	4b05      	ldr	r3, [pc, #20]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	4903      	ldr	r1, [pc, #12]	; (8004348 <RCCEx_PLLSAI1_Config+0x1e0>)
 800433a:	4313      	orrs	r3, r2
 800433c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800433e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40021000 	.word	0x40021000

0800434c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004356:	2300      	movs	r3, #0
 8004358:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800435a:	4b69      	ldr	r3, [pc, #420]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f003 0303 	and.w	r3, r3, #3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d018      	beq.n	8004398 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004366:	4b66      	ldr	r3, [pc, #408]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f003 0203 	and.w	r2, r3, #3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d10d      	bne.n	8004392 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
       ||
 800437a:	2b00      	cmp	r3, #0
 800437c:	d009      	beq.n	8004392 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800437e:	4b60      	ldr	r3, [pc, #384]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
       ||
 800438e:	429a      	cmp	r2, r3
 8004390:	d047      	beq.n	8004422 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	73fb      	strb	r3, [r7, #15]
 8004396:	e044      	b.n	8004422 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b03      	cmp	r3, #3
 800439e:	d018      	beq.n	80043d2 <RCCEx_PLLSAI2_Config+0x86>
 80043a0:	2b03      	cmp	r3, #3
 80043a2:	d825      	bhi.n	80043f0 <RCCEx_PLLSAI2_Config+0xa4>
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d002      	beq.n	80043ae <RCCEx_PLLSAI2_Config+0x62>
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d009      	beq.n	80043c0 <RCCEx_PLLSAI2_Config+0x74>
 80043ac:	e020      	b.n	80043f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043ae:	4b54      	ldr	r3, [pc, #336]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d11d      	bne.n	80043f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043be:	e01a      	b.n	80043f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043c0:	4b4f      	ldr	r3, [pc, #316]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d116      	bne.n	80043fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043d0:	e013      	b.n	80043fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043d2:	4b4b      	ldr	r3, [pc, #300]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10f      	bne.n	80043fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043de:	4b48      	ldr	r3, [pc, #288]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d109      	bne.n	80043fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043ee:	e006      	b.n	80043fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	73fb      	strb	r3, [r7, #15]
      break;
 80043f4:	e004      	b.n	8004400 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043f6:	bf00      	nop
 80043f8:	e002      	b.n	8004400 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043fa:	bf00      	nop
 80043fc:	e000      	b.n	8004400 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10d      	bne.n	8004422 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004406:	4b3e      	ldr	r3, [pc, #248]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6819      	ldr	r1, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	3b01      	subs	r3, #1
 8004418:	011b      	lsls	r3, r3, #4
 800441a:	430b      	orrs	r3, r1
 800441c:	4938      	ldr	r1, [pc, #224]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 800441e:	4313      	orrs	r3, r2
 8004420:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d166      	bne.n	80044f6 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004428:	4b35      	ldr	r3, [pc, #212]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a34      	ldr	r2, [pc, #208]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 800442e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004432:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004434:	f7fc fcaa 	bl	8000d8c <HAL_GetTick>
 8004438:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800443a:	e009      	b.n	8004450 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800443c:	f7fc fca6 	bl	8000d8c <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d902      	bls.n	8004450 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	73fb      	strb	r3, [r7, #15]
        break;
 800444e:	e005      	b.n	800445c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004450:	4b2b      	ldr	r3, [pc, #172]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1ef      	bne.n	800443c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d149      	bne.n	80044f6 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d110      	bne.n	800448a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004468:	4b25      	ldr	r3, [pc, #148]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004470:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6892      	ldr	r2, [r2, #8]
 8004478:	0211      	lsls	r1, r2, #8
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	68d2      	ldr	r2, [r2, #12]
 800447e:	06d2      	lsls	r2, r2, #27
 8004480:	430a      	orrs	r2, r1
 8004482:	491f      	ldr	r1, [pc, #124]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004484:	4313      	orrs	r3, r2
 8004486:	614b      	str	r3, [r1, #20]
 8004488:	e011      	b.n	80044ae <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800448a:	4b1d      	ldr	r3, [pc, #116]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004492:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6892      	ldr	r2, [r2, #8]
 800449a:	0211      	lsls	r1, r2, #8
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6912      	ldr	r2, [r2, #16]
 80044a0:	0852      	lsrs	r2, r2, #1
 80044a2:	3a01      	subs	r2, #1
 80044a4:	0652      	lsls	r2, r2, #25
 80044a6:	430a      	orrs	r2, r1
 80044a8:	4915      	ldr	r1, [pc, #84]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80044ae:	4b14      	ldr	r3, [pc, #80]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a13      	ldr	r2, [pc, #76]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044b8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ba:	f7fc fc67 	bl	8000d8c <HAL_GetTick>
 80044be:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044c0:	e009      	b.n	80044d6 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044c2:	f7fc fc63 	bl	8000d8c <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d902      	bls.n	80044d6 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	73fb      	strb	r3, [r7, #15]
          break;
 80044d4:	e005      	b.n	80044e2 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044d6:	4b0a      	ldr	r3, [pc, #40]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0ef      	beq.n	80044c2 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d106      	bne.n	80044f6 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80044e8:	4b05      	ldr	r3, [pc, #20]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044ea:	695a      	ldr	r2, [r3, #20]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	4903      	ldr	r1, [pc, #12]	; (8004500 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021000 	.word	0x40021000

08004504 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e095      	b.n	8004642 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	2b00      	cmp	r3, #0
 800451c:	d108      	bne.n	8004530 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004526:	d009      	beq.n	800453c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	61da      	str	r2, [r3, #28]
 800452e:	e005      	b.n	800453c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fc fa86 	bl	8000a68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004572:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800457c:	d902      	bls.n	8004584 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	e002      	b.n	800458a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004584:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004588:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004592:	d007      	beq.n	80045a4 <HAL_SPI_Init+0xa0>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800459c:	d002      	beq.n	80045a4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e6:	ea42 0103 	orr.w	r1, r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	0c1b      	lsrs	r3, r3, #16
 8004600:	f003 0204 	and.w	r2, r3, #4
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	f003 0310 	and.w	r3, r3, #16
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004620:	ea42 0103 	orr.w	r1, r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10e      	bne.n	800468c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004674:	2b00      	cmp	r3, #0
 8004676:	d009      	beq.n	800468c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467e:	2b00      	cmp	r3, #0
 8004680:	d004      	beq.n	800468c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	4798      	blx	r3
    return;
 800468a:	e0ce      	b.n	800482a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d009      	beq.n	80046aa <HAL_SPI_IRQHandler+0x5e>
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469c:	2b00      	cmp	r3, #0
 800469e:	d004      	beq.n	80046aa <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4798      	blx	r3
    return;
 80046a8:	e0bf      	b.n	800482a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	f003 0320 	and.w	r3, r3, #32
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <HAL_SPI_IRQHandler+0x7e>
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d105      	bne.n	80046ca <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 80b0 	beq.w	800482a <HAL_SPI_IRQHandler+0x1de>
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	f003 0320 	and.w	r3, r3, #32
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 80aa 	beq.w	800482a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d023      	beq.n	8004728 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	2b03      	cmp	r3, #3
 80046ea:	d011      	beq.n	8004710 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f0:	f043 0204 	orr.w	r2, r3, #4
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	e00b      	b.n	8004728 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004710:	2300      	movs	r3, #0
 8004712:	613b      	str	r3, [r7, #16]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	693b      	ldr	r3, [r7, #16]
        return;
 8004726:	e080      	b.n	800482a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	f003 0320 	and.w	r3, r3, #32
 800472e:	2b00      	cmp	r3, #0
 8004730:	d014      	beq.n	800475c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004736:	f043 0201 	orr.w	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800473e:	2300      	movs	r3, #0
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004758:	601a      	str	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00c      	beq.n	8004780 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800476a:	f043 0208 	orr.w	r2, r3, #8
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004772:	2300      	movs	r3, #0
 8004774:	60bb      	str	r3, [r7, #8]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004784:	2b00      	cmp	r3, #0
 8004786:	d04f      	beq.n	8004828 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004796:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d104      	bne.n	80047b4 <HAL_SPI_IRQHandler+0x168>
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d034      	beq.n	800481e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0203 	bic.w	r2, r2, #3
 80047c2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d011      	beq.n	80047f0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d0:	4a17      	ldr	r2, [pc, #92]	; (8004830 <HAL_SPI_IRQHandler+0x1e4>)
 80047d2:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fc fc18 	bl	800100e <HAL_DMA_Abort_IT>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d016      	beq.n	8004826 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fc:	4a0c      	ldr	r2, [pc, #48]	; (8004830 <HAL_SPI_IRQHandler+0x1e4>)
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004804:	4618      	mov	r0, r3
 8004806:	f7fc fc02 	bl	800100e <HAL_DMA_Abort_IT>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004814:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800481c:	e003      	b.n	8004826 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f808 	bl	8004834 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004824:	e000      	b.n	8004828 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8004826:	bf00      	nop
    return;
 8004828:	bf00      	nop
  }
}
 800482a:	3720      	adds	r7, #32
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	08004849 	.word	0x08004849

08004834 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004854:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f7ff ffe5 	bl	8004834 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800486a:	bf00      	nop
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b082      	sub	sp, #8
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e049      	b.n	8004918 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	d106      	bne.n	800489e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7fc f92f 	bl	8000afc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2202      	movs	r2, #2
 80048a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	3304      	adds	r3, #4
 80048ae:	4619      	mov	r1, r3
 80048b0:	4610      	mov	r0, r2
 80048b2:	f000 f835 	bl	8004920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a40      	ldr	r2, [pc, #256]	; (8004a34 <TIM_Base_SetConfig+0x114>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d013      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800493e:	d00f      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a3d      	ldr	r2, [pc, #244]	; (8004a38 <TIM_Base_SetConfig+0x118>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d00b      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a3c      	ldr	r2, [pc, #240]	; (8004a3c <TIM_Base_SetConfig+0x11c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d007      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a3b      	ldr	r2, [pc, #236]	; (8004a40 <TIM_Base_SetConfig+0x120>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d003      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a3a      	ldr	r2, [pc, #232]	; (8004a44 <TIM_Base_SetConfig+0x124>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d108      	bne.n	8004972 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a2f      	ldr	r2, [pc, #188]	; (8004a34 <TIM_Base_SetConfig+0x114>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d01f      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004980:	d01b      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a2c      	ldr	r2, [pc, #176]	; (8004a38 <TIM_Base_SetConfig+0x118>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d017      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a2b      	ldr	r2, [pc, #172]	; (8004a3c <TIM_Base_SetConfig+0x11c>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d013      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a2a      	ldr	r2, [pc, #168]	; (8004a40 <TIM_Base_SetConfig+0x120>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d00f      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a29      	ldr	r2, [pc, #164]	; (8004a44 <TIM_Base_SetConfig+0x124>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00b      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a28      	ldr	r2, [pc, #160]	; (8004a48 <TIM_Base_SetConfig+0x128>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d007      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a27      	ldr	r2, [pc, #156]	; (8004a4c <TIM_Base_SetConfig+0x12c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d003      	beq.n	80049ba <TIM_Base_SetConfig+0x9a>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a26      	ldr	r2, [pc, #152]	; (8004a50 <TIM_Base_SetConfig+0x130>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d108      	bne.n	80049cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a10      	ldr	r2, [pc, #64]	; (8004a34 <TIM_Base_SetConfig+0x114>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d00f      	beq.n	8004a18 <TIM_Base_SetConfig+0xf8>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a12      	ldr	r2, [pc, #72]	; (8004a44 <TIM_Base_SetConfig+0x124>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d00b      	beq.n	8004a18 <TIM_Base_SetConfig+0xf8>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a11      	ldr	r2, [pc, #68]	; (8004a48 <TIM_Base_SetConfig+0x128>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d007      	beq.n	8004a18 <TIM_Base_SetConfig+0xf8>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a10      	ldr	r2, [pc, #64]	; (8004a4c <TIM_Base_SetConfig+0x12c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d003      	beq.n	8004a18 <TIM_Base_SetConfig+0xf8>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a0f      	ldr	r2, [pc, #60]	; (8004a50 <TIM_Base_SetConfig+0x130>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d103      	bne.n	8004a20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	615a      	str	r2, [r3, #20]
}
 8004a26:	bf00      	nop
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40012c00 	.word	0x40012c00
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40000800 	.word	0x40000800
 8004a40:	40000c00 	.word	0x40000c00
 8004a44:	40013400 	.word	0x40013400
 8004a48:	40014000 	.word	0x40014000
 8004a4c:	40014400 	.word	0x40014400
 8004a50:	40014800 	.word	0x40014800

08004a54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e040      	b.n	8004ae8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d106      	bne.n	8004a7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fb ff50 	bl	800091c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2224      	movs	r2, #36	; 0x24
 8004a80:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f022 0201 	bic.w	r2, r2, #1
 8004a90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d002      	beq.n	8004aa0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 fb36 	bl	800510c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 f87b 	bl	8004b9c <UART_SetConfig>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d101      	bne.n	8004ab0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e01b      	b.n	8004ae8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004abe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ace:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0201 	orr.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 fbb5 	bl	8005250 <UART_CheckIdleState>
 8004ae6:	4603      	mov	r3, r0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3708      	adds	r7, #8
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e048      	b.n	8004b94 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d106      	bne.n	8004b18 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fb ff02 	bl	800091c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2224      	movs	r2, #36	; 0x24
 8004b1c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0201 	bic.w	r2, r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 fae8 	bl	800510c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f82d 	bl	8004b9c <UART_SetConfig>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d101      	bne.n	8004b4c <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e023      	b.n	8004b94 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	689a      	ldr	r2, [r3, #8]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8004b6a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f042 0208 	orr.w	r2, r2, #8
 8004b7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0201 	orr.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 fb5f 	bl	8005250 <UART_CheckIdleState>
 8004b92:	4603      	mov	r3, r0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3708      	adds	r7, #8
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ba0:	b08a      	sub	sp, #40	; 0x28
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	4ba4      	ldr	r3, [pc, #656]	; (8004e5c <UART_SetConfig+0x2c0>)
 8004bcc:	4013      	ands	r3, r2
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	6812      	ldr	r2, [r2, #0]
 8004bd2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bd4:	430b      	orrs	r3, r1
 8004bd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a99      	ldr	r2, [pc, #612]	; (8004e60 <UART_SetConfig+0x2c4>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d004      	beq.n	8004c08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c04:	4313      	orrs	r3, r2
 8004c06:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a90      	ldr	r2, [pc, #576]	; (8004e64 <UART_SetConfig+0x2c8>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d126      	bne.n	8004c74 <UART_SetConfig+0xd8>
 8004c26:	4b90      	ldr	r3, [pc, #576]	; (8004e68 <UART_SetConfig+0x2cc>)
 8004c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c2c:	f003 0303 	and.w	r3, r3, #3
 8004c30:	2b03      	cmp	r3, #3
 8004c32:	d81b      	bhi.n	8004c6c <UART_SetConfig+0xd0>
 8004c34:	a201      	add	r2, pc, #4	; (adr r2, 8004c3c <UART_SetConfig+0xa0>)
 8004c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3a:	bf00      	nop
 8004c3c:	08004c4d 	.word	0x08004c4d
 8004c40:	08004c5d 	.word	0x08004c5d
 8004c44:	08004c55 	.word	0x08004c55
 8004c48:	08004c65 	.word	0x08004c65
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c52:	e116      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004c54:	2302      	movs	r3, #2
 8004c56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c5a:	e112      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004c5c:	2304      	movs	r3, #4
 8004c5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c62:	e10e      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004c64:	2308      	movs	r3, #8
 8004c66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c6a:	e10a      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004c6c:	2310      	movs	r3, #16
 8004c6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c72:	e106      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a7c      	ldr	r2, [pc, #496]	; (8004e6c <UART_SetConfig+0x2d0>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d138      	bne.n	8004cf0 <UART_SetConfig+0x154>
 8004c7e:	4b7a      	ldr	r3, [pc, #488]	; (8004e68 <UART_SetConfig+0x2cc>)
 8004c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c84:	f003 030c 	and.w	r3, r3, #12
 8004c88:	2b0c      	cmp	r3, #12
 8004c8a:	d82d      	bhi.n	8004ce8 <UART_SetConfig+0x14c>
 8004c8c:	a201      	add	r2, pc, #4	; (adr r2, 8004c94 <UART_SetConfig+0xf8>)
 8004c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c92:	bf00      	nop
 8004c94:	08004cc9 	.word	0x08004cc9
 8004c98:	08004ce9 	.word	0x08004ce9
 8004c9c:	08004ce9 	.word	0x08004ce9
 8004ca0:	08004ce9 	.word	0x08004ce9
 8004ca4:	08004cd9 	.word	0x08004cd9
 8004ca8:	08004ce9 	.word	0x08004ce9
 8004cac:	08004ce9 	.word	0x08004ce9
 8004cb0:	08004ce9 	.word	0x08004ce9
 8004cb4:	08004cd1 	.word	0x08004cd1
 8004cb8:	08004ce9 	.word	0x08004ce9
 8004cbc:	08004ce9 	.word	0x08004ce9
 8004cc0:	08004ce9 	.word	0x08004ce9
 8004cc4:	08004ce1 	.word	0x08004ce1
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cce:	e0d8      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cd6:	e0d4      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004cd8:	2304      	movs	r3, #4
 8004cda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cde:	e0d0      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004ce0:	2308      	movs	r3, #8
 8004ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ce6:	e0cc      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004ce8:	2310      	movs	r3, #16
 8004cea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cee:	e0c8      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a5e      	ldr	r2, [pc, #376]	; (8004e70 <UART_SetConfig+0x2d4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d125      	bne.n	8004d46 <UART_SetConfig+0x1aa>
 8004cfa:	4b5b      	ldr	r3, [pc, #364]	; (8004e68 <UART_SetConfig+0x2cc>)
 8004cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d00:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d04:	2b30      	cmp	r3, #48	; 0x30
 8004d06:	d016      	beq.n	8004d36 <UART_SetConfig+0x19a>
 8004d08:	2b30      	cmp	r3, #48	; 0x30
 8004d0a:	d818      	bhi.n	8004d3e <UART_SetConfig+0x1a2>
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d00a      	beq.n	8004d26 <UART_SetConfig+0x18a>
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	d814      	bhi.n	8004d3e <UART_SetConfig+0x1a2>
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <UART_SetConfig+0x182>
 8004d18:	2b10      	cmp	r3, #16
 8004d1a:	d008      	beq.n	8004d2e <UART_SetConfig+0x192>
 8004d1c:	e00f      	b.n	8004d3e <UART_SetConfig+0x1a2>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d24:	e0ad      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d26:	2302      	movs	r3, #2
 8004d28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2c:	e0a9      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d2e:	2304      	movs	r3, #4
 8004d30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d34:	e0a5      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d36:	2308      	movs	r3, #8
 8004d38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3c:	e0a1      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d3e:	2310      	movs	r3, #16
 8004d40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d44:	e09d      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a4a      	ldr	r2, [pc, #296]	; (8004e74 <UART_SetConfig+0x2d8>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d125      	bne.n	8004d9c <UART_SetConfig+0x200>
 8004d50:	4b45      	ldr	r3, [pc, #276]	; (8004e68 <UART_SetConfig+0x2cc>)
 8004d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d56:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d5a:	2bc0      	cmp	r3, #192	; 0xc0
 8004d5c:	d016      	beq.n	8004d8c <UART_SetConfig+0x1f0>
 8004d5e:	2bc0      	cmp	r3, #192	; 0xc0
 8004d60:	d818      	bhi.n	8004d94 <UART_SetConfig+0x1f8>
 8004d62:	2b80      	cmp	r3, #128	; 0x80
 8004d64:	d00a      	beq.n	8004d7c <UART_SetConfig+0x1e0>
 8004d66:	2b80      	cmp	r3, #128	; 0x80
 8004d68:	d814      	bhi.n	8004d94 <UART_SetConfig+0x1f8>
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <UART_SetConfig+0x1d8>
 8004d6e:	2b40      	cmp	r3, #64	; 0x40
 8004d70:	d008      	beq.n	8004d84 <UART_SetConfig+0x1e8>
 8004d72:	e00f      	b.n	8004d94 <UART_SetConfig+0x1f8>
 8004d74:	2300      	movs	r3, #0
 8004d76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d7a:	e082      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d82:	e07e      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d84:	2304      	movs	r3, #4
 8004d86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d8a:	e07a      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d8c:	2308      	movs	r3, #8
 8004d8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d92:	e076      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d94:	2310      	movs	r3, #16
 8004d96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d9a:	e072      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a35      	ldr	r2, [pc, #212]	; (8004e78 <UART_SetConfig+0x2dc>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d12a      	bne.n	8004dfc <UART_SetConfig+0x260>
 8004da6:	4b30      	ldr	r3, [pc, #192]	; (8004e68 <UART_SetConfig+0x2cc>)
 8004da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004db4:	d01a      	beq.n	8004dec <UART_SetConfig+0x250>
 8004db6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004dba:	d81b      	bhi.n	8004df4 <UART_SetConfig+0x258>
 8004dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dc0:	d00c      	beq.n	8004ddc <UART_SetConfig+0x240>
 8004dc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dc6:	d815      	bhi.n	8004df4 <UART_SetConfig+0x258>
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d003      	beq.n	8004dd4 <UART_SetConfig+0x238>
 8004dcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dd0:	d008      	beq.n	8004de4 <UART_SetConfig+0x248>
 8004dd2:	e00f      	b.n	8004df4 <UART_SetConfig+0x258>
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dda:	e052      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004ddc:	2302      	movs	r3, #2
 8004dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004de2:	e04e      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004de4:	2304      	movs	r3, #4
 8004de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dea:	e04a      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004dec:	2308      	movs	r3, #8
 8004dee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004df2:	e046      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004df4:	2310      	movs	r3, #16
 8004df6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dfa:	e042      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a17      	ldr	r2, [pc, #92]	; (8004e60 <UART_SetConfig+0x2c4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d13a      	bne.n	8004e7c <UART_SetConfig+0x2e0>
 8004e06:	4b18      	ldr	r3, [pc, #96]	; (8004e68 <UART_SetConfig+0x2cc>)
 8004e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e10:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e14:	d01a      	beq.n	8004e4c <UART_SetConfig+0x2b0>
 8004e16:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e1a:	d81b      	bhi.n	8004e54 <UART_SetConfig+0x2b8>
 8004e1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e20:	d00c      	beq.n	8004e3c <UART_SetConfig+0x2a0>
 8004e22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e26:	d815      	bhi.n	8004e54 <UART_SetConfig+0x2b8>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <UART_SetConfig+0x298>
 8004e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e30:	d008      	beq.n	8004e44 <UART_SetConfig+0x2a8>
 8004e32:	e00f      	b.n	8004e54 <UART_SetConfig+0x2b8>
 8004e34:	2300      	movs	r3, #0
 8004e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e3a:	e022      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e42:	e01e      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004e44:	2304      	movs	r3, #4
 8004e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e4a:	e01a      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004e4c:	2308      	movs	r3, #8
 8004e4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e52:	e016      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004e54:	2310      	movs	r3, #16
 8004e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e5a:	e012      	b.n	8004e82 <UART_SetConfig+0x2e6>
 8004e5c:	efff69f3 	.word	0xefff69f3
 8004e60:	40008000 	.word	0x40008000
 8004e64:	40013800 	.word	0x40013800
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	40004400 	.word	0x40004400
 8004e70:	40004800 	.word	0x40004800
 8004e74:	40004c00 	.word	0x40004c00
 8004e78:	40005000 	.word	0x40005000
 8004e7c:	2310      	movs	r3, #16
 8004e7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a9f      	ldr	r2, [pc, #636]	; (8005104 <UART_SetConfig+0x568>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d17a      	bne.n	8004f82 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e90:	2b08      	cmp	r3, #8
 8004e92:	d824      	bhi.n	8004ede <UART_SetConfig+0x342>
 8004e94:	a201      	add	r2, pc, #4	; (adr r2, 8004e9c <UART_SetConfig+0x300>)
 8004e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9a:	bf00      	nop
 8004e9c:	08004ec1 	.word	0x08004ec1
 8004ea0:	08004edf 	.word	0x08004edf
 8004ea4:	08004ec9 	.word	0x08004ec9
 8004ea8:	08004edf 	.word	0x08004edf
 8004eac:	08004ecf 	.word	0x08004ecf
 8004eb0:	08004edf 	.word	0x08004edf
 8004eb4:	08004edf 	.word	0x08004edf
 8004eb8:	08004edf 	.word	0x08004edf
 8004ebc:	08004ed7 	.word	0x08004ed7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ec0:	f7fe fdba 	bl	8003a38 <HAL_RCC_GetPCLK1Freq>
 8004ec4:	61f8      	str	r0, [r7, #28]
        break;
 8004ec6:	e010      	b.n	8004eea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ec8:	4b8f      	ldr	r3, [pc, #572]	; (8005108 <UART_SetConfig+0x56c>)
 8004eca:	61fb      	str	r3, [r7, #28]
        break;
 8004ecc:	e00d      	b.n	8004eea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ece:	f7fe fd1b 	bl	8003908 <HAL_RCC_GetSysClockFreq>
 8004ed2:	61f8      	str	r0, [r7, #28]
        break;
 8004ed4:	e009      	b.n	8004eea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ed6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eda:	61fb      	str	r3, [r7, #28]
        break;
 8004edc:	e005      	b.n	8004eea <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004ee8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80fb 	beq.w	80050e8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	005b      	lsls	r3, r3, #1
 8004efa:	4413      	add	r3, r2
 8004efc:	69fa      	ldr	r2, [r7, #28]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d305      	bcc.n	8004f0e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f08:	69fa      	ldr	r2, [r7, #28]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d903      	bls.n	8004f16 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f14:	e0e8      	b.n	80050e8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	461c      	mov	r4, r3
 8004f1c:	4615      	mov	r5, r2
 8004f1e:	f04f 0200 	mov.w	r2, #0
 8004f22:	f04f 0300 	mov.w	r3, #0
 8004f26:	022b      	lsls	r3, r5, #8
 8004f28:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004f2c:	0222      	lsls	r2, r4, #8
 8004f2e:	68f9      	ldr	r1, [r7, #12]
 8004f30:	6849      	ldr	r1, [r1, #4]
 8004f32:	0849      	lsrs	r1, r1, #1
 8004f34:	2000      	movs	r0, #0
 8004f36:	4688      	mov	r8, r1
 8004f38:	4681      	mov	r9, r0
 8004f3a:	eb12 0a08 	adds.w	sl, r2, r8
 8004f3e:	eb43 0b09 	adc.w	fp, r3, r9
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	603b      	str	r3, [r7, #0]
 8004f4a:	607a      	str	r2, [r7, #4]
 8004f4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f50:	4650      	mov	r0, sl
 8004f52:	4659      	mov	r1, fp
 8004f54:	f7fb f94a 	bl	80001ec <__aeabi_uldivmod>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f66:	d308      	bcc.n	8004f7a <UART_SetConfig+0x3de>
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f6e:	d204      	bcs.n	8004f7a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	60da      	str	r2, [r3, #12]
 8004f78:	e0b6      	b.n	80050e8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f80:	e0b2      	b.n	80050e8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	69db      	ldr	r3, [r3, #28]
 8004f86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8a:	d15e      	bne.n	800504a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004f8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	d828      	bhi.n	8004fe6 <UART_SetConfig+0x44a>
 8004f94:	a201      	add	r2, pc, #4	; (adr r2, 8004f9c <UART_SetConfig+0x400>)
 8004f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9a:	bf00      	nop
 8004f9c:	08004fc1 	.word	0x08004fc1
 8004fa0:	08004fc9 	.word	0x08004fc9
 8004fa4:	08004fd1 	.word	0x08004fd1
 8004fa8:	08004fe7 	.word	0x08004fe7
 8004fac:	08004fd7 	.word	0x08004fd7
 8004fb0:	08004fe7 	.word	0x08004fe7
 8004fb4:	08004fe7 	.word	0x08004fe7
 8004fb8:	08004fe7 	.word	0x08004fe7
 8004fbc:	08004fdf 	.word	0x08004fdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fc0:	f7fe fd3a 	bl	8003a38 <HAL_RCC_GetPCLK1Freq>
 8004fc4:	61f8      	str	r0, [r7, #28]
        break;
 8004fc6:	e014      	b.n	8004ff2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fc8:	f7fe fd4c 	bl	8003a64 <HAL_RCC_GetPCLK2Freq>
 8004fcc:	61f8      	str	r0, [r7, #28]
        break;
 8004fce:	e010      	b.n	8004ff2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fd0:	4b4d      	ldr	r3, [pc, #308]	; (8005108 <UART_SetConfig+0x56c>)
 8004fd2:	61fb      	str	r3, [r7, #28]
        break;
 8004fd4:	e00d      	b.n	8004ff2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fd6:	f7fe fc97 	bl	8003908 <HAL_RCC_GetSysClockFreq>
 8004fda:	61f8      	str	r0, [r7, #28]
        break;
 8004fdc:	e009      	b.n	8004ff2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fe2:	61fb      	str	r3, [r7, #28]
        break;
 8004fe4:	e005      	b.n	8004ff2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004ff0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d077      	beq.n	80050e8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	005a      	lsls	r2, r3, #1
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	085b      	lsrs	r3, r3, #1
 8005002:	441a      	add	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	fbb2 f3f3 	udiv	r3, r2, r3
 800500c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	2b0f      	cmp	r3, #15
 8005012:	d916      	bls.n	8005042 <UART_SetConfig+0x4a6>
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800501a:	d212      	bcs.n	8005042 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	b29b      	uxth	r3, r3
 8005020:	f023 030f 	bic.w	r3, r3, #15
 8005024:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	085b      	lsrs	r3, r3, #1
 800502a:	b29b      	uxth	r3, r3
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	b29a      	uxth	r2, r3
 8005032:	8afb      	ldrh	r3, [r7, #22]
 8005034:	4313      	orrs	r3, r2
 8005036:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	8afa      	ldrh	r2, [r7, #22]
 800503e:	60da      	str	r2, [r3, #12]
 8005040:	e052      	b.n	80050e8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005048:	e04e      	b.n	80050e8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800504a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800504e:	2b08      	cmp	r3, #8
 8005050:	d827      	bhi.n	80050a2 <UART_SetConfig+0x506>
 8005052:	a201      	add	r2, pc, #4	; (adr r2, 8005058 <UART_SetConfig+0x4bc>)
 8005054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005058:	0800507d 	.word	0x0800507d
 800505c:	08005085 	.word	0x08005085
 8005060:	0800508d 	.word	0x0800508d
 8005064:	080050a3 	.word	0x080050a3
 8005068:	08005093 	.word	0x08005093
 800506c:	080050a3 	.word	0x080050a3
 8005070:	080050a3 	.word	0x080050a3
 8005074:	080050a3 	.word	0x080050a3
 8005078:	0800509b 	.word	0x0800509b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800507c:	f7fe fcdc 	bl	8003a38 <HAL_RCC_GetPCLK1Freq>
 8005080:	61f8      	str	r0, [r7, #28]
        break;
 8005082:	e014      	b.n	80050ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005084:	f7fe fcee 	bl	8003a64 <HAL_RCC_GetPCLK2Freq>
 8005088:	61f8      	str	r0, [r7, #28]
        break;
 800508a:	e010      	b.n	80050ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800508c:	4b1e      	ldr	r3, [pc, #120]	; (8005108 <UART_SetConfig+0x56c>)
 800508e:	61fb      	str	r3, [r7, #28]
        break;
 8005090:	e00d      	b.n	80050ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005092:	f7fe fc39 	bl	8003908 <HAL_RCC_GetSysClockFreq>
 8005096:	61f8      	str	r0, [r7, #28]
        break;
 8005098:	e009      	b.n	80050ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800509a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800509e:	61fb      	str	r3, [r7, #28]
        break;
 80050a0:	e005      	b.n	80050ae <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80050ac:	bf00      	nop
    }

    if (pclk != 0U)
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d019      	beq.n	80050e8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	085a      	lsrs	r2, r3, #1
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	441a      	add	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	2b0f      	cmp	r3, #15
 80050cc:	d909      	bls.n	80050e2 <UART_SetConfig+0x546>
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050d4:	d205      	bcs.n	80050e2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	b29a      	uxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	60da      	str	r2, [r3, #12]
 80050e0:	e002      	b.n	80050e8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80050f4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3728      	adds	r7, #40	; 0x28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005102:	bf00      	nop
 8005104:	40008000 	.word	0x40008000
 8005108:	00f42400 	.word	0x00f42400

0800510c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00a      	beq.n	800517a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	430a      	orrs	r2, r1
 8005178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517e:	f003 0304 	and.w	r3, r3, #4
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a0:	f003 0310 	and.w	r3, r3, #16
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	f003 0320 	and.w	r3, r3, #32
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d01a      	beq.n	8005222 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800520a:	d10a      	bne.n	8005222 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	605a      	str	r2, [r3, #4]
  }
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b098      	sub	sp, #96	; 0x60
 8005254:	af02      	add	r7, sp, #8
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005260:	f7fb fd94 	bl	8000d8c <HAL_GetTick>
 8005264:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0308 	and.w	r3, r3, #8
 8005270:	2b08      	cmp	r3, #8
 8005272:	d12e      	bne.n	80052d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005274:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800527c:	2200      	movs	r2, #0
 800527e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f88c 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d021      	beq.n	80052d2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005296:	e853 3f00 	ldrex	r3, [r3]
 800529a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800529c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800529e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052a2:	653b      	str	r3, [r7, #80]	; 0x50
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	461a      	mov	r2, r3
 80052aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052ac:	647b      	str	r3, [r7, #68]	; 0x44
 80052ae:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052b4:	e841 2300 	strex	r3, r2, [r1]
 80052b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1e6      	bne.n	800528e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2220      	movs	r2, #32
 80052c4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e062      	b.n	8005398 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d149      	bne.n	8005374 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052e8:	2200      	movs	r2, #0
 80052ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f856 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d03c      	beq.n	8005374 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	623b      	str	r3, [r7, #32]
   return(result);
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800530e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	461a      	mov	r2, r3
 8005316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005318:	633b      	str	r3, [r7, #48]	; 0x30
 800531a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800531e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005320:	e841 2300 	strex	r3, r2, [r1]
 8005324:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e6      	bne.n	80052fa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	3308      	adds	r3, #8
 8005332:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	e853 3f00 	ldrex	r3, [r3]
 800533a:	60fb      	str	r3, [r7, #12]
   return(result);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f023 0301 	bic.w	r3, r3, #1
 8005342:	64bb      	str	r3, [r7, #72]	; 0x48
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	3308      	adds	r3, #8
 800534a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800534c:	61fa      	str	r2, [r7, #28]
 800534e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005350:	69b9      	ldr	r1, [r7, #24]
 8005352:	69fa      	ldr	r2, [r7, #28]
 8005354:	e841 2300 	strex	r3, r2, [r1]
 8005358:	617b      	str	r3, [r7, #20]
   return(result);
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1e5      	bne.n	800532c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2220      	movs	r2, #32
 8005364:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e011      	b.n	8005398 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2220      	movs	r2, #32
 8005378:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2220      	movs	r2, #32
 800537e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3758      	adds	r7, #88	; 0x58
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b0:	e049      	b.n	8005446 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b8:	d045      	beq.n	8005446 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ba:	f7fb fce7 	bl	8000d8c <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d302      	bcc.n	80053d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e048      	b.n	8005466 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d031      	beq.n	8005446 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	69db      	ldr	r3, [r3, #28]
 80053e8:	f003 0308 	and.w	r3, r3, #8
 80053ec:	2b08      	cmp	r3, #8
 80053ee:	d110      	bne.n	8005412 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2208      	movs	r2, #8
 80053f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 f838 	bl	800546e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2208      	movs	r2, #8
 8005402:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e029      	b.n	8005466 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800541c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005420:	d111      	bne.n	8005446 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800542a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f81e 	bl	800546e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2220      	movs	r2, #32
 8005436:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e00f      	b.n	8005466 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	69da      	ldr	r2, [r3, #28]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	4013      	ands	r3, r2
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	429a      	cmp	r2, r3
 8005454:	bf0c      	ite	eq
 8005456:	2301      	moveq	r3, #1
 8005458:	2300      	movne	r3, #0
 800545a:	b2db      	uxtb	r3, r3
 800545c:	461a      	mov	r2, r3
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	429a      	cmp	r2, r3
 8005462:	d0a6      	beq.n	80053b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800546e:	b480      	push	{r7}
 8005470:	b095      	sub	sp, #84	; 0x54
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005486:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800548a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	461a      	mov	r2, r3
 8005492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005494:	643b      	str	r3, [r7, #64]	; 0x40
 8005496:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800549a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e6      	bne.n	8005476 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3308      	adds	r3, #8
 80054ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	e853 3f00 	ldrex	r3, [r3]
 80054b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	f023 0301 	bic.w	r3, r3, #1
 80054be:	64bb      	str	r3, [r7, #72]	; 0x48
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3308      	adds	r3, #8
 80054c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054c8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054d0:	e841 2300 	strex	r3, r2, [r1]
 80054d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1e5      	bne.n	80054a8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d118      	bne.n	8005516 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	f023 0310 	bic.w	r3, r3, #16
 80054f8:	647b      	str	r3, [r7, #68]	; 0x44
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005502:	61bb      	str	r3, [r7, #24]
 8005504:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6979      	ldr	r1, [r7, #20]
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	613b      	str	r3, [r7, #16]
   return(result);
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e6      	bne.n	80054e4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2220      	movs	r2, #32
 800551a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	669a      	str	r2, [r3, #104]	; 0x68
}
 800552a:	bf00      	nop
 800552c:	3754      	adds	r7, #84	; 0x54
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005536:	b084      	sub	sp, #16
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	f107 001c 	add.w	r0, r7, #28
 8005544:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f9c1 	bl	80058dc <USB_CoreReset>
 800555a:	4603      	mov	r3, r0
 800555c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800555e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005560:	2b00      	cmp	r3, #0
 8005562:	d106      	bne.n	8005572 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005568:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	639a      	str	r2, [r3, #56]	; 0x38
 8005570:	e005      	b.n	800557e <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005576:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800557e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800558a:	b004      	add	sp, #16
 800558c:	4770      	bx	lr

0800558e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800558e:	b480      	push	{r7}
 8005590:	b083      	sub	sp, #12
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f043 0201 	orr.w	r2, r3, #1
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f023 0201 	bic.w	r2, r3, #1
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr

080055d2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b084      	sub	sp, #16
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	460b      	mov	r3, r1
 80055dc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055ee:	78fb      	ldrb	r3, [r7, #3]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d115      	bne.n	8005620 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005600:	2001      	movs	r0, #1
 8005602:	f7fb fbcf 	bl	8000da4 <HAL_Delay>
      ms++;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3301      	adds	r3, #1
 800560a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f957 	bl	80058c0 <USB_GetMode>
 8005612:	4603      	mov	r3, r0
 8005614:	2b01      	cmp	r3, #1
 8005616:	d01e      	beq.n	8005656 <USB_SetCurrentMode+0x84>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b31      	cmp	r3, #49	; 0x31
 800561c:	d9f0      	bls.n	8005600 <USB_SetCurrentMode+0x2e>
 800561e:	e01a      	b.n	8005656 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005620:	78fb      	ldrb	r3, [r7, #3]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d115      	bne.n	8005652 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005632:	2001      	movs	r0, #1
 8005634:	f7fb fbb6 	bl	8000da4 <HAL_Delay>
      ms++;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	3301      	adds	r3, #1
 800563c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f93e 	bl	80058c0 <USB_GetMode>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <USB_SetCurrentMode+0x84>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2b31      	cmp	r3, #49	; 0x31
 800564e:	d9f0      	bls.n	8005632 <USB_SetCurrentMode+0x60>
 8005650:	e001      	b.n	8005656 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e005      	b.n	8005662 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b32      	cmp	r3, #50	; 0x32
 800565a:	d101      	bne.n	8005660 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e000      	b.n	8005662 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
	...

0800566c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005676:	2300      	movs	r3, #0
 8005678:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3301      	adds	r3, #1
 800567e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	4a13      	ldr	r2, [pc, #76]	; (80056d0 <USB_FlushTxFifo+0x64>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d901      	bls.n	800568c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e01b      	b.n	80056c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	2b00      	cmp	r3, #0
 8005692:	daf2      	bge.n	800567a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005694:	2300      	movs	r3, #0
 8005696:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	019b      	lsls	r3, r3, #6
 800569c:	f043 0220 	orr.w	r2, r3, #32
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3301      	adds	r3, #1
 80056a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	4a08      	ldr	r2, [pc, #32]	; (80056d0 <USB_FlushTxFifo+0x64>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d901      	bls.n	80056b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e006      	b.n	80056c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d0f0      	beq.n	80056a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80056c2:	2300      	movs	r3, #0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3714      	adds	r7, #20
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	00030d40 	.word	0x00030d40

080056d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	3301      	adds	r3, #1
 80056e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4a11      	ldr	r2, [pc, #68]	; (8005730 <USB_FlushRxFifo+0x5c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d901      	bls.n	80056f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e018      	b.n	8005724 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	daf2      	bge.n	80056e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80056fa:	2300      	movs	r3, #0
 80056fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2210      	movs	r2, #16
 8005702:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	3301      	adds	r3, #1
 8005708:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	4a08      	ldr	r2, [pc, #32]	; (8005730 <USB_FlushRxFifo+0x5c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d901      	bls.n	8005716 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e006      	b.n	8005724 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	f003 0310 	and.w	r3, r3, #16
 800571e:	2b10      	cmp	r3, #16
 8005720:	d0f0      	beq.n	8005704 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	00030d40 	.word	0x00030d40

08005734 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005734:	b480      	push	{r7}
 8005736:	b089      	sub	sp, #36	; 0x24
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	4611      	mov	r1, r2
 8005740:	461a      	mov	r2, r3
 8005742:	460b      	mov	r3, r1
 8005744:	71fb      	strb	r3, [r7, #7]
 8005746:	4613      	mov	r3, r2
 8005748:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005752:	88bb      	ldrh	r3, [r7, #4]
 8005754:	3303      	adds	r3, #3
 8005756:	089b      	lsrs	r3, r3, #2
 8005758:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800575a:	2300      	movs	r3, #0
 800575c:	61bb      	str	r3, [r7, #24]
 800575e:	e018      	b.n	8005792 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005760:	79fb      	ldrb	r3, [r7, #7]
 8005762:	031a      	lsls	r2, r3, #12
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	4413      	add	r3, r2
 8005768:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800576c:	461a      	mov	r2, r3
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6013      	str	r3, [r2, #0]
    pSrc++;
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	3301      	adds	r3, #1
 8005778:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	3301      	adds	r3, #1
 800577e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	3301      	adds	r3, #1
 8005784:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	3301      	adds	r3, #1
 800578a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	3301      	adds	r3, #1
 8005790:	61bb      	str	r3, [r7, #24]
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	429a      	cmp	r2, r3
 8005798:	d3e2      	bcc.n	8005760 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3724      	adds	r7, #36	; 0x24
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b08b      	sub	sp, #44	; 0x2c
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80057be:	88fb      	ldrh	r3, [r7, #6]
 80057c0:	089b      	lsrs	r3, r3, #2
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80057c6:	88fb      	ldrh	r3, [r7, #6]
 80057c8:	f003 0303 	and.w	r3, r3, #3
 80057cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80057ce:	2300      	movs	r3, #0
 80057d0:	623b      	str	r3, [r7, #32]
 80057d2:	e014      	b.n	80057fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057de:	601a      	str	r2, [r3, #0]
    pDest++;
 80057e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e2:	3301      	adds	r3, #1
 80057e4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e8:	3301      	adds	r3, #1
 80057ea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ee:	3301      	adds	r3, #1
 80057f0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	3301      	adds	r3, #1
 80057f6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	3301      	adds	r3, #1
 80057fc:	623b      	str	r3, [r7, #32]
 80057fe:	6a3a      	ldr	r2, [r7, #32]
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	429a      	cmp	r2, r3
 8005804:	d3e6      	bcc.n	80057d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005806:	8bfb      	ldrh	r3, [r7, #30]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01e      	beq.n	800584a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005816:	461a      	mov	r2, r3
 8005818:	f107 0310 	add.w	r3, r7, #16
 800581c:	6812      	ldr	r2, [r2, #0]
 800581e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	b2db      	uxtb	r3, r3
 8005826:	00db      	lsls	r3, r3, #3
 8005828:	fa22 f303 	lsr.w	r3, r2, r3
 800582c:	b2da      	uxtb	r2, r3
 800582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005830:	701a      	strb	r2, [r3, #0]
      i++;
 8005832:	6a3b      	ldr	r3, [r7, #32]
 8005834:	3301      	adds	r3, #1
 8005836:	623b      	str	r3, [r7, #32]
      pDest++;
 8005838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583a:	3301      	adds	r3, #1
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800583e:	8bfb      	ldrh	r3, [r7, #30]
 8005840:	3b01      	subs	r3, #1
 8005842:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005844:	8bfb      	ldrh	r3, [r7, #30]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1ea      	bne.n	8005820 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800584a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800584c:	4618      	mov	r0, r3
 800584e:	372c      	adds	r7, #44	; 0x2c
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4013      	ands	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005870:	68fb      	ldr	r3, [r7, #12]
}
 8005872:	4618      	mov	r0, r3
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800587e:	b480      	push	{r7}
 8005880:	b085      	sub	sp, #20
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
 8005886:	460b      	mov	r3, r1
 8005888:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	015a      	lsls	r2, r3, #5
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4413      	add	r3, r2
 8005896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800589e:	78fb      	ldrb	r3, [r7, #3]
 80058a0:	015a      	lsls	r2, r3, #5
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4413      	add	r3, r2
 80058a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	4013      	ands	r3, r2
 80058b0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80058b2:	68bb      	ldr	r3, [r7, #8]
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3714      	adds	r7, #20
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	695b      	ldr	r3, [r3, #20]
 80058cc:	f003 0301 	and.w	r3, r3, #1
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058e4:	2300      	movs	r3, #0
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	3301      	adds	r3, #1
 80058ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4a13      	ldr	r2, [pc, #76]	; (8005940 <USB_CoreReset+0x64>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d901      	bls.n	80058fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e01b      	b.n	8005932 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	daf2      	bge.n	80058e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005902:	2300      	movs	r3, #0
 8005904:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	f043 0201 	orr.w	r2, r3, #1
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3301      	adds	r3, #1
 8005916:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4a09      	ldr	r2, [pc, #36]	; (8005940 <USB_CoreReset+0x64>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d901      	bls.n	8005924 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e006      	b.n	8005932 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	f003 0301 	and.w	r3, r3, #1
 800592c:	2b01      	cmp	r3, #1
 800592e:	d0f0      	beq.n	8005912 <USB_CoreReset+0x36>

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	00030d40 	.word	0x00030d40

08005944 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005944:	b084      	sub	sp, #16
 8005946:	b580      	push	{r7, lr}
 8005948:	b086      	sub	sp, #24
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
 800594e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005952:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005956:	2300      	movs	r3, #0
 8005958:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005964:	461a      	mov	r2, r3
 8005966:	2300      	movs	r3, #0
 8005968:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005990:	f023 0304 	bic.w	r3, r3, #4
 8005994:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005996:	2110      	movs	r1, #16
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f7ff fe67 	bl	800566c <USB_FlushTxFifo>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d001      	beq.n	80059a8 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f7ff fe93 	bl	80056d4 <USB_FlushRxFifo>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80059b8:	2300      	movs	r3, #0
 80059ba:	613b      	str	r3, [r7, #16]
 80059bc:	e015      	b.n	80059ea <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	015a      	lsls	r2, r3, #5
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	4413      	add	r3, r2
 80059c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ca:	461a      	mov	r2, r3
 80059cc:	f04f 33ff 	mov.w	r3, #4294967295
 80059d0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	015a      	lsls	r2, r3, #5
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4413      	add	r3, r2
 80059da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059de:	461a      	mov	r2, r3
 80059e0:	2300      	movs	r3, #0
 80059e2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	3301      	adds	r3, #1
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d3e5      	bcc.n	80059be <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f04f 32ff 	mov.w	r2, #4294967295
 80059fe:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2280      	movs	r2, #128	; 0x80
 8005a04:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a0c      	ldr	r2, [pc, #48]	; (8005a3c <USB_HostInit+0xf8>)
 8005a0a:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a0c      	ldr	r2, [pc, #48]	; (8005a40 <USB_HostInit+0xfc>)
 8005a10:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	f043 0210 	orr.w	r2, r3, #16
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	699a      	ldr	r2, [r3, #24]
 8005a24:	4b07      	ldr	r3, [pc, #28]	; (8005a44 <USB_HostInit+0x100>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3718      	adds	r7, #24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a38:	b004      	add	sp, #16
 8005a3a:	4770      	bx	lr
 8005a3c:	00600080 	.word	0x00600080
 8005a40:	004000e0 	.word	0x004000e0
 8005a44:	a3200008 	.word	0xa3200008

08005a48 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	460b      	mov	r3, r1
 8005a52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a66:	f023 0303 	bic.w	r3, r3, #3
 8005a6a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	78fb      	ldrb	r3, [r7, #3]
 8005a76:	f003 0303 	and.w	r3, r3, #3
 8005a7a:	68f9      	ldr	r1, [r7, #12]
 8005a7c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005a80:	4313      	orrs	r3, r2
 8005a82:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005a84:	78fb      	ldrb	r3, [r7, #3]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d107      	bne.n	8005a9a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a90:	461a      	mov	r2, r3
 8005a92:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005a96:	6053      	str	r3, [r2, #4]
 8005a98:	e00c      	b.n	8005ab4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005a9a:	78fb      	ldrb	r3, [r7, #3]
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d107      	bne.n	8005ab0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	f241 7370 	movw	r3, #6000	; 0x1770
 8005aac:	6053      	str	r3, [r2, #4]
 8005aae:	e001      	b.n	8005ab4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e000      	b.n	8005ab6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005ae2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005af0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005af2:	2064      	movs	r0, #100	; 0x64
 8005af4:	f7fb f956 	bl	8000da4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b04:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005b06:	200a      	movs	r0, #10
 8005b08:	f7fb f94c 	bl	8000da4 <HAL_Delay>

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}

08005b16 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005b16:	b480      	push	{r7}
 8005b18:	b085      	sub	sp, #20
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
 8005b1e:	460b      	mov	r3, r1
 8005b20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005b3a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d109      	bne.n	8005b5a <USB_DriveVbus+0x44>
 8005b46:	78fb      	ldrb	r3, [r7, #3]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d106      	bne.n	8005b5a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b58:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b64:	d109      	bne.n	8005b7a <USB_DriveVbus+0x64>
 8005b66:	78fb      	ldrb	r3, [r7, #3]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d106      	bne.n	8005b7a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b78:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3714      	adds	r7, #20
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	0c5b      	lsrs	r3, r3, #17
 8005ba6:	f003 0303 	and.w	r3, r3, #3
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3714      	adds	r7, #20
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b085      	sub	sp, #20
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	b29b      	uxth	r3, r3
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	4608      	mov	r0, r1
 8005be2:	4611      	mov	r1, r2
 8005be4:	461a      	mov	r2, r3
 8005be6:	4603      	mov	r3, r0
 8005be8:	70fb      	strb	r3, [r7, #3]
 8005bea:	460b      	mov	r3, r1
 8005bec:	70bb      	strb	r3, [r7, #2]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005bfa:	78fb      	ldrb	r3, [r7, #3]
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c06:	461a      	mov	r2, r3
 8005c08:	f04f 33ff 	mov.w	r3, #4294967295
 8005c0c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005c0e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005c12:	2b03      	cmp	r3, #3
 8005c14:	d867      	bhi.n	8005ce6 <USB_HC_Init+0x10e>
 8005c16:	a201      	add	r2, pc, #4	; (adr r2, 8005c1c <USB_HC_Init+0x44>)
 8005c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c1c:	08005c2d 	.word	0x08005c2d
 8005c20:	08005ca9 	.word	0x08005ca9
 8005c24:	08005c2d 	.word	0x08005c2d
 8005c28:	08005c6b 	.word	0x08005c6b
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c2c:	78fb      	ldrb	r3, [r7, #3]
 8005c2e:	015a      	lsls	r2, r3, #5
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	4413      	add	r3, r2
 8005c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c38:	461a      	mov	r2, r3
 8005c3a:	f240 439d 	movw	r3, #1181	; 0x49d
 8005c3e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005c40:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	da51      	bge.n	8005cec <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c48:	78fb      	ldrb	r3, [r7, #3]
 8005c4a:	015a      	lsls	r2, r3, #5
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	4413      	add	r3, r2
 8005c50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	78fa      	ldrb	r2, [r7, #3]
 8005c58:	0151      	lsls	r1, r2, #5
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	440a      	add	r2, r1
 8005c5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c66:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005c68:	e040      	b.n	8005cec <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c6a:	78fb      	ldrb	r3, [r7, #3]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c76:	461a      	mov	r2, r3
 8005c78:	f240 639d 	movw	r3, #1693	; 0x69d
 8005c7c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c7e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	da34      	bge.n	8005cf0 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c86:	78fb      	ldrb	r3, [r7, #3]
 8005c88:	015a      	lsls	r2, r3, #5
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	78fa      	ldrb	r2, [r7, #3]
 8005c96:	0151      	lsls	r1, r2, #5
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	440a      	add	r2, r1
 8005c9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ca4:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ca6:	e023      	b.n	8005cf0 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ca8:	78fb      	ldrb	r3, [r7, #3]
 8005caa:	015a      	lsls	r2, r3, #5
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	4413      	add	r3, r2
 8005cb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	f240 2325 	movw	r3, #549	; 0x225
 8005cba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005cbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	da17      	bge.n	8005cf4 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005cc4:	78fb      	ldrb	r3, [r7, #3]
 8005cc6:	015a      	lsls	r2, r3, #5
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	4413      	add	r3, r2
 8005ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	0151      	lsls	r1, r2, #5
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	440a      	add	r2, r1
 8005cda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cde:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005ce2:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005ce4:	e006      	b.n	8005cf4 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	77fb      	strb	r3, [r7, #31]
      break;
 8005cea:	e004      	b.n	8005cf6 <USB_HC_Init+0x11e>
      break;
 8005cec:	bf00      	nop
 8005cee:	e002      	b.n	8005cf6 <USB_HC_Init+0x11e>
      break;
 8005cf0:	bf00      	nop
 8005cf2:	e000      	b.n	8005cf6 <USB_HC_Init+0x11e>
      break;
 8005cf4:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005cf6:	78fb      	ldrb	r3, [r7, #3]
 8005cf8:	015a      	lsls	r2, r3, #5
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	78fa      	ldrb	r2, [r7, #3]
 8005d06:	0151      	lsls	r1, r2, #5
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	440a      	add	r2, r1
 8005d0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d10:	f043 0302 	orr.w	r3, r3, #2
 8005d14:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d1c:	699a      	ldr	r2, [r3, #24]
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	2101      	movs	r1, #1
 8005d26:	fa01 f303 	lsl.w	r3, r1, r3
 8005d2a:	6939      	ldr	r1, [r7, #16]
 8005d2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005d30:	4313      	orrs	r3, r2
 8005d32:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005d40:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	da03      	bge.n	8005d50 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005d48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d4c:	61bb      	str	r3, [r7, #24]
 8005d4e:	e001      	b.n	8005d54 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8005d50:	2300      	movs	r3, #0
 8005d52:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f7ff ff17 	bl	8005b88 <USB_GetHostSpeed>
 8005d5a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005d5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d106      	bne.n	8005d72 <USB_HC_Init+0x19a>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d003      	beq.n	8005d72 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005d6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	e001      	b.n	8005d76 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d76:	787b      	ldrb	r3, [r7, #1]
 8005d78:	059b      	lsls	r3, r3, #22
 8005d7a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d7e:	78bb      	ldrb	r3, [r7, #2]
 8005d80:	02db      	lsls	r3, r3, #11
 8005d82:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d86:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d88:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005d8c:	049b      	lsls	r3, r3, #18
 8005d8e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d92:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005d94:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005d96:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d9a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005da4:	78fa      	ldrb	r2, [r7, #3]
 8005da6:	0151      	lsls	r1, r2, #5
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	440a      	add	r2, r1
 8005dac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005db0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005db4:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005db6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005dba:	2b03      	cmp	r3, #3
 8005dbc:	d003      	beq.n	8005dc6 <USB_HC_Init+0x1ee>
 8005dbe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d10f      	bne.n	8005de6 <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005dc6:	78fb      	ldrb	r3, [r7, #3]
 8005dc8:	015a      	lsls	r2, r3, #5
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	78fa      	ldrb	r2, [r7, #3]
 8005dd6:	0151      	lsls	r1, r2, #5
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	440a      	add	r2, r1
 8005ddc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005de0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005de4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005de6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3720      	adds	r7, #32
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b088      	sub	sp, #32
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	785b      	ldrb	r3, [r3, #1]
 8005e02:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005e04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e08:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d018      	beq.n	8005e44 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	8952      	ldrh	r2, [r2, #10]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	3b01      	subs	r3, #1
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	8952      	ldrh	r2, [r2, #10]
 8005e22:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e26:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8005e28:	8bfa      	ldrh	r2, [r7, #30]
 8005e2a:	8a7b      	ldrh	r3, [r7, #18]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d90b      	bls.n	8005e48 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8005e30:	8a7b      	ldrh	r3, [r7, #18]
 8005e32:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e34:	8bfb      	ldrh	r3, [r7, #30]
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	8952      	ldrh	r2, [r2, #10]
 8005e3a:	fb03 f202 	mul.w	r2, r3, r2
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	615a      	str	r2, [r3, #20]
 8005e42:	e001      	b.n	8005e48 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8005e44:	2301      	movs	r3, #1
 8005e46:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	78db      	ldrb	r3, [r3, #3]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d007      	beq.n	8005e60 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e50:	8bfb      	ldrh	r3, [r7, #30]
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	8952      	ldrh	r2, [r2, #10]
 8005e56:	fb03 f202 	mul.w	r2, r3, r2
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	615a      	str	r2, [r3, #20]
 8005e5e:	e003      	b.n	8005e68 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	699a      	ldr	r2, [r3, #24]
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005e70:	8bfb      	ldrh	r3, [r7, #30]
 8005e72:	04d9      	lsls	r1, r3, #19
 8005e74:	4b59      	ldr	r3, [pc, #356]	; (8005fdc <USB_HC_StartXfer+0x1ec>)
 8005e76:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e78:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	7b1b      	ldrb	r3, [r3, #12]
 8005e7e:	075b      	lsls	r3, r3, #29
 8005e80:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e84:	6979      	ldr	r1, [r7, #20]
 8005e86:	0148      	lsls	r0, r1, #5
 8005e88:	69b9      	ldr	r1, [r7, #24]
 8005e8a:	4401      	add	r1, r0
 8005e8c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005e90:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e92:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f003 0301 	and.w	r3, r3, #1
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	bf0c      	ite	eq
 8005ea4:	2301      	moveq	r3, #1
 8005ea6:	2300      	movne	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ec6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005eca:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	7c7b      	ldrb	r3, [r7, #17]
 8005edc:	075b      	lsls	r3, r3, #29
 8005ede:	6979      	ldr	r1, [r7, #20]
 8005ee0:	0148      	lsls	r0, r1, #5
 8005ee2:	69b9      	ldr	r1, [r7, #24]
 8005ee4:	4401      	add	r1, r0
 8005ee6:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005eea:	4313      	orrs	r3, r2
 8005eec:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	015a      	lsls	r2, r3, #5
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f04:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	78db      	ldrb	r3, [r3, #3]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d004      	beq.n	8005f18 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f14:	60bb      	str	r3, [r7, #8]
 8005f16:	e003      	b.n	8005f20 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f1e:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f26:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f34:	461a      	mov	r2, r3
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	78db      	ldrb	r3, [r3, #3]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d147      	bne.n	8005fd2 <USB_HC_StartXfer+0x1e2>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d043      	beq.n	8005fd2 <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	7a1b      	ldrb	r3, [r3, #8]
 8005f4e:	2b03      	cmp	r3, #3
 8005f50:	d830      	bhi.n	8005fb4 <USB_HC_StartXfer+0x1c4>
 8005f52:	a201      	add	r2, pc, #4	; (adr r2, 8005f58 <USB_HC_StartXfer+0x168>)
 8005f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f58:	08005f69 	.word	0x08005f69
 8005f5c:	08005f8d 	.word	0x08005f8d
 8005f60:	08005f69 	.word	0x08005f69
 8005f64:	08005f8d 	.word	0x08005f8d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	3303      	adds	r3, #3
 8005f6e:	089b      	lsrs	r3, r3, #2
 8005f70:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005f72:	89fa      	ldrh	r2, [r7, #14]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d91c      	bls.n	8005fb8 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	f043 0220 	orr.w	r2, r3, #32
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	619a      	str	r2, [r3, #24]
        }
        break;
 8005f8a:	e015      	b.n	8005fb8 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	3303      	adds	r3, #3
 8005f92:	089b      	lsrs	r3, r3, #2
 8005f94:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005f96:	89fa      	ldrh	r2, [r7, #14]
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d90a      	bls.n	8005fbc <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	619a      	str	r2, [r3, #24]
        }
        break;
 8005fb2:	e003      	b.n	8005fbc <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8005fb4:	bf00      	nop
 8005fb6:	e002      	b.n	8005fbe <USB_HC_StartXfer+0x1ce>
        break;
 8005fb8:	bf00      	nop
 8005fba:	e000      	b.n	8005fbe <USB_HC_StartXfer+0x1ce>
        break;
 8005fbc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	6919      	ldr	r1, [r3, #16]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	785a      	ldrb	r2, [r3, #1]
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f7ff fbb1 	bl	8005734 <USB_WritePacket>
  }

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3720      	adds	r7, #32
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	1ff80000 	.word	0x1ff80000

08005fe0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	b29b      	uxth	r3, r3
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr

08006002 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006002:	b480      	push	{r7}
 8006004:	b089      	sub	sp, #36	; 0x24
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	460b      	mov	r3, r1
 800600c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006016:	2300      	movs	r3, #0
 8006018:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	4413      	add	r3, r2
 8006022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	0c9b      	lsrs	r3, r3, #18
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	4413      	add	r3, r2
 8006038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	0fdb      	lsrs	r3, r3, #31
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	4413      	add	r3, r2
 800604e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	0fdb      	lsrs	r3, r3, #31
 8006056:	f003 0301 	and.w	r3, r3, #1
 800605a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 0320 	and.w	r3, r3, #32
 8006064:	2b20      	cmp	r3, #32
 8006066:	d10d      	bne.n	8006084 <USB_HC_Halt+0x82>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10a      	bne.n	8006084 <USB_HC_Halt+0x82>
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d005      	beq.n	8006080 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	2b01      	cmp	r3, #1
 8006078:	d002      	beq.n	8006080 <USB_HC_Halt+0x7e>
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	2b03      	cmp	r3, #3
 800607e:	d101      	bne.n	8006084 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006080:	2300      	movs	r3, #0
 8006082:	e0d8      	b.n	8006236 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d002      	beq.n	8006090 <USB_HC_Halt+0x8e>
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2b02      	cmp	r3, #2
 800608e:	d173      	bne.n	8006178 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	015a      	lsls	r2, r3, #5
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	4413      	add	r3, r2
 8006098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	0151      	lsls	r1, r2, #5
 80060a2:	69fa      	ldr	r2, [r7, #28]
 80060a4:	440a      	add	r2, r1
 80060a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060ae:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f003 0320 	and.w	r3, r3, #32
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d14a      	bne.n	8006152 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d133      	bne.n	8006130 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	015a      	lsls	r2, r3, #5
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	4413      	add	r3, r2
 80060d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	0151      	lsls	r1, r2, #5
 80060da:	69fa      	ldr	r2, [r7, #28]
 80060dc:	440a      	add	r2, r1
 80060de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060e6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	0151      	lsls	r1, r2, #5
 80060fa:	69fa      	ldr	r2, [r7, #28]
 80060fc:	440a      	add	r2, r1
 80060fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006102:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006106:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	3301      	adds	r3, #1
 800610c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006114:	d82e      	bhi.n	8006174 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	015a      	lsls	r2, r3, #5
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	4413      	add	r3, r2
 800611e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006128:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800612c:	d0ec      	beq.n	8006108 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800612e:	e081      	b.n	8006234 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	015a      	lsls	r2, r3, #5
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	4413      	add	r3, r2
 8006138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	69ba      	ldr	r2, [r7, #24]
 8006140:	0151      	lsls	r1, r2, #5
 8006142:	69fa      	ldr	r2, [r7, #28]
 8006144:	440a      	add	r2, r1
 8006146:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800614a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800614e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006150:	e070      	b.n	8006234 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	015a      	lsls	r2, r3, #5
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	4413      	add	r3, r2
 800615a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	0151      	lsls	r1, r2, #5
 8006164:	69fa      	ldr	r2, [r7, #28]
 8006166:	440a      	add	r2, r1
 8006168:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800616c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006170:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006172:	e05f      	b.n	8006234 <USB_HC_Halt+0x232>
            break;
 8006174:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006176:	e05d      	b.n	8006234 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	015a      	lsls	r2, r3, #5
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	4413      	add	r3, r2
 8006180:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	0151      	lsls	r1, r2, #5
 800618a:	69fa      	ldr	r2, [r7, #28]
 800618c:	440a      	add	r2, r1
 800618e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006192:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006196:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d133      	bne.n	8006210 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	0151      	lsls	r1, r2, #5
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	440a      	add	r2, r1
 80061be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061c6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	0151      	lsls	r1, r2, #5
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	440a      	add	r2, r1
 80061de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061e6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	3301      	adds	r3, #1
 80061ec:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061f4:	d81d      	bhi.n	8006232 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	015a      	lsls	r2, r3, #5
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	4413      	add	r3, r2
 80061fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006208:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800620c:	d0ec      	beq.n	80061e8 <USB_HC_Halt+0x1e6>
 800620e:	e011      	b.n	8006234 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	4413      	add	r3, r2
 8006218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	0151      	lsls	r1, r2, #5
 8006222:	69fa      	ldr	r2, [r7, #28]
 8006224:	440a      	add	r2, r1
 8006226:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800622a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800622e:	6013      	str	r3, [r2, #0]
 8006230:	e000      	b.n	8006234 <USB_HC_Halt+0x232>
          break;
 8006232:	bf00      	nop
    }
  }

  return HAL_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	3724      	adds	r7, #36	; 0x24
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006242:	b580      	push	{r7, lr}
 8006244:	b088      	sub	sp, #32
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7ff f9aa 	bl	80055b0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800625c:	2110      	movs	r1, #16
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f7ff fa04 	bl	800566c <USB_FlushTxFifo>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d001      	beq.n	800626e <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7ff fa30 	bl	80056d4 <USB_FlushRxFifo>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800627e:	2300      	movs	r3, #0
 8006280:	61bb      	str	r3, [r7, #24]
 8006282:	e01f      	b.n	80062c4 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	015a      	lsls	r2, r3, #5
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	4413      	add	r3, r2
 800628c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800629a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062a2:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062aa:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062b8:	461a      	mov	r2, r3
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	3301      	adds	r3, #1
 80062c2:	61bb      	str	r3, [r7, #24]
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	2b0f      	cmp	r3, #15
 80062c8:	d9dc      	bls.n	8006284 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80062ca:	2300      	movs	r3, #0
 80062cc:	61bb      	str	r3, [r7, #24]
 80062ce:	e034      	b.n	800633a <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062e6:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062ee:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062f6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006304:	461a      	mov	r2, r3
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	3301      	adds	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006316:	d80c      	bhi.n	8006332 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	4413      	add	r3, r2
 8006320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800632a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800632e:	d0ec      	beq.n	800630a <USB_StopHost+0xc8>
 8006330:	e000      	b.n	8006334 <USB_StopHost+0xf2>
        break;
 8006332:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	3301      	adds	r3, #1
 8006338:	61bb      	str	r3, [r7, #24]
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	2b0f      	cmp	r3, #15
 800633e:	d9c7      	bls.n	80062d0 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006346:	461a      	mov	r2, r3
 8006348:	f04f 33ff 	mov.w	r3, #4294967295
 800634c:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f04f 32ff 	mov.w	r2, #4294967295
 8006354:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f7ff f919 	bl	800558e <USB_EnableGlobalInt>

  return ret;
 800635c:	7ffb      	ldrb	r3, [r7, #31]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3720      	adds	r7, #32
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <USBH_AUDIO_InterfaceInit>:
  *         The function init the Audio class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006366:	b590      	push	{r4, r7, lr}
 8006368:	b08b      	sub	sp, #44	; 0x2c
 800636a:	af04      	add	r7, sp, #16
 800636c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef out_status, in_status;
  AUDIO_HandleTypeDef *AUDIO_Handle;
  uint8_t  interface, index;
  uint16_t ep_size_out = 0U;
 800636e:	2300      	movs	r3, #0
 8006370:	82bb      	strh	r3, [r7, #20]
  uint16_t ep_size_in = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	827b      	strh	r3, [r7, #18]

  interface = USBH_FindInterface(phost, AC_CLASS, USB_SUBCLASS_AUDIOCONTROL, 0x00U);
 8006376:	2300      	movs	r3, #0
 8006378:	2201      	movs	r2, #1
 800637a:	2101      	movs	r1, #1
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f001 ffbe 	bl	80082fe <USBH_FindInterface>
 8006382:	4603      	mov	r3, r0
 8006384:	747b      	strb	r3, [r7, #17]

  if (interface == 0xFFU) /* Not Valid Interface */
 8006386:	7c7b      	ldrb	r3, [r7, #17]
 8006388:	2bff      	cmp	r3, #255	; 0xff
 800638a:	d101      	bne.n	8006390 <USBH_AUDIO_InterfaceInit+0x2a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800638c:	2302      	movs	r3, #2
 800638e:	e1a5      	b.n	80066dc <USBH_AUDIO_InterfaceInit+0x376>
  }

  phost->pActiveClass->pData = (AUDIO_HandleTypeDef *)USBH_malloc(sizeof(AUDIO_HandleTypeDef));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f8d3 444c 	ldr.w	r4, [r3, #1100]	; 0x44c
 8006396:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800639a:	f003 ff0d 	bl	800a1b8 <malloc>
 800639e:	4603      	mov	r3, r0
 80063a0:	61e3      	str	r3, [r4, #28]
  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	60fb      	str	r3, [r7, #12]

  if (AUDIO_Handle == NULL)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <USBH_AUDIO_InterfaceInit+0x50>
  {
    USBH_DbgLog("Cannot allocate memory for AUDIO Handle");
    return USBH_FAIL;
 80063b2:	2302      	movs	r3, #2
 80063b4:	e192      	b.n	80066dc <USBH_AUDIO_InterfaceInit+0x376>
  }

  /* Initialize audio handler */
  (void)USBH_memset(AUDIO_Handle, 0, sizeof(AUDIO_HandleTypeDef));
 80063b6:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80063ba:	2100      	movs	r1, #0
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f003 ffb7 	bl	800a330 <memset>

  /* 1st Step:  Find Audio Interfaces */
  out_status = USBH_AUDIO_FindAudioStreamingIN(phost);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fc0f 	bl	8006be6 <USBH_AUDIO_FindAudioStreamingIN>
 80063c8:	4603      	mov	r3, r0
 80063ca:	72fb      	strb	r3, [r7, #11]

  in_status = USBH_AUDIO_FindAudioStreamingOUT(phost);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 fcc9 	bl	8006d64 <USBH_AUDIO_FindAudioStreamingOUT>
 80063d2:	4603      	mov	r3, r0
 80063d4:	72bb      	strb	r3, [r7, #10]

  if ((out_status == USBH_FAIL) && (in_status == USBH_FAIL))
 80063d6:	7afb      	ldrb	r3, [r7, #11]
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d104      	bne.n	80063e6 <USBH_AUDIO_InterfaceInit+0x80>
 80063dc:	7abb      	ldrb	r3, [r7, #10]
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d101      	bne.n	80063e6 <USBH_AUDIO_InterfaceInit+0x80>
  {
    USBH_DbgLog("%s class configuration not supported.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80063e2:	2302      	movs	r3, #2
 80063e4:	e17a      	b.n	80066dc <USBH_AUDIO_InterfaceInit+0x376>
  }

  /* 2nd Step:  Select Audio Streaming Interfaces with largest endpoint size : default behavior */
  for (index = 0U; index < AUDIO_MAX_AUDIO_STD_INTERFACE; index ++)
 80063e6:	2300      	movs	r3, #0
 80063e8:	75fb      	strb	r3, [r7, #23]
 80063ea:	e0c6      	b.n	800657a <USBH_AUDIO_InterfaceInit+0x214>
  {
    if (AUDIO_Handle->stream_out[index].valid == 1U)
 80063ec:	7dfa      	ldrb	r2, [r7, #23]
 80063ee:	68f9      	ldr	r1, [r7, #12]
 80063f0:	4613      	mov	r3, r2
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	4413      	add	r3, r2
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	440b      	add	r3, r1
 80063fa:	333e      	adds	r3, #62	; 0x3e
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d156      	bne.n	80064b0 <USBH_AUDIO_InterfaceInit+0x14a>
    {
      if (ep_size_out < AUDIO_Handle->stream_out[index].EpSize)
 8006402:	7dfa      	ldrb	r2, [r7, #23]
 8006404:	68f9      	ldr	r1, [r7, #12]
 8006406:	4613      	mov	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	4413      	add	r3, r2
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	440b      	add	r3, r1
 8006410:	333a      	adds	r3, #58	; 0x3a
 8006412:	881b      	ldrh	r3, [r3, #0]
 8006414:	8aba      	ldrh	r2, [r7, #20]
 8006416:	429a      	cmp	r2, r3
 8006418:	d24a      	bcs.n	80064b0 <USBH_AUDIO_InterfaceInit+0x14a>
      {
        ep_size_out = AUDIO_Handle->stream_out[index].EpSize;
 800641a:	7dfa      	ldrb	r2, [r7, #23]
 800641c:	68f9      	ldr	r1, [r7, #12]
 800641e:	4613      	mov	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4413      	add	r3, r2
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	440b      	add	r3, r1
 8006428:	333a      	adds	r3, #58	; 0x3a
 800642a:	881b      	ldrh	r3, [r3, #0]
 800642c:	82bb      	strh	r3, [r7, #20]
        AUDIO_Handle->headphone.interface = AUDIO_Handle->stream_out[index].interface;
 800642e:	7dfa      	ldrb	r2, [r7, #23]
 8006430:	68f9      	ldr	r1, [r7, #12]
 8006432:	4613      	mov	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	005b      	lsls	r3, r3, #1
 800643a:	440b      	add	r3, r1
 800643c:	333d      	adds	r3, #61	; 0x3d
 800643e:	781a      	ldrb	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
        AUDIO_Handle->headphone.AltSettings = AUDIO_Handle->stream_out[index].AltSettings;
 8006446:	7dfa      	ldrb	r2, [r7, #23]
 8006448:	68f9      	ldr	r1, [r7, #12]
 800644a:	4613      	mov	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	440b      	add	r3, r1
 8006454:	333c      	adds	r3, #60	; 0x3c
 8006456:	781a      	ldrb	r2, [r3, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
        AUDIO_Handle->headphone.Ep = AUDIO_Handle->stream_out[index].Ep;
 800645e:	7dfa      	ldrb	r2, [r7, #23]
 8006460:	68f9      	ldr	r1, [r7, #12]
 8006462:	4613      	mov	r3, r2
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4413      	add	r3, r2
 8006468:	005b      	lsls	r3, r3, #1
 800646a:	440b      	add	r3, r1
 800646c:	3338      	adds	r3, #56	; 0x38
 800646e:	781a      	ldrb	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
        AUDIO_Handle->headphone.EpSize = AUDIO_Handle->stream_out[index].EpSize;
 8006476:	7dfa      	ldrb	r2, [r7, #23]
 8006478:	68f9      	ldr	r1, [r7, #12]
 800647a:	4613      	mov	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	4413      	add	r3, r2
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	440b      	add	r3, r1
 8006484:	333a      	adds	r3, #58	; 0x3a
 8006486:	881a      	ldrh	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
        AUDIO_Handle->headphone.Poll = (uint8_t)AUDIO_Handle->stream_out[index].Poll;
 800648e:	7dfa      	ldrb	r2, [r7, #23]
 8006490:	68f9      	ldr	r1, [r7, #12]
 8006492:	4613      	mov	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4413      	add	r3, r2
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	440b      	add	r3, r1
 800649c:	3340      	adds	r3, #64	; 0x40
 800649e:	881b      	ldrh	r3, [r3, #0]
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
        AUDIO_Handle->headphone.supported = 1U;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
      }
    }

    if (AUDIO_Handle->stream_in[index].valid == 1U)
 80064b0:	7dfa      	ldrb	r2, [r7, #23]
 80064b2:	68f9      	ldr	r1, [r7, #12]
 80064b4:	4613      	mov	r3, r2
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	005b      	lsls	r3, r3, #1
 80064bc:	440b      	add	r3, r1
 80064be:	330c      	adds	r3, #12
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d156      	bne.n	8006574 <USBH_AUDIO_InterfaceInit+0x20e>
    {
      if (ep_size_in < AUDIO_Handle->stream_in[index].EpSize)
 80064c6:	7dfa      	ldrb	r2, [r7, #23]
 80064c8:	68f9      	ldr	r1, [r7, #12]
 80064ca:	4613      	mov	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4413      	add	r3, r2
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	440b      	add	r3, r1
 80064d4:	3308      	adds	r3, #8
 80064d6:	881b      	ldrh	r3, [r3, #0]
 80064d8:	8a7a      	ldrh	r2, [r7, #18]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d24a      	bcs.n	8006574 <USBH_AUDIO_InterfaceInit+0x20e>
      {
        ep_size_in = AUDIO_Handle->stream_in[index].EpSize;
 80064de:	7dfa      	ldrb	r2, [r7, #23]
 80064e0:	68f9      	ldr	r1, [r7, #12]
 80064e2:	4613      	mov	r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	4413      	add	r3, r2
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	440b      	add	r3, r1
 80064ec:	3308      	adds	r3, #8
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	827b      	strh	r3, [r7, #18]
        AUDIO_Handle->microphone.interface = AUDIO_Handle->stream_in[index].interface;
 80064f2:	7dfa      	ldrb	r2, [r7, #23]
 80064f4:	68f9      	ldr	r1, [r7, #12]
 80064f6:	4613      	mov	r3, r2
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	4413      	add	r3, r2
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	440b      	add	r3, r1
 8006500:	330b      	adds	r3, #11
 8006502:	781a      	ldrb	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
        AUDIO_Handle->microphone.AltSettings = AUDIO_Handle->stream_in[index].AltSettings;
 800650a:	7dfa      	ldrb	r2, [r7, #23]
 800650c:	68f9      	ldr	r1, [r7, #12]
 800650e:	4613      	mov	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4413      	add	r3, r2
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	440b      	add	r3, r1
 8006518:	330a      	adds	r3, #10
 800651a:	781a      	ldrb	r2, [r3, #0]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
        AUDIO_Handle->microphone.Ep = AUDIO_Handle->stream_in[index].Ep;
 8006522:	7dfa      	ldrb	r2, [r7, #23]
 8006524:	68f9      	ldr	r1, [r7, #12]
 8006526:	4613      	mov	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4413      	add	r3, r2
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	440b      	add	r3, r1
 8006530:	3306      	adds	r3, #6
 8006532:	781a      	ldrb	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
        AUDIO_Handle->microphone.EpSize = AUDIO_Handle->stream_in[index].EpSize;
 800653a:	7dfa      	ldrb	r2, [r7, #23]
 800653c:	68f9      	ldr	r1, [r7, #12]
 800653e:	4613      	mov	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	440b      	add	r3, r1
 8006548:	3308      	adds	r3, #8
 800654a:	881a      	ldrh	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f8a3 213e 	strh.w	r2, [r3, #318]	; 0x13e
        AUDIO_Handle->microphone.Poll = (uint8_t)AUDIO_Handle->stream_out[index].Poll;
 8006552:	7dfa      	ldrb	r2, [r7, #23]
 8006554:	68f9      	ldr	r1, [r7, #12]
 8006556:	4613      	mov	r3, r2
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	4413      	add	r3, r2
 800655c:	005b      	lsls	r3, r3, #1
 800655e:	440b      	add	r3, r1
 8006560:	3340      	adds	r3, #64	; 0x40
 8006562:	881b      	ldrh	r3, [r3, #0]
 8006564:	b2da      	uxtb	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
        AUDIO_Handle->microphone.supported = 1U;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
  for (index = 0U; index < AUDIO_MAX_AUDIO_STD_INTERFACE; index ++)
 8006574:	7dfb      	ldrb	r3, [r7, #23]
 8006576:	3301      	adds	r3, #1
 8006578:	75fb      	strb	r3, [r7, #23]
 800657a:	7dfb      	ldrb	r3, [r7, #23]
 800657c:	2b04      	cmp	r3, #4
 800657e:	f67f af35 	bls.w	80063ec <USBH_AUDIO_InterfaceInit+0x86>
      }
    }
  }

  if (USBH_AUDIO_FindHIDControl(phost) == USBH_OK)
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fcad 	bl	8006ee2 <USBH_AUDIO_FindHIDControl>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d103      	bne.n	8006596 <USBH_AUDIO_InterfaceInit+0x230>
  {
    AUDIO_Handle->control.supported = 1U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
  }

  /* 3rd Step:  Find and Parse Audio interfaces */
  (void)USBH_AUDIO_ParseCSDescriptors(phost);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fd25 	bl	8006fe6 <USBH_AUDIO_ParseCSDescriptors>


  /* 4th Step:  Open the Audio streaming pipes*/
  if (AUDIO_Handle->headphone.supported == 1U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d12e      	bne.n	8006604 <USBH_AUDIO_InterfaceInit+0x29e>
  {
    (void)USBH_AUDIO_BuildHeadphonePath(phost);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 ff66 	bl	8007478 <USBH_AUDIO_BuildHeadphonePath>

    AUDIO_Handle->headphone.Pipe = USBH_AllocPipe(phost, AUDIO_Handle->headphone.Ep);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 80065b2:	4619      	mov	r1, r3
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f003 fa6f 	bl	8009a98 <USBH_AllocPipe>
 80065ba:	4603      	mov	r3, r0
 80065bc:	461a      	mov	r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb

    /* Open pipe for IN endpoint */
    (void)USBH_OpenPipe(phost,
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f893 10fb 	ldrb.w	r1, [r3, #251]	; 0xfb
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f893 00f4 	ldrb.w	r0, [r3, #244]	; 0xf4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	f8b2 20f6 	ldrh.w	r2, [r2, #246]	; 0xf6
 80065e2:	9202      	str	r2, [sp, #8]
 80065e4:	2201      	movs	r2, #1
 80065e6:	9201      	str	r2, [sp, #4]
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	4623      	mov	r3, r4
 80065ec:	4602      	mov	r2, r0
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f003 fa23 	bl	8009a3a <USBH_OpenPipe>
                        phost->device.address,
                        phost->device.speed,
                        USB_EP_TYPE_ISOC,
                        AUDIO_Handle->headphone.EpSize);

    (void)USBH_LL_SetToggle(phost,  AUDIO_Handle->headphone.Pipe, 0U);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 80065fa:	2200      	movs	r2, #0
 80065fc:	4619      	mov	r1, r3
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f003 fd53 	bl	800a0aa <USBH_LL_SetToggle>
  }

  if (AUDIO_Handle->microphone.supported == 1U)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 800660a:	2b01      	cmp	r3, #1
 800660c:	d12e      	bne.n	800666c <USBH_AUDIO_InterfaceInit+0x306>
  {
    (void)USBH_AUDIO_BuildMicrophonePath(phost);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 feaa 	bl	8007368 <USBH_AUDIO_BuildMicrophonePath>
    AUDIO_Handle->microphone.Pipe = USBH_AllocPipe(phost, AUDIO_Handle->microphone.Ep);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800661a:	4619      	mov	r1, r3
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f003 fa3b 	bl	8009a98 <USBH_AllocPipe>
 8006622:	4603      	mov	r3, r0
 8006624:	461a      	mov	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143

    /* Open pipe for IN endpoint */
    (void)USBH_OpenPipe(phost,
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f893 1143 	ldrb.w	r1, [r3, #323]	; 0x143
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f893 013c 	ldrb.w	r0, [r3, #316]	; 0x13c
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	f8b2 213e 	ldrh.w	r2, [r2, #318]	; 0x13e
 800664a:	9202      	str	r2, [sp, #8]
 800664c:	2201      	movs	r2, #1
 800664e:	9201      	str	r2, [sp, #4]
 8006650:	9300      	str	r3, [sp, #0]
 8006652:	4623      	mov	r3, r4
 8006654:	4602      	mov	r2, r0
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f003 f9ef 	bl	8009a3a <USBH_OpenPipe>
                        phost->device.address,
                        phost->device.speed,
                        USB_EP_TYPE_ISOC,
                        AUDIO_Handle->microphone.EpSize);

    (void)USBH_LL_SetToggle(phost,  AUDIO_Handle->microphone.Pipe, 0U);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8006662:	2200      	movs	r2, #0
 8006664:	4619      	mov	r1, r3
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f003 fd1f 	bl	800a0aa <USBH_LL_SetToggle>
  }

  if (AUDIO_Handle->control.supported == 1U)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f893 3189 	ldrb.w	r3, [r3, #393]	; 0x189
 8006672:	2b01      	cmp	r3, #1
 8006674:	d12b      	bne.n	80066ce <USBH_AUDIO_InterfaceInit+0x368>
  {
    AUDIO_Handle->control.Pipe  = USBH_AllocPipe(phost, AUDIO_Handle->control.Ep);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 3184 	ldrb.w	r3, [r3, #388]	; 0x184
 800667c:	4619      	mov	r1, r3
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f003 fa0a 	bl	8009a98 <USBH_AllocPipe>
 8006684:	4603      	mov	r3, r0
 8006686:	461a      	mov	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a

    /* Open pipe for IN endpoint */
    (void)USBH_OpenPipe(phost,
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f893 118a 	ldrb.w	r1, [r3, #394]	; 0x18a
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f893 0184 	ldrb.w	r0, [r3, #388]	; 0x184
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	f8b2 2186 	ldrh.w	r2, [r2, #390]	; 0x186
 80066ac:	9202      	str	r2, [sp, #8]
 80066ae:	2203      	movs	r2, #3
 80066b0:	9201      	str	r2, [sp, #4]
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	4623      	mov	r3, r4
 80066b6:	4602      	mov	r2, r0
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f003 f9be 	bl	8009a3a <USBH_OpenPipe>
                        phost->device.address,
                        phost->device.speed,
                        USB_EP_TYPE_INTR,
                        AUDIO_Handle->control.EpSize);

    (void)USBH_LL_SetToggle(phost,  AUDIO_Handle->control.Pipe, 0U);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 80066c4:	2200      	movs	r2, #0
 80066c6:	4619      	mov	r1, r3
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f003 fcee 	bl	800a0aa <USBH_LL_SetToggle>

  }

  AUDIO_Handle->req_state = AUDIO_REQ_INIT;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2201      	movs	r2, #1
 80066d2:	701a      	strb	r2, [r3, #0]
  AUDIO_Handle->control_state = AUDIO_CONTROL_INIT;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2201      	movs	r2, #1
 80066d8:	70da      	strb	r2, [r3, #3]

  return USBH_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	371c      	adds	r7, #28
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd90      	pop	{r4, r7, pc}

080066e4 <USBH_AUDIO_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the Audio class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80066f2:	69db      	ldr	r3, [r3, #28]
 80066f4:	60fb      	str	r3, [r7, #12]

  if (AUDIO_Handle->microphone.Pipe != 0x00U)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d011      	beq.n	8006724 <USBH_AUDIO_InterfaceDeInit+0x40>
  {
    (void)USBH_ClosePipe(phost, AUDIO_Handle->microphone.Pipe);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8006706:	4619      	mov	r1, r3
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f003 f9b5 	bl	8009a78 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, AUDIO_Handle->microphone.Pipe);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8006714:	4619      	mov	r1, r3
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f003 f9e0 	bl	8009adc <USBH_FreePipe>
    AUDIO_Handle->microphone.Pipe = 0U;     /* Reset the pipe as Free */
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
  }

  if (AUDIO_Handle->headphone.Pipe != 0x00U)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 800672a:	2b00      	cmp	r3, #0
 800672c:	d011      	beq.n	8006752 <USBH_AUDIO_InterfaceDeInit+0x6e>
  {
    (void)USBH_ClosePipe(phost,  AUDIO_Handle->headphone.Pipe);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8006734:	4619      	mov	r1, r3
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f003 f99e 	bl	8009a78 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost,  AUDIO_Handle->headphone.Pipe);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8006742:	4619      	mov	r1, r3
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f003 f9c9 	bl	8009adc <USBH_FreePipe>
    AUDIO_Handle->headphone.Pipe = 0U;     /* Reset the pipe as Free */
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
  }

  if (AUDIO_Handle->control.Pipe != 0x00U)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8006758:	2b00      	cmp	r3, #0
 800675a:	d011      	beq.n	8006780 <USBH_AUDIO_InterfaceDeInit+0x9c>
  {
    (void)USBH_ClosePipe(phost,  AUDIO_Handle->control.Pipe);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8006762:	4619      	mov	r1, r3
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f003 f987 	bl	8009a78 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost,  AUDIO_Handle->control.Pipe);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8006770:	4619      	mov	r1, r3
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f003 f9b2 	bl	8009adc <USBH_FreePipe>
    AUDIO_Handle->control.Pipe = 0U;     /* Reset the pipe as Free */
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
  }

  if ((phost->pActiveClass->pData) != 0U)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00b      	beq.n	80067a4 <USBH_AUDIO_InterfaceDeInit+0xc0>
  {
    USBH_free(phost->pActiveClass->pData);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	4618      	mov	r0, r3
 8006796:	f003 fd17 	bl	800a1c8 <free>
    phost->pActiveClass->pData = 0U;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80067a0:	2200      	movs	r2, #0
 80067a2:	61da      	str	r2, [r3, #28]
  }
  return USBH_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
	...

080067b0 <USBH_AUDIO_ClassRequest>:
  *         for Audio class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_ClassRequest(USBH_HandleTypeDef *phost)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80067be:	69db      	ldr	r3, [r3, #28]
 80067c0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_BUSY;
 80067c2:	2301      	movs	r3, #1
 80067c4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef req_status = USBH_BUSY;
 80067c6:	2301      	movs	r3, #1
 80067c8:	73fb      	strb	r3, [r7, #15]

  /* Switch AUDIO REQ state machine */
  switch (AUDIO_Handle->req_state)
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	2b06      	cmp	r3, #6
 80067d2:	f200 80be 	bhi.w	8006952 <USBH_AUDIO_ClassRequest+0x1a2>
 80067d6:	a201      	add	r2, pc, #4	; (adr r2, 80067dc <USBH_AUDIO_ClassRequest+0x2c>)
 80067d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067dc:	080067f9 	.word	0x080067f9
 80067e0:	0800693b 	.word	0x0800693b
 80067e4:	080067f9 	.word	0x080067f9
 80067e8:	0800683b 	.word	0x0800683b
 80067ec:	080068b3 	.word	0x080068b3
 80067f0:	080068f7 	.word	0x080068f7
 80067f4:	0800689f 	.word	0x0800689f
  {
    case AUDIO_REQ_INIT:
    case AUDIO_REQ_SET_DEFAULT_IN_INTERFACE:
      if (AUDIO_Handle->microphone.supported == 1U)
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d117      	bne.n	8006832 <USBH_AUDIO_ClassRequest+0x82>
      {
        req_status = USBH_SetInterface(phost,
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8006808:	2200      	movs	r2, #0
 800680a:	4619      	mov	r1, r3
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f002 fb67 	bl	8008ee0 <USBH_SetInterface>
 8006812:	4603      	mov	r3, r0
 8006814:	73fb      	strb	r3, [r7, #15]
                                       AUDIO_Handle->microphone.interface,
                                       0U);

        if (req_status == USBH_OK)
 8006816:	7bfb      	ldrb	r3, [r7, #15]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d103      	bne.n	8006824 <USBH_AUDIO_ClassRequest+0x74>
        {
          AUDIO_Handle->req_state = AUDIO_REQ_SET_DEFAULT_OUT_INTERFACE;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	2204      	movs	r2, #4
 8006820:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006822:	e098      	b.n	8006956 <USBH_AUDIO_ClassRequest+0x1a6>
        else if (req_status == USBH_NOT_SUPPORTED)
 8006824:	7bfb      	ldrb	r3, [r7, #15]
 8006826:	2b03      	cmp	r3, #3
 8006828:	f040 8095 	bne.w	8006956 <USBH_AUDIO_ClassRequest+0x1a6>
          status = USBH_FAIL;
 800682c:	2302      	movs	r3, #2
 800682e:	75fb      	strb	r3, [r7, #23]
      break;
 8006830:	e091      	b.n	8006956 <USBH_AUDIO_ClassRequest+0x1a6>
        AUDIO_Handle->req_state = AUDIO_REQ_SET_DEFAULT_OUT_INTERFACE;
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	2204      	movs	r2, #4
 8006836:	701a      	strb	r2, [r3, #0]
      break;
 8006838:	e08d      	b.n	8006956 <USBH_AUDIO_ClassRequest+0x1a6>

    case AUDIO_REQ_SET_DEFAULT_OUT_INTERFACE:
      if (AUDIO_Handle->headphone.supported == 1U)
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 8006840:	2b01      	cmp	r3, #1
 8006842:	d125      	bne.n	8006890 <USBH_AUDIO_ClassRequest+0xe0>
      {
        req_status = USBH_SetInterface(phost,
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 800684a:	2200      	movs	r2, #0
 800684c:	4619      	mov	r1, r3
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f002 fb46 	bl	8008ee0 <USBH_SetInterface>
 8006854:	4603      	mov	r3, r0
 8006856:	73fb      	strb	r3, [r7, #15]
                                       AUDIO_Handle->headphone.interface,
                                       0U);

        if (req_status == USBH_OK)
 8006858:	7bfb      	ldrb	r3, [r7, #15]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d112      	bne.n	8006884 <USBH_AUDIO_ClassRequest+0xd4>
        {
          AUDIO_Handle->req_state = AUDIO_REQ_CS_REQUESTS;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	2207      	movs	r2, #7
 8006862:	701a      	strb	r2, [r3, #0]
          AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_VOLUME;
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	2206      	movs	r2, #6
 8006868:	705a      	strb	r2, [r3, #1]

          AUDIO_Handle->temp_feature  = AUDIO_Handle->headphone.asociated_feature;
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
          AUDIO_Handle->temp_channels = AUDIO_Handle->headphone.asociated_channels;
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	f893 2109 	ldrb.w	r2, [r3, #265]	; 0x109
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006882:	e06a      	b.n	800695a <USBH_AUDIO_ClassRequest+0x1aa>
        else if (req_status == USBH_NOT_SUPPORTED)
 8006884:	7bfb      	ldrb	r3, [r7, #15]
 8006886:	2b03      	cmp	r3, #3
 8006888:	d167      	bne.n	800695a <USBH_AUDIO_ClassRequest+0x1aa>
          status = USBH_FAIL;
 800688a:	2302      	movs	r3, #2
 800688c:	75fb      	strb	r3, [r7, #23]
      break;
 800688e:	e064      	b.n	800695a <USBH_AUDIO_ClassRequest+0x1aa>
        AUDIO_Handle->req_state = AUDIO_REQ_CS_REQUESTS;
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	2207      	movs	r2, #7
 8006894:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_VOLUME;
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	2206      	movs	r2, #6
 800689a:	705a      	strb	r2, [r3, #1]
      break;
 800689c:	e05d      	b.n	800695a <USBH_AUDIO_ClassRequest+0x1aa>

    case AUDIO_REQ_CS_REQUESTS:
      if (USBH_AUDIO_HandleCSRequest(phost) == USBH_OK)
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f938 	bl	8006b14 <USBH_AUDIO_HandleCSRequest>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d159      	bne.n	800695e <USBH_AUDIO_ClassRequest+0x1ae>
      {
        AUDIO_Handle->req_state = AUDIO_REQ_SET_IN_INTERFACE;
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	2205      	movs	r2, #5
 80068ae:	701a      	strb	r2, [r3, #0]
      }
      break;
 80068b0:	e055      	b.n	800695e <USBH_AUDIO_ClassRequest+0x1ae>

    case AUDIO_REQ_SET_IN_INTERFACE:
      if (AUDIO_Handle->microphone.supported == 1U)
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d118      	bne.n	80068ee <USBH_AUDIO_ClassRequest+0x13e>
      {
        req_status = USBH_SetInterface(phost,
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f893 1140 	ldrb.w	r1, [r3, #320]	; 0x140
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	f893 3141 	ldrb.w	r3, [r3, #321]	; 0x141
 80068c8:	461a      	mov	r2, r3
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f002 fb08 	bl	8008ee0 <USBH_SetInterface>
 80068d0:	4603      	mov	r3, r0
 80068d2:	73fb      	strb	r3, [r7, #15]
                                       AUDIO_Handle->microphone.interface,
                                       AUDIO_Handle->microphone.AltSettings);

        if (req_status == USBH_OK)
 80068d4:	7bfb      	ldrb	r3, [r7, #15]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d103      	bne.n	80068e2 <USBH_AUDIO_ClassRequest+0x132>
        {
          AUDIO_Handle->req_state = AUDIO_REQ_SET_OUT_INTERFACE;
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2206      	movs	r2, #6
 80068de:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80068e0:	e03f      	b.n	8006962 <USBH_AUDIO_ClassRequest+0x1b2>
        else if (req_status == USBH_NOT_SUPPORTED)
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	2b03      	cmp	r3, #3
 80068e6:	d13c      	bne.n	8006962 <USBH_AUDIO_ClassRequest+0x1b2>
          status = USBH_FAIL;
 80068e8:	2302      	movs	r3, #2
 80068ea:	75fb      	strb	r3, [r7, #23]
      break;
 80068ec:	e039      	b.n	8006962 <USBH_AUDIO_ClassRequest+0x1b2>
        AUDIO_Handle->req_state = AUDIO_REQ_SET_OUT_INTERFACE;
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	2206      	movs	r2, #6
 80068f2:	701a      	strb	r2, [r3, #0]
      break;
 80068f4:	e035      	b.n	8006962 <USBH_AUDIO_ClassRequest+0x1b2>
    case AUDIO_REQ_SET_OUT_INTERFACE:
      if (AUDIO_Handle->headphone.supported == 1U)
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d118      	bne.n	8006932 <USBH_AUDIO_ClassRequest+0x182>
      {
        req_status = USBH_SetInterface(phost,
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f893 10f8 	ldrb.w	r1, [r3, #248]	; 0xf8
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 800690c:	461a      	mov	r2, r3
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f002 fae6 	bl	8008ee0 <USBH_SetInterface>
 8006914:	4603      	mov	r3, r0
 8006916:	73fb      	strb	r3, [r7, #15]
                                       AUDIO_Handle->headphone.interface,
                                       AUDIO_Handle->headphone.AltSettings);

        if (req_status == USBH_OK)
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d103      	bne.n	8006926 <USBH_AUDIO_ClassRequest+0x176>
        {
          AUDIO_Handle->req_state = AUDIO_REQ_IDLE;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	2202      	movs	r2, #2
 8006922:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006924:	e01f      	b.n	8006966 <USBH_AUDIO_ClassRequest+0x1b6>
        else if (req_status == USBH_NOT_SUPPORTED)
 8006926:	7bfb      	ldrb	r3, [r7, #15]
 8006928:	2b03      	cmp	r3, #3
 800692a:	d11c      	bne.n	8006966 <USBH_AUDIO_ClassRequest+0x1b6>
          status = USBH_FAIL;
 800692c:	2302      	movs	r3, #2
 800692e:	75fb      	strb	r3, [r7, #23]
      break;
 8006930:	e019      	b.n	8006966 <USBH_AUDIO_ClassRequest+0x1b6>
        AUDIO_Handle->req_state = AUDIO_REQ_IDLE;
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	2202      	movs	r2, #2
 8006936:	701a      	strb	r2, [r3, #0]
      break;
 8006938:	e015      	b.n	8006966 <USBH_AUDIO_ClassRequest+0x1b6>
    case AUDIO_REQ_IDLE:
      AUDIO_Handle->play_state = AUDIO_PLAYBACK_INIT;
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	2201      	movs	r2, #1
 800693e:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8006946:	2102      	movs	r1, #2
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	4798      	blx	r3
      status  = USBH_OK;
 800694c:	2300      	movs	r3, #0
 800694e:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006950:	e00a      	b.n	8006968 <USBH_AUDIO_ClassRequest+0x1b8>

    default:
      break;
 8006952:	bf00      	nop
 8006954:	e008      	b.n	8006968 <USBH_AUDIO_ClassRequest+0x1b8>
      break;
 8006956:	bf00      	nop
 8006958:	e006      	b.n	8006968 <USBH_AUDIO_ClassRequest+0x1b8>
      break;
 800695a:	bf00      	nop
 800695c:	e004      	b.n	8006968 <USBH_AUDIO_ClassRequest+0x1b8>
      break;
 800695e:	bf00      	nop
 8006960:	e002      	b.n	8006968 <USBH_AUDIO_ClassRequest+0x1b8>
      break;
 8006962:	bf00      	nop
 8006964:	e000      	b.n	8006968 <USBH_AUDIO_ClassRequest+0x1b8>
      break;
 8006966:	bf00      	nop
  }
  return status;
 8006968:	7dfb      	ldrb	r3, [r7, #23]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop

08006974 <USBH_AUDIO_CSRequest>:
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_CSRequest(USBH_HandleTypeDef *phost,
                                               uint8_t feature, uint8_t channel)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b088      	sub	sp, #32
 8006978:	af02      	add	r7, sp, #8
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	70fb      	strb	r3, [r7, #3]
 8006980:	4613      	mov	r3, r2
 8006982:	70bb      	strb	r3, [r7, #2]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800698a:	69db      	ldr	r3, [r3, #28]
 800698c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_BUSY;
 800698e:	2301      	movs	r3, #1
 8006990:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef req_status = USBH_BUSY;
 8006992:	2301      	movs	r3, #1
 8006994:	73fb      	strb	r3, [r7, #15]
  uint16_t VolumeCtl, ResolutionCtl;

  /* Switch AUDIO REQ state machine */
  switch (AUDIO_Handle->cs_req_state)
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	785b      	ldrb	r3, [r3, #1]
 800699a:	3b04      	subs	r3, #4
 800699c:	2b04      	cmp	r3, #4
 800699e:	f200 80aa 	bhi.w	8006af6 <USBH_AUDIO_CSRequest+0x182>
 80069a2:	a201      	add	r2, pc, #4	; (adr r2, 80069a8 <USBH_AUDIO_CSRequest+0x34>)
 80069a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a8:	08006a05 	.word	0x08006a05
 80069ac:	08006a4b 	.word	0x08006a4b
 80069b0:	080069bd 	.word	0x080069bd
 80069b4:	08006aab 	.word	0x08006aab
 80069b8:	08006af1 	.word	0x08006af1
  {
    case AUDIO_REQ_GET_VOLUME:
      req_status = USBH_AC_GetCur(phost,
 80069bc:	78fa      	ldrb	r2, [r7, #3]
 80069be:	2302      	movs	r3, #2
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	78bb      	ldrb	r3, [r7, #2]
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	2302      	movs	r3, #2
 80069c8:	2106      	movs	r1, #6
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 fe92 	bl	80076f4 <USBH_AC_GetCur>
 80069d0:	4603      	mov	r3, r0
 80069d2:	73fb      	strb	r3, [r7, #15]
                                  UAC_FEATURE_UNIT,     /* subtype  */
                                  feature,              /* feature  */
                                  VOLUME_CONTROL,       /* Selector */
                                  channel,              /* channel  */
                                  0x02U);               /* length   */
      if (req_status != USBH_BUSY)
 80069d4:	7bfb      	ldrb	r3, [r7, #15]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	f000 808f 	beq.w	8006afa <USBH_AUDIO_CSRequest+0x186>
      {
        AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_MIN_VOLUME;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	2204      	movs	r2, #4
 80069e0:	705a      	strb	r2, [r3, #1]
        VolumeCtl = LE16(&(AUDIO_Handle->mem[0]));
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f8b3 2190 	ldrh.w	r2, [r3, #400]	; 0x190
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80069ee:	3302      	adds	r3, #2
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	4313      	orrs	r3, r2
 80069f8:	817b      	strh	r3, [r7, #10]
        AUDIO_Handle->headphone.attribute.volume = (uint32_t)VolumeCtl;
 80069fa:	897a      	ldrh	r2, [r7, #10]
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
      }
      break;
 8006a02:	e07a      	b.n	8006afa <USBH_AUDIO_CSRequest+0x186>

    case AUDIO_REQ_GET_MIN_VOLUME:
      req_status = USBH_AC_GetMin(phost,
 8006a04:	78fa      	ldrb	r2, [r7, #3]
 8006a06:	2302      	movs	r3, #2
 8006a08:	9301      	str	r3, [sp, #4]
 8006a0a:	78bb      	ldrb	r3, [r7, #2]
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	2302      	movs	r3, #2
 8006a10:	2106      	movs	r1, #6
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f001 f833 	bl	8007a7e <USBH_AC_GetMin>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	73fb      	strb	r3, [r7, #15]
                                  UAC_FEATURE_UNIT,     /* subtype  */
                                  feature,              /* feature  */
                                  VOLUME_CONTROL,       /* Selector */
                                  channel,              /* channel  */
                                  0x02U);               /* length   */
      if (req_status != USBH_BUSY)
 8006a1c:	7bfb      	ldrb	r3, [r7, #15]
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d06d      	beq.n	8006afe <USBH_AUDIO_CSRequest+0x18a>
      {
        AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_MAX_VOLUME;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	2205      	movs	r2, #5
 8006a26:	705a      	strb	r2, [r3, #1]
        VolumeCtl = LE16(&(AUDIO_Handle->mem[0]));
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f8b3 2190 	ldrh.w	r2, [r3, #400]	; 0x190
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8006a34:	3302      	adds	r3, #2
 8006a36:	881b      	ldrh	r3, [r3, #0]
 8006a38:	021b      	lsls	r3, r3, #8
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	817b      	strh	r3, [r7, #10]
        AUDIO_Handle->headphone.attribute.volumeMin = (uint32_t)VolumeCtl;
 8006a40:	897a      	ldrh	r2, [r7, #10]
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
      }
      break;
 8006a48:	e059      	b.n	8006afe <USBH_AUDIO_CSRequest+0x18a>

    case AUDIO_REQ_GET_MAX_VOLUME:
      req_status = USBH_AC_GetMax(phost,
 8006a4a:	78fa      	ldrb	r2, [r7, #3]
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	78bb      	ldrb	r3, [r7, #2]
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	2302      	movs	r3, #2
 8006a56:	2106      	movs	r1, #6
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fee2 	bl	8007822 <USBH_AC_GetMax>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	73fb      	strb	r3, [r7, #15]
                                  UAC_FEATURE_UNIT,     /* subtype  */
                                  feature,              /* feature  */
                                  VOLUME_CONTROL,       /* Selector */
                                  channel,              /* channel  */
                                  0x02U);               /* length   */
      if (req_status != USBH_BUSY)
 8006a62:	7bfb      	ldrb	r3, [r7, #15]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d04c      	beq.n	8006b02 <USBH_AUDIO_CSRequest+0x18e>
      {
        AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_RESOLUTION;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	2207      	movs	r2, #7
 8006a6c:	705a      	strb	r2, [r3, #1]
        VolumeCtl = LE16(&(AUDIO_Handle->mem[0]));
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	f8b3 2190 	ldrh.w	r2, [r3, #400]	; 0x190
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8006a7a:	3302      	adds	r3, #2
 8006a7c:	881b      	ldrh	r3, [r3, #0]
 8006a7e:	021b      	lsls	r3, r3, #8
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	4313      	orrs	r3, r2
 8006a84:	817b      	strh	r3, [r7, #10]
        AUDIO_Handle->headphone.attribute.volumeMax = (uint32_t)VolumeCtl;
 8006a86:	897a      	ldrh	r2, [r7, #10]
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

        if (AUDIO_Handle->headphone.attribute.volumeMax < AUDIO_Handle->headphone.attribute.volumeMin)
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d231      	bcs.n	8006b02 <USBH_AUDIO_CSRequest+0x18e>
        {
          AUDIO_Handle->headphone.attribute.volumeMax = 0xFF00U;
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8006aa4:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
        }
      }
      break;
 8006aa8:	e02b      	b.n	8006b02 <USBH_AUDIO_CSRequest+0x18e>

    case AUDIO_REQ_GET_RESOLUTION:
      req_status = USBH_AC_GetRes(phost,
 8006aaa:	78fa      	ldrb	r2, [r7, #3]
 8006aac:	2302      	movs	r3, #2
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	78bb      	ldrb	r3, [r7, #2]
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	2106      	movs	r1, #6
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 ff49 	bl	8007950 <USBH_AC_GetRes>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	73fb      	strb	r3, [r7, #15]
                                  UAC_FEATURE_UNIT,     /* subtype  */
                                  feature,              /* feature  */
                                  VOLUME_CONTROL,       /* Selector */
                                  channel,              /* channel  */
                                  0x02U);                /* length   */
      if (req_status != USBH_BUSY)
 8006ac2:	7bfb      	ldrb	r3, [r7, #15]
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d01e      	beq.n	8006b06 <USBH_AUDIO_CSRequest+0x192>
      {
        AUDIO_Handle->cs_req_state = AUDIO_REQ_CS_IDLE;
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	2208      	movs	r2, #8
 8006acc:	705a      	strb	r2, [r3, #1]
        ResolutionCtl = LE16(&AUDIO_Handle->mem[0]);
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f8b3 2190 	ldrh.w	r2, [r3, #400]	; 0x190
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8006ada:	3302      	adds	r3, #2
 8006adc:	881b      	ldrh	r3, [r3, #0]
 8006ade:	021b      	lsls	r3, r3, #8
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	81bb      	strh	r3, [r7, #12]
        AUDIO_Handle->headphone.attribute.resolution = (uint32_t)ResolutionCtl;
 8006ae6:	89ba      	ldrh	r2, [r7, #12]
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
      }
      break;
 8006aee:	e00a      	b.n	8006b06 <USBH_AUDIO_CSRequest+0x192>


    case AUDIO_REQ_CS_IDLE:
      status = USBH_OK;
 8006af0:	2300      	movs	r3, #0
 8006af2:	75fb      	strb	r3, [r7, #23]
      break;
 8006af4:	e008      	b.n	8006b08 <USBH_AUDIO_CSRequest+0x194>

    default:
      break;
 8006af6:	bf00      	nop
 8006af8:	e006      	b.n	8006b08 <USBH_AUDIO_CSRequest+0x194>
      break;
 8006afa:	bf00      	nop
 8006afc:	e004      	b.n	8006b08 <USBH_AUDIO_CSRequest+0x194>
      break;
 8006afe:	bf00      	nop
 8006b00:	e002      	b.n	8006b08 <USBH_AUDIO_CSRequest+0x194>
      break;
 8006b02:	bf00      	nop
 8006b04:	e000      	b.n	8006b08 <USBH_AUDIO_CSRequest+0x194>
      break;
 8006b06:	bf00      	nop
  }
  return status;
 8006b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop

08006b14 <USBH_AUDIO_HandleCSRequest>:
  *         and associated channels for Audio class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_HandleCSRequest(USBH_HandleTypeDef *phost)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_BUSY;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef cs_status = USBH_BUSY;
 8006b20:	2301      	movs	r3, #1
 8006b22:	73bb      	strb	r3, [r7, #14]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	60bb      	str	r3, [r7, #8]

  cs_status = USBH_AUDIO_CSRequest(phost,
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	f893 11a0 	ldrb.w	r1, [r3, #416]	; 0x1a0
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f7ff ff19 	bl	8006974 <USBH_AUDIO_CSRequest>
 8006b42:	4603      	mov	r3, r0
 8006b44:	73bb      	strb	r3, [r7, #14]
                                   AUDIO_Handle->temp_feature,
                                   AUDIO_Handle->temp_channels);

  if (cs_status != USBH_BUSY)
 8006b46:	7bbb      	ldrb	r3, [r7, #14]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d01c      	beq.n	8006b86 <USBH_AUDIO_HandleCSRequest+0x72>
  {

    if (AUDIO_Handle->temp_channels == 1U)
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d10c      	bne.n	8006b70 <USBH_AUDIO_HandleCSRequest+0x5c>
    {
      AUDIO_Handle->temp_feature = AUDIO_Handle->headphone.asociated_feature;
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
      AUDIO_Handle->temp_channels = 0U;
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
      status = USBH_OK;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	73fb      	strb	r3, [r7, #15]
 8006b6e:	e007      	b.n	8006b80 <USBH_AUDIO_HandleCSRequest+0x6c>
    }
    else
    {
      AUDIO_Handle->temp_channels--;
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8006b76:	3b01      	subs	r3, #1
 8006b78:	b2da      	uxtb	r2, r3
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
    }
    AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_VOLUME;
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	2206      	movs	r2, #6
 8006b84:	705a      	strb	r2, [r3, #1]
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
  }

  return status;
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <USBH_AUDIO_Process>:
  *         The function is for managing state machine for Audio data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_Process(USBH_HandleTypeDef *phost)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *)  phost->pActiveClass->pData;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006ba2:	69db      	ldr	r3, [r3, #28]
 8006ba4:	60bb      	str	r3, [r7, #8]

  if (AUDIO_Handle->headphone.supported == 1U)
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d102      	bne.n	8006bb6 <USBH_AUDIO_Process+0x26>
  {
    (void)USBH_AUDIO_OutputStream(phost);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f001 f8e5 	bl	8007d80 <USBH_AUDIO_OutputStream>
  }

  if (AUDIO_Handle->microphone.supported == 1U)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d102      	bne.n	8006bc6 <USBH_AUDIO_Process+0x36>
  {
    (void)USBH_AUDIO_InputStream(phost);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f001 f81b 	bl	8007bfc <USBH_AUDIO_InputStream>
  }

  return status;
 8006bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <USBH_AUDIO_SOFProcess>:
  *         The function is for managing the SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	370c      	adds	r7, #12
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <USBH_AUDIO_FindAudioStreamingIN>:
  * @brief  Find IN Audio Streaming interfaces
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_FindAudioStreamingIN(USBH_HandleTypeDef *phost)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b085      	sub	sp, #20
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  uint8_t interface, alt_settings;
  USBH_StatusTypeDef status = USBH_FAIL;
 8006bee:	2302      	movs	r3, #2
 8006bf0:	737b      	strb	r3, [r7, #13]
  AUDIO_HandleTypeDef *AUDIO_Handle;

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006bf8:	69db      	ldr	r3, [r3, #28]
 8006bfa:	60bb      	str	r3, [r7, #8]

  /* Look For AUDIOSTREAMING IN interface */
  alt_settings = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	73bb      	strb	r3, [r7, #14]
  for (interface = 0U; interface < USBH_MAX_NUM_INTERFACES; interface++)
 8006c00:	2300      	movs	r3, #0
 8006c02:	73fb      	strb	r3, [r7, #15]
 8006c04:	e09e      	b.n	8006d44 <USBH_AUDIO_FindAudioStreamingIN+0x15e>
  {
    if ((phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass == AC_CLASS) &&
 8006c06:	7bfb      	ldrb	r3, [r7, #15]
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	211a      	movs	r1, #26
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	4413      	add	r3, r2
 8006c12:	f203 3347 	addw	r3, r3, #839	; 0x347
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	f040 8090 	bne.w	8006d3e <USBH_AUDIO_FindAudioStreamingIN+0x158>
        (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass == USB_SUBCLASS_AUDIOSTREAMING))
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	211a      	movs	r1, #26
 8006c24:	fb01 f303 	mul.w	r3, r1, r3
 8006c28:	4413      	add	r3, r2
 8006c2a:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8006c2e:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass == AC_CLASS) &&
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	f040 8084 	bne.w	8006d3e <USBH_AUDIO_FindAudioStreamingIN+0x158>
    {
      if (((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U) &&
 8006c36:	7bfb      	ldrb	r3, [r7, #15]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	211a      	movs	r1, #26
 8006c3c:	fb01 f303 	mul.w	r3, r1, r3
 8006c40:	4413      	add	r3, r2
 8006c42:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	b25b      	sxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	da77      	bge.n	8006d3e <USBH_AUDIO_FindAudioStreamingIN+0x158>
          (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize > 0U))
 8006c4e:	7bfb      	ldrb	r3, [r7, #15]
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	211a      	movs	r1, #26
 8006c54:	fb01 f303 	mul.w	r3, r1, r3
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006c5e:	881b      	ldrh	r3, [r3, #0]
      if (((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U) &&
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d06c      	beq.n	8006d3e <USBH_AUDIO_FindAudioStreamingIN+0x158>
      {
        AUDIO_Handle->stream_in[alt_settings].Ep = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006c64:	7bfb      	ldrb	r3, [r7, #15]
 8006c66:	7bba      	ldrb	r2, [r7, #14]
 8006c68:	6879      	ldr	r1, [r7, #4]
 8006c6a:	201a      	movs	r0, #26
 8006c6c:	fb00 f303 	mul.w	r3, r0, r3
 8006c70:	440b      	add	r3, r1
 8006c72:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c76:	7818      	ldrb	r0, [r3, #0]
 8006c78:	68b9      	ldr	r1, [r7, #8]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	005b      	lsls	r3, r3, #1
 8006c82:	440b      	add	r3, r1
 8006c84:	3306      	adds	r3, #6
 8006c86:	4602      	mov	r2, r0
 8006c88:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->stream_in[alt_settings].EpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006c8a:	7bfb      	ldrb	r3, [r7, #15]
 8006c8c:	7bba      	ldrb	r2, [r7, #14]
 8006c8e:	6879      	ldr	r1, [r7, #4]
 8006c90:	201a      	movs	r0, #26
 8006c92:	fb00 f303 	mul.w	r3, r0, r3
 8006c96:	440b      	add	r3, r1
 8006c98:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006c9c:	8818      	ldrh	r0, [r3, #0]
 8006c9e:	68b9      	ldr	r1, [r7, #8]
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	4413      	add	r3, r2
 8006ca6:	005b      	lsls	r3, r3, #1
 8006ca8:	440b      	add	r3, r1
 8006caa:	3308      	adds	r3, #8
 8006cac:	4602      	mov	r2, r0
 8006cae:	801a      	strh	r2, [r3, #0]
        AUDIO_Handle->stream_in[alt_settings].interface = phost->device.CfgDesc.Itf_Desc[interface].bInterfaceNumber;
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
 8006cb2:	7bba      	ldrb	r2, [r7, #14]
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	201a      	movs	r0, #26
 8006cb8:	fb00 f303 	mul.w	r3, r0, r3
 8006cbc:	440b      	add	r3, r1
 8006cbe:	f503 7351 	add.w	r3, r3, #836	; 0x344
 8006cc2:	7818      	ldrb	r0, [r3, #0]
 8006cc4:	68b9      	ldr	r1, [r7, #8]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	4413      	add	r3, r2
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	440b      	add	r3, r1
 8006cd0:	330b      	adds	r3, #11
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->stream_in[alt_settings].AltSettings = phost->device.CfgDesc.Itf_Desc[interface].bAlternateSetting;
 8006cd6:	7bfb      	ldrb	r3, [r7, #15]
 8006cd8:	7bba      	ldrb	r2, [r7, #14]
 8006cda:	6879      	ldr	r1, [r7, #4]
 8006cdc:	201a      	movs	r0, #26
 8006cde:	fb00 f303 	mul.w	r3, r0, r3
 8006ce2:	440b      	add	r3, r1
 8006ce4:	f203 3345 	addw	r3, r3, #837	; 0x345
 8006ce8:	7818      	ldrb	r0, [r3, #0]
 8006cea:	68b9      	ldr	r1, [r7, #8]
 8006cec:	4613      	mov	r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	4413      	add	r3, r2
 8006cf2:	005b      	lsls	r3, r3, #1
 8006cf4:	440b      	add	r3, r1
 8006cf6:	330a      	adds	r3, #10
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->stream_in[alt_settings].Poll = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 8006cfc:	7bfb      	ldrb	r3, [r7, #15]
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	211a      	movs	r1, #26
 8006d02:	fb01 f303 	mul.w	r3, r1, r3
 8006d06:	4413      	add	r3, r2
 8006d08:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	7bba      	ldrb	r2, [r7, #14]
 8006d10:	b298      	uxth	r0, r3
 8006d12:	68b9      	ldr	r1, [r7, #8]
 8006d14:	4613      	mov	r3, r2
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4413      	add	r3, r2
 8006d1a:	005b      	lsls	r3, r3, #1
 8006d1c:	440b      	add	r3, r1
 8006d1e:	330e      	adds	r3, #14
 8006d20:	4602      	mov	r2, r0
 8006d22:	801a      	strh	r2, [r3, #0]
        AUDIO_Handle->stream_in[alt_settings].valid = 1U;
 8006d24:	7bba      	ldrb	r2, [r7, #14]
 8006d26:	68b9      	ldr	r1, [r7, #8]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	440b      	add	r3, r1
 8006d32:	330c      	adds	r3, #12
 8006d34:	2201      	movs	r2, #1
 8006d36:	701a      	strb	r2, [r3, #0]
        alt_settings++;
 8006d38:	7bbb      	ldrb	r3, [r7, #14]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	73bb      	strb	r3, [r7, #14]
  for (interface = 0U; interface < USBH_MAX_NUM_INTERFACES; interface++)
 8006d3e:	7bfb      	ldrb	r3, [r7, #15]
 8006d40:	3301      	adds	r3, #1
 8006d42:	73fb      	strb	r3, [r7, #15]
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
 8006d46:	2b09      	cmp	r3, #9
 8006d48:	f67f af5d 	bls.w	8006c06 <USBH_AUDIO_FindAudioStreamingIN+0x20>
      }
    }
  }

  if (alt_settings > 0U)
 8006d4c:	7bbb      	ldrb	r3, [r7, #14]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <USBH_AUDIO_FindAudioStreamingIN+0x170>
  {
    status = USBH_OK;
 8006d52:	2300      	movs	r3, #0
 8006d54:	737b      	strb	r3, [r7, #13]
  }

  return status;
 8006d56:	7b7b      	ldrb	r3, [r7, #13]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <USBH_AUDIO_FindAudioStreamingOUT>:
  * @brief  Find OUT Audio Streaming interfaces
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_FindAudioStreamingOUT(USBH_HandleTypeDef *phost)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  uint8_t interface, alt_settings;
  USBH_StatusTypeDef status = USBH_FAIL;
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	737b      	strb	r3, [r7, #13]
  AUDIO_HandleTypeDef *AUDIO_Handle;

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006d76:	69db      	ldr	r3, [r3, #28]
 8006d78:	60bb      	str	r3, [r7, #8]

  /* Look For AUDIOSTREAMING IN interface */
  alt_settings = 0U;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	73bb      	strb	r3, [r7, #14]
  for (interface = 0U; interface < USBH_MAX_NUM_INTERFACES; interface++)
 8006d7e:	2300      	movs	r3, #0
 8006d80:	73fb      	strb	r3, [r7, #15]
 8006d82:	e09e      	b.n	8006ec2 <USBH_AUDIO_FindAudioStreamingOUT+0x15e>
  {
    if ((phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass == AC_CLASS) &&
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	211a      	movs	r1, #26
 8006d8a:	fb01 f303 	mul.w	r3, r1, r3
 8006d8e:	4413      	add	r3, r2
 8006d90:	f203 3347 	addw	r3, r3, #839	; 0x347
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	f040 8090 	bne.w	8006ebc <USBH_AUDIO_FindAudioStreamingOUT+0x158>
        (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass == USB_SUBCLASS_AUDIOSTREAMING))
 8006d9c:	7bfb      	ldrb	r3, [r7, #15]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	211a      	movs	r1, #26
 8006da2:	fb01 f303 	mul.w	r3, r1, r3
 8006da6:	4413      	add	r3, r2
 8006da8:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8006dac:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass == AC_CLASS) &&
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	f040 8084 	bne.w	8006ebc <USBH_AUDIO_FindAudioStreamingOUT+0x158>
    {
      if (((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) == 0x00U) &&
 8006db4:	7bfb      	ldrb	r3, [r7, #15]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	211a      	movs	r1, #26
 8006dba:	fb01 f303 	mul.w	r3, r1, r3
 8006dbe:	4413      	add	r3, r2
 8006dc0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	b25b      	sxtb	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	db77      	blt.n	8006ebc <USBH_AUDIO_FindAudioStreamingOUT+0x158>
          (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize > 0U))
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	211a      	movs	r1, #26
 8006dd2:	fb01 f303 	mul.w	r3, r1, r3
 8006dd6:	4413      	add	r3, r2
 8006dd8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006ddc:	881b      	ldrh	r3, [r3, #0]
      if (((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) == 0x00U) &&
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d06c      	beq.n	8006ebc <USBH_AUDIO_FindAudioStreamingOUT+0x158>
      {
        AUDIO_Handle->stream_out[alt_settings].Ep = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006de2:	7bfb      	ldrb	r3, [r7, #15]
 8006de4:	7bba      	ldrb	r2, [r7, #14]
 8006de6:	6879      	ldr	r1, [r7, #4]
 8006de8:	201a      	movs	r0, #26
 8006dea:	fb00 f303 	mul.w	r3, r0, r3
 8006dee:	440b      	add	r3, r1
 8006df0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006df4:	7818      	ldrb	r0, [r3, #0]
 8006df6:	68b9      	ldr	r1, [r7, #8]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4413      	add	r3, r2
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	440b      	add	r3, r1
 8006e02:	3338      	adds	r3, #56	; 0x38
 8006e04:	4602      	mov	r2, r0
 8006e06:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->stream_out[alt_settings].EpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
 8006e0a:	7bba      	ldrb	r2, [r7, #14]
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	201a      	movs	r0, #26
 8006e10:	fb00 f303 	mul.w	r3, r0, r3
 8006e14:	440b      	add	r3, r1
 8006e16:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006e1a:	8818      	ldrh	r0, [r3, #0]
 8006e1c:	68b9      	ldr	r1, [r7, #8]
 8006e1e:	4613      	mov	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	005b      	lsls	r3, r3, #1
 8006e26:	440b      	add	r3, r1
 8006e28:	333a      	adds	r3, #58	; 0x3a
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	801a      	strh	r2, [r3, #0]
        AUDIO_Handle->stream_out[alt_settings].interface = phost->device.CfgDesc.Itf_Desc[interface].bInterfaceNumber;
 8006e2e:	7bfb      	ldrb	r3, [r7, #15]
 8006e30:	7bba      	ldrb	r2, [r7, #14]
 8006e32:	6879      	ldr	r1, [r7, #4]
 8006e34:	201a      	movs	r0, #26
 8006e36:	fb00 f303 	mul.w	r3, r0, r3
 8006e3a:	440b      	add	r3, r1
 8006e3c:	f503 7351 	add.w	r3, r3, #836	; 0x344
 8006e40:	7818      	ldrb	r0, [r3, #0]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	4613      	mov	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	440b      	add	r3, r1
 8006e4e:	333d      	adds	r3, #61	; 0x3d
 8006e50:	4602      	mov	r2, r0
 8006e52:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->stream_out[alt_settings].AltSettings = phost->device.CfgDesc.Itf_Desc[interface].bAlternateSetting;
 8006e54:	7bfb      	ldrb	r3, [r7, #15]
 8006e56:	7bba      	ldrb	r2, [r7, #14]
 8006e58:	6879      	ldr	r1, [r7, #4]
 8006e5a:	201a      	movs	r0, #26
 8006e5c:	fb00 f303 	mul.w	r3, r0, r3
 8006e60:	440b      	add	r3, r1
 8006e62:	f203 3345 	addw	r3, r3, #837	; 0x345
 8006e66:	7818      	ldrb	r0, [r3, #0]
 8006e68:	68b9      	ldr	r1, [r7, #8]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4413      	add	r3, r2
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	440b      	add	r3, r1
 8006e74:	333c      	adds	r3, #60	; 0x3c
 8006e76:	4602      	mov	r2, r0
 8006e78:	701a      	strb	r2, [r3, #0]
        AUDIO_Handle->stream_out[alt_settings].Poll = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 8006e7a:	7bfb      	ldrb	r3, [r7, #15]
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	211a      	movs	r1, #26
 8006e80:	fb01 f303 	mul.w	r3, r1, r3
 8006e84:	4413      	add	r3, r2
 8006e86:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	7bba      	ldrb	r2, [r7, #14]
 8006e8e:	b298      	uxth	r0, r3
 8006e90:	68b9      	ldr	r1, [r7, #8]
 8006e92:	4613      	mov	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	4413      	add	r3, r2
 8006e98:	005b      	lsls	r3, r3, #1
 8006e9a:	440b      	add	r3, r1
 8006e9c:	3340      	adds	r3, #64	; 0x40
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	801a      	strh	r2, [r3, #0]
        AUDIO_Handle->stream_out[alt_settings].valid = 1U;
 8006ea2:	7bba      	ldrb	r2, [r7, #14]
 8006ea4:	68b9      	ldr	r1, [r7, #8]
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4413      	add	r3, r2
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	440b      	add	r3, r1
 8006eb0:	333e      	adds	r3, #62	; 0x3e
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	701a      	strb	r2, [r3, #0]
        alt_settings++;
 8006eb6:	7bbb      	ldrb	r3, [r7, #14]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	73bb      	strb	r3, [r7, #14]
  for (interface = 0U; interface < USBH_MAX_NUM_INTERFACES; interface++)
 8006ebc:	7bfb      	ldrb	r3, [r7, #15]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	73fb      	strb	r3, [r7, #15]
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
 8006ec4:	2b09      	cmp	r3, #9
 8006ec6:	f67f af5d 	bls.w	8006d84 <USBH_AUDIO_FindAudioStreamingOUT+0x20>
      }
    }
  }

  if (alt_settings > 0U)
 8006eca:	7bbb      	ldrb	r3, [r7, #14]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d001      	beq.n	8006ed4 <USBH_AUDIO_FindAudioStreamingOUT+0x170>
  {
    status = USBH_OK;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	737b      	strb	r3, [r7, #13]
  }

  return status;
 8006ed4:	7b7b      	ldrb	r3, [r7, #13]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <USBH_AUDIO_FindHIDControl>:
  * @brief  Find HID Control interfaces
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_FindHIDControl(USBH_HandleTypeDef *phost)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  uint8_t interface;
  USBH_StatusTypeDef status = USBH_FAIL;
 8006eea:	2302      	movs	r3, #2
 8006eec:	73bb      	strb	r3, [r7, #14]
  AUDIO_HandleTypeDef *AUDIO_Handle;

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8006ef4:	69db      	ldr	r3, [r3, #28]
 8006ef6:	60bb      	str	r3, [r7, #8]

  /* Look For AUDIOCONTROL  interface */
  interface = USBH_FindInterface(phost, AC_CLASS, USB_SUBCLASS_AUDIOCONTROL, 0xFFU);
 8006ef8:	23ff      	movs	r3, #255	; 0xff
 8006efa:	2201      	movs	r2, #1
 8006efc:	2101      	movs	r1, #1
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f001 f9fd 	bl	80082fe <USBH_FindInterface>
 8006f04:	4603      	mov	r3, r0
 8006f06:	73fb      	strb	r3, [r7, #15]
  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES))
 8006f08:	7bfb      	ldrb	r3, [r7, #15]
 8006f0a:	2bff      	cmp	r3, #255	; 0xff
 8006f0c:	d002      	beq.n	8006f14 <USBH_AUDIO_FindHIDControl+0x32>
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
 8006f10:	2b09      	cmp	r3, #9
 8006f12:	d901      	bls.n	8006f18 <USBH_AUDIO_FindHIDControl+0x36>
  {
    return USBH_FAIL;
 8006f14:	2302      	movs	r3, #2
 8006f16:	e062      	b.n	8006fde <USBH_AUDIO_FindHIDControl+0xfc>
  }

  for (interface = 0U; interface < USBH_MAX_NUM_INTERFACES; interface++)
 8006f18:	2300      	movs	r3, #0
 8006f1a:	73fb      	strb	r3, [r7, #15]
 8006f1c:	e05b      	b.n	8006fd6 <USBH_AUDIO_FindHIDControl+0xf4>
  {
    if ((phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass == 0x03U) && /*HID*/
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	211a      	movs	r1, #26
 8006f24:	fb01 f303 	mul.w	r3, r1, r3
 8006f28:	4413      	add	r3, r2
 8006f2a:	f203 3347 	addw	r3, r3, #839	; 0x347
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	2b03      	cmp	r3, #3
 8006f32:	d14d      	bne.n	8006fd0 <USBH_AUDIO_FindHIDControl+0xee>
        (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize > 0U))
 8006f34:	7bfb      	ldrb	r3, [r7, #15]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	211a      	movs	r1, #26
 8006f3a:	fb01 f303 	mul.w	r3, r1, r3
 8006f3e:	4413      	add	r3, r2
 8006f40:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006f44:	881b      	ldrh	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass == 0x03U) && /*HID*/
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d042      	beq.n	8006fd0 <USBH_AUDIO_FindHIDControl+0xee>
    {
      if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) == 0x80U)
 8006f4a:	7bfb      	ldrb	r3, [r7, #15]
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	211a      	movs	r1, #26
 8006f50:	fb01 f303 	mul.w	r3, r1, r3
 8006f54:	4413      	add	r3, r2
 8006f56:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	b25b      	sxtb	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	da36      	bge.n	8006fd0 <USBH_AUDIO_FindHIDControl+0xee>
      {
        AUDIO_Handle->control.Ep = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	211a      	movs	r1, #26
 8006f68:	fb01 f303 	mul.w	r3, r1, r3
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006f72:	781a      	ldrb	r2, [r3, #0]
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	f883 2184 	strb.w	r2, [r3, #388]	; 0x184
        AUDIO_Handle->control.EpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	211a      	movs	r1, #26
 8006f80:	fb01 f303 	mul.w	r3, r1, r3
 8006f84:	4413      	add	r3, r2
 8006f86:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006f8a:	881a      	ldrh	r2, [r3, #0]
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f8a3 2186 	strh.w	r2, [r3, #390]	; 0x186
        AUDIO_Handle->control.interface = phost->device.CfgDesc.Itf_Desc[interface].bInterfaceNumber;
 8006f92:	7bfb      	ldrb	r3, [r7, #15]
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	211a      	movs	r1, #26
 8006f98:	fb01 f303 	mul.w	r3, r1, r3
 8006f9c:	4413      	add	r3, r2
 8006f9e:	f503 7351 	add.w	r3, r3, #836	; 0x344
 8006fa2:	781a      	ldrb	r2, [r3, #0]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
        AUDIO_Handle->control.Poll = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 8006faa:	7bfb      	ldrb	r3, [r7, #15]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	211a      	movs	r1, #26
 8006fb0:	fb01 f303 	mul.w	r3, r1, r3
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006fba:	781a      	ldrb	r2, [r3, #0]
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
        AUDIO_Handle->control.supported = 1U;
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
        status = USBH_OK;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	73bb      	strb	r3, [r7, #14]
        break;
 8006fce:	e005      	b.n	8006fdc <USBH_AUDIO_FindHIDControl+0xfa>
  for (interface = 0U; interface < USBH_MAX_NUM_INTERFACES; interface++)
 8006fd0:	7bfb      	ldrb	r3, [r7, #15]
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	73fb      	strb	r3, [r7, #15]
 8006fd6:	7bfb      	ldrb	r3, [r7, #15]
 8006fd8:	2b09      	cmp	r3, #9
 8006fda:	d9a0      	bls.n	8006f1e <USBH_AUDIO_FindHIDControl+0x3c>
      }
    }
  }

  return status;
 8006fdc:	7bbb      	ldrb	r3, [r7, #14]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <USBH_AUDIO_ParseCSDescriptors>:
  * @brief  Parse AC and interfaces Descriptors
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_ParseCSDescriptors(USBH_HandleTypeDef *phost)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b088      	sub	sp, #32
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	77fb      	strb	r3, [r7, #31]
  USBH_DescHeader_t            *pdesc;
  uint16_t                      ptr;
  uint8_t                       itf_index = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	75fb      	strb	r3, [r7, #23]
  uint8_t                       itf_number = 0U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	75bb      	strb	r3, [r7, #22]
  uint8_t                       alt_setting;
  AUDIO_HandleTypeDef           *AUDIO_Handle;

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	613b      	str	r3, [r7, #16]
  pdesc   = (USBH_DescHeader_t *)(void *)(phost->device.CfgDesc_Raw);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	331c      	adds	r3, #28
 8007008:	61bb      	str	r3, [r7, #24]
  ptr = USB_LEN_CFG_DESC;
 800700a:	2309      	movs	r3, #9
 800700c:	81bb      	strh	r3, [r7, #12]

  AUDIO_Handle->class_desc.FeatureUnitNum = 0U;
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	2200      	movs	r2, #0
 8007012:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
  AUDIO_Handle->class_desc.InputTerminalNum = 0U;
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	2200      	movs	r2, #0
 800701a:	f8a3 20ea 	strh.w	r2, [r3, #234]	; 0xea
  AUDIO_Handle->class_desc.OutputTerminalNum = 0U;
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	2200      	movs	r2, #0
 8007022:	f8a3 20ec 	strh.w	r2, [r3, #236]	; 0xec
  AUDIO_Handle->class_desc.ASNum = 0U;
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	2200      	movs	r2, #0
 800702a:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8

  while (ptr < phost->device.CfgDesc.wTotalLength)
 800702e:	e03d      	b.n	80070ac <USBH_AUDIO_ParseCSDescriptors+0xc6>
  {
    pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007030:	f107 030c 	add.w	r3, r7, #12
 8007034:	4619      	mov	r1, r3
 8007036:	69b8      	ldr	r0, [r7, #24]
 8007038:	f002 fa9b 	bl	8009572 <USBH_GetNextDesc>
 800703c:	61b8      	str	r0, [r7, #24]

    switch (pdesc->bDescriptorType)
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	785b      	ldrb	r3, [r3, #1]
 8007042:	2b04      	cmp	r3, #4
 8007044:	d002      	beq.n	800704c <USBH_AUDIO_ParseCSDescriptors+0x66>
 8007046:	2b24      	cmp	r3, #36	; 0x24
 8007048:	d00f      	beq.n	800706a <USBH_AUDIO_ParseCSDescriptors+0x84>
 800704a:	e02e      	b.n	80070aa <USBH_AUDIO_ParseCSDescriptors+0xc4>
    {

      case USB_DESC_TYPE_INTERFACE:
        itf_number = *((uint8_t *)(void *)pdesc + 2U);
 800704c:	69bb      	ldr	r3, [r7, #24]
 800704e:	789b      	ldrb	r3, [r3, #2]
 8007050:	75bb      	strb	r3, [r7, #22]
        alt_setting = *((uint8_t *)(void *)pdesc + 3U);
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	78db      	ldrb	r3, [r3, #3]
 8007056:	73fb      	strb	r3, [r7, #15]
        itf_index = USBH_FindInterfaceIndex(phost, itf_number, alt_setting);
 8007058:	7bfa      	ldrb	r2, [r7, #15]
 800705a:	7dbb      	ldrb	r3, [r7, #22]
 800705c:	4619      	mov	r1, r3
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f001 f993 	bl	800838a <USBH_FindInterfaceIndex>
 8007064:	4603      	mov	r3, r0
 8007066:	75fb      	strb	r3, [r7, #23]
        break;
 8007068:	e020      	b.n	80070ac <USBH_AUDIO_ParseCSDescriptors+0xc6>

      case USB_DESC_TYPE_CS_INTERFACE:
        if (itf_number <= phost->device.CfgDesc.bNumInterfaces)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8007070:	7dba      	ldrb	r2, [r7, #22]
 8007072:	429a      	cmp	r2, r3
 8007074:	d81a      	bhi.n	80070ac <USBH_AUDIO_ParseCSDescriptors+0xc6>
        {
          if ((itf_index == 0xFFU) || (itf_index >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007076:	7dfb      	ldrb	r3, [r7, #23]
 8007078:	2bff      	cmp	r3, #255	; 0xff
 800707a:	d002      	beq.n	8007082 <USBH_AUDIO_ParseCSDescriptors+0x9c>
 800707c:	7dfb      	ldrb	r3, [r7, #23]
 800707e:	2b09      	cmp	r3, #9
 8007080:	d902      	bls.n	8007088 <USBH_AUDIO_ParseCSDescriptors+0xa2>
          {
            USBH_DbgLog("Cannot Find the audio interface index for %s class.", phost->pActiveClass->Name);
            status = USBH_FAIL;
 8007082:	2302      	movs	r3, #2
 8007084:	77fb      	strb	r3, [r7, #31]
 8007086:	e00f      	b.n	80070a8 <USBH_AUDIO_ParseCSDescriptors+0xc2>
          }
          else
          {

            (void)ParseCSDescriptors(&AUDIO_Handle->class_desc,
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f103 006c 	add.w	r0, r3, #108	; 0x6c
 800708e:	7dfb      	ldrb	r3, [r7, #23]
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	211a      	movs	r1, #26
 8007094:	fb01 f303 	mul.w	r3, r1, r3
 8007098:	4413      	add	r3, r2
 800709a:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	69ba      	ldr	r2, [r7, #24]
 80070a2:	4619      	mov	r1, r3
 80070a4:	f000 f80e 	bl	80070c4 <ParseCSDescriptors>
                                     phost->device.CfgDesc.Itf_Desc[itf_index].bInterfaceSubClass,
                                     (uint8_t *)pdesc);
          }
        }
        break;
 80070a8:	e000      	b.n	80070ac <USBH_AUDIO_ParseCSDescriptors+0xc6>

      default:
        break;
 80070aa:	bf00      	nop
  while (ptr < phost->device.CfgDesc.wTotalLength)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8b3 233a 	ldrh.w	r2, [r3, #826]	; 0x33a
 80070b2:	89bb      	ldrh	r3, [r7, #12]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d8bb      	bhi.n	8007030 <USBH_AUDIO_ParseCSDescriptors+0x4a>
    }
  }

  return status;
 80070b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3720      	adds	r7, #32
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
	...

080070c4 <ParseCSDescriptors>:
  * @retval USBH Status
  */
static USBH_StatusTypeDef ParseCSDescriptors(AUDIO_ClassSpecificDescTypedef *class_desc,
                                             uint8_t ac_subclass,
                                             uint8_t *pdesc)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	460b      	mov	r3, r1
 80070ce:	607a      	str	r2, [r7, #4]
 80070d0:	72fb      	strb	r3, [r7, #11]
  if (ac_subclass == USB_SUBCLASS_AUDIOCONTROL)
 80070d2:	7afb      	ldrb	r3, [r7, #11]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d163      	bne.n	80071a0 <ParseCSDescriptors+0xdc>
  {
    switch (pdesc[2])
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	3302      	adds	r3, #2
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	3b01      	subs	r3, #1
 80070e0:	2b05      	cmp	r3, #5
 80070e2:	f200 8081 	bhi.w	80071e8 <ParseCSDescriptors+0x124>
 80070e6:	a201      	add	r2, pc, #4	; (adr r2, 80070ec <ParseCSDescriptors+0x28>)
 80070e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ec:	08007105 	.word	0x08007105
 80070f0:	0800710d 	.word	0x0800710d
 80070f4:	08007129 	.word	0x08007129
 80070f8:	08007183 	.word	0x08007183
 80070fc:	08007165 	.word	0x08007165
 8007100:	08007147 	.word	0x08007147
    {
      case UAC_HEADER:
        class_desc->cs_desc.HeaderDesc = (AUDIO_HeaderDescTypeDef *)(void *)pdesc;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	601a      	str	r2, [r3, #0]
        break;
 800710a:	e06e      	b.n	80071ea <ParseCSDescriptors+0x126>

      case UAC_INPUT_TERMINAL:
        class_desc->cs_desc.InputTerminalDesc[class_desc->InputTerminalNum++] = (AUDIO_ITDescTypeDef *)(void *)pdesc;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	b291      	uxth	r1, r2
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	f8a2 107e 	strh.w	r1, [r2, #126]	; 0x7e
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	4413      	add	r3, r2
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	605a      	str	r2, [r3, #4]
        break;
 8007126:	e060      	b.n	80071ea <ParseCSDescriptors+0x126>

      case UAC_OUTPUT_TERMINAL:
        class_desc->cs_desc.OutputTerminalDesc[class_desc->OutputTerminalNum++] = (AUDIO_OTDescTypeDef *)(void *)pdesc;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	b291      	uxth	r1, r2
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	f8a2 1080 	strh.w	r1, [r2, #128]	; 0x80
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	3304      	adds	r3, #4
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	4413      	add	r3, r2
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	605a      	str	r2, [r3, #4]
        break;
 8007144:	e051      	b.n	80071ea <ParseCSDescriptors+0x126>

      case UAC_FEATURE_UNIT:
        class_desc->cs_desc.FeatureUnitDesc[class_desc->FeatureUnitNum++] = (AUDIO_FeatureDescTypeDef *)(void *)pdesc;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 800714c:	1c5a      	adds	r2, r3, #1
 800714e:	b291      	uxth	r1, r2
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	f8a2 1082 	strh.w	r1, [r2, #130]	; 0x82
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	3308      	adds	r3, #8
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	605a      	str	r2, [r3, #4]
        break;
 8007162:	e042      	b.n	80071ea <ParseCSDescriptors+0x126>

      case UAC_SELECTOR_UNIT:
        class_desc->cs_desc.SelectorUnitDesc[class_desc->SelectorUnitNum++] = (AUDIO_SelectorDescTypeDef *)(void *)pdesc;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	b291      	uxth	r1, r2
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	f8a2 1084 	strh.w	r1, [r2, #132]	; 0x84
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	3310      	adds	r3, #16
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	4413      	add	r3, r2
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	605a      	str	r2, [r3, #4]
        break;
 8007180:	e033      	b.n	80071ea <ParseCSDescriptors+0x126>

      case UAC_MIXER_UNIT:
        class_desc->cs_desc.MixerUnitDesc[class_desc->MixerUnitNum++] = (AUDIO_MixerDescTypeDef *)(void *)pdesc;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8007188:	1c5a      	adds	r2, r3, #1
 800718a:	b291      	uxth	r1, r2
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	f8a2 1086 	strh.w	r1, [r2, #134]	; 0x86
 8007192:	68fa      	ldr	r2, [r7, #12]
 8007194:	330c      	adds	r3, #12
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	4413      	add	r3, r2
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	605a      	str	r2, [r3, #4]
        break;
 800719e:	e024      	b.n	80071ea <ParseCSDescriptors+0x126>
        break;
    }
  }
  else
  {
    if (ac_subclass == USB_SUBCLASS_AUDIOSTREAMING)
 80071a0:	7afb      	ldrb	r3, [r7, #11]
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d121      	bne.n	80071ea <ParseCSDescriptors+0x126>
    {
      switch (pdesc[2])
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3302      	adds	r3, #2
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d002      	beq.n	80071b6 <ParseCSDescriptors+0xf2>
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d00a      	beq.n	80071ca <ParseCSDescriptors+0x106>
          break;
        case UAC_FORMAT_TYPE:
          class_desc->as_desc[class_desc->ASNum++].FormatTypeDesc = (AUDIO_ASFormatTypeDescTypeDef *)(void *)pdesc;
          break;
        default:
          break;
 80071b4:	e019      	b.n	80071ea <ParseCSDescriptors+0x126>
          class_desc->as_desc[class_desc->ASNum].GeneralDesc = (AUDIO_ASGeneralDescTypeDef *)(void *)pdesc;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	330a      	adds	r3, #10
 80071c0:	00db      	lsls	r3, r3, #3
 80071c2:	4413      	add	r3, r2
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	605a      	str	r2, [r3, #4]
          break;
 80071c8:	e00f      	b.n	80071ea <ParseCSDescriptors+0x126>
          class_desc->as_desc[class_desc->ASNum++].FormatTypeDesc = (AUDIO_ASFormatTypeDescTypeDef *)(void *)pdesc;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 80071d0:	1c5a      	adds	r2, r3, #1
 80071d2:	b291      	uxth	r1, r2
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	f8a2 107c 	strh.w	r1, [r2, #124]	; 0x7c
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	330a      	adds	r3, #10
 80071de:	00db      	lsls	r3, r3, #3
 80071e0:	4413      	add	r3, r2
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	609a      	str	r2, [r3, #8]
          break;
 80071e6:	e000      	b.n	80071ea <ParseCSDescriptors+0x126>
        break;
 80071e8:	bf00      	nop
      }
    }
  }

  return USBH_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3714      	adds	r7, #20
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <USBH_AUDIO_FindLinkedUnit>:
  * @param  phost: Host handle
  * @param  UnitID: Unit identifier
  * @retval UnitID, Index and Type of the associated Unit
  */
static uint32_t USBH_AUDIO_FindLinkedUnit(USBH_HandleTypeDef *phost, uint8_t UnitID)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	70fb      	strb	r3, [r7, #3]
  uint8_t Index;
  AUDIO_HandleTypeDef *AUDIO_Handle;

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800720a:	69db      	ldr	r3, [r3, #28]
 800720c:	60bb      	str	r3, [r7, #8]

  /* Find Feature Unit */
  for (Index = 0U; Index < AUDIO_Handle->class_desc.FeatureUnitNum; Index ++)
 800720e:	2300      	movs	r3, #0
 8007210:	73fb      	strb	r3, [r7, #15]
 8007212:	e01b      	b.n	800724c <USBH_AUDIO_FindLinkedUnit+0x54>
  {
    if (AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[Index]->bSourceID == UnitID)
 8007214:	7bfb      	ldrb	r3, [r7, #15]
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	3322      	adds	r3, #34	; 0x22
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4413      	add	r3, r2
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	791b      	ldrb	r3, [r3, #4]
 8007222:	78fa      	ldrb	r2, [r7, #3]
 8007224:	429a      	cmp	r2, r3
 8007226:	d10e      	bne.n	8007246 <USBH_AUDIO_FindLinkedUnit+0x4e>
    {
      UnitID = AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[Index]->bUnitID;
 8007228:	7bfb      	ldrb	r3, [r7, #15]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	3322      	adds	r3, #34	; 0x22
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	78db      	ldrb	r3, [r3, #3]
 8007236:	70fb      	strb	r3, [r7, #3]

      return (((uint32_t)UnitID << 16U) | (UAC_FEATURE_UNIT << 8U) | (uint32_t)Index);
 8007238:	78fb      	ldrb	r3, [r7, #3]
 800723a:	041a      	lsls	r2, r3, #16
 800723c:	7bfb      	ldrb	r3, [r7, #15]
 800723e:	4313      	orrs	r3, r2
 8007240:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007244:	e089      	b.n	800735a <USBH_AUDIO_FindLinkedUnit+0x162>
  for (Index = 0U; Index < AUDIO_Handle->class_desc.FeatureUnitNum; Index ++)
 8007246:	7bfb      	ldrb	r3, [r7, #15]
 8007248:	3301      	adds	r3, #1
 800724a:	73fb      	strb	r3, [r7, #15]
 800724c:	7bfb      	ldrb	r3, [r7, #15]
 800724e:	b29a      	uxth	r2, r3
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f8b3 30ee 	ldrh.w	r3, [r3, #238]	; 0xee
 8007256:	429a      	cmp	r2, r3
 8007258:	d3dc      	bcc.n	8007214 <USBH_AUDIO_FindLinkedUnit+0x1c>
    }
  }

  /* Find Mixer Unit */
  for (Index = 0U; Index < AUDIO_Handle->class_desc.MixerUnitNum; Index ++)
 800725a:	2300      	movs	r3, #0
 800725c:	73fb      	strb	r3, [r7, #15]
 800725e:	e026      	b.n	80072ae <USBH_AUDIO_FindLinkedUnit+0xb6>
  {
    if ((AUDIO_Handle->class_desc.cs_desc.MixerUnitDesc[Index]->bSourceID0 == UnitID) ||
 8007260:	7bfb      	ldrb	r3, [r7, #15]
 8007262:	68ba      	ldr	r2, [r7, #8]
 8007264:	3326      	adds	r3, #38	; 0x26
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	4413      	add	r3, r2
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	795b      	ldrb	r3, [r3, #5]
 800726e:	78fa      	ldrb	r2, [r7, #3]
 8007270:	429a      	cmp	r2, r3
 8007272:	d009      	beq.n	8007288 <USBH_AUDIO_FindLinkedUnit+0x90>
        (AUDIO_Handle->class_desc.cs_desc.MixerUnitDesc[Index]->bSourceID1 == UnitID))
 8007274:	7bfb      	ldrb	r3, [r7, #15]
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	3326      	adds	r3, #38	; 0x26
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4413      	add	r3, r2
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	799b      	ldrb	r3, [r3, #6]
    if ((AUDIO_Handle->class_desc.cs_desc.MixerUnitDesc[Index]->bSourceID0 == UnitID) ||
 8007282:	78fa      	ldrb	r2, [r7, #3]
 8007284:	429a      	cmp	r2, r3
 8007286:	d10f      	bne.n	80072a8 <USBH_AUDIO_FindLinkedUnit+0xb0>
    {
      UnitID = AUDIO_Handle->class_desc.cs_desc.MixerUnitDesc[Index]->bUnitID;
 8007288:	7bfb      	ldrb	r3, [r7, #15]
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	3326      	adds	r3, #38	; 0x26
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	4413      	add	r3, r2
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	78db      	ldrb	r3, [r3, #3]
 8007296:	70fb      	strb	r3, [r7, #3]

      return (uint32_t)((UnitID << 16U) | (UAC_MIXER_UNIT << 8U) | Index);
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	041b      	lsls	r3, r3, #16
 800729c:	461a      	mov	r2, r3
 800729e:	7bfb      	ldrb	r3, [r7, #15]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80072a6:	e058      	b.n	800735a <USBH_AUDIO_FindLinkedUnit+0x162>
  for (Index = 0U; Index < AUDIO_Handle->class_desc.MixerUnitNum; Index ++)
 80072a8:	7bfb      	ldrb	r3, [r7, #15]
 80072aa:	3301      	adds	r3, #1
 80072ac:	73fb      	strb	r3, [r7, #15]
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	; 0xf2
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d3d1      	bcc.n	8007260 <USBH_AUDIO_FindLinkedUnit+0x68>
    }
  }

  /* Find Selector Unit */
  for (Index = 0U; Index < AUDIO_Handle->class_desc.SelectorUnitNum; Index ++)
 80072bc:	2300      	movs	r3, #0
 80072be:	73fb      	strb	r3, [r7, #15]
 80072c0:	e01c      	b.n	80072fc <USBH_AUDIO_FindLinkedUnit+0x104>
  {
    if (AUDIO_Handle->class_desc.cs_desc.SelectorUnitDesc[Index]->bSourceID0 == UnitID)
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	332a      	adds	r3, #42	; 0x2a
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	4413      	add	r3, r2
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	795b      	ldrb	r3, [r3, #5]
 80072d0:	78fa      	ldrb	r2, [r7, #3]
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d10f      	bne.n	80072f6 <USBH_AUDIO_FindLinkedUnit+0xfe>
    {
      UnitID = AUDIO_Handle->class_desc.cs_desc.SelectorUnitDesc[Index]->bUnitID;
 80072d6:	7bfb      	ldrb	r3, [r7, #15]
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	332a      	adds	r3, #42	; 0x2a
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	4413      	add	r3, r2
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	78db      	ldrb	r3, [r3, #3]
 80072e4:	70fb      	strb	r3, [r7, #3]

      return (uint32_t)((UnitID << 16U) | (UAC_SELECTOR_UNIT << 8U) | Index);
 80072e6:	78fb      	ldrb	r3, [r7, #3]
 80072e8:	041b      	lsls	r3, r3, #16
 80072ea:	461a      	mov	r2, r3
 80072ec:	7bfb      	ldrb	r3, [r7, #15]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80072f4:	e031      	b.n	800735a <USBH_AUDIO_FindLinkedUnit+0x162>
  for (Index = 0U; Index < AUDIO_Handle->class_desc.SelectorUnitNum; Index ++)
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	3301      	adds	r3, #1
 80072fa:	73fb      	strb	r3, [r7, #15]
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	f8b3 30f0 	ldrh.w	r3, [r3, #240]	; 0xf0
 8007306:	429a      	cmp	r2, r3
 8007308:	d3db      	bcc.n	80072c2 <USBH_AUDIO_FindLinkedUnit+0xca>
    }
  }

  /* Find Output Terminal Unit */
  for (Index = 0U; Index < AUDIO_Handle->class_desc.OutputTerminalNum; Index ++)
 800730a:	2300      	movs	r3, #0
 800730c:	73fb      	strb	r3, [r7, #15]
 800730e:	e01c      	b.n	800734a <USBH_AUDIO_FindLinkedUnit+0x152>
  {
    if (AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[Index]->bSourceID == UnitID)
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	331e      	adds	r3, #30
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	79db      	ldrb	r3, [r3, #7]
 800731e:	78fa      	ldrb	r2, [r7, #3]
 8007320:	429a      	cmp	r2, r3
 8007322:	d10f      	bne.n	8007344 <USBH_AUDIO_FindLinkedUnit+0x14c>
    {
      UnitID = AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[Index]->bTerminalID;
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	68ba      	ldr	r2, [r7, #8]
 8007328:	331e      	adds	r3, #30
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4413      	add	r3, r2
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	78db      	ldrb	r3, [r3, #3]
 8007332:	70fb      	strb	r3, [r7, #3]

      return (uint32_t)((UnitID << 16U) | (UAC_OUTPUT_TERMINAL << 8U) | Index);
 8007334:	78fb      	ldrb	r3, [r7, #3]
 8007336:	041b      	lsls	r3, r3, #16
 8007338:	461a      	mov	r2, r3
 800733a:	7bfb      	ldrb	r3, [r7, #15]
 800733c:	4313      	orrs	r3, r2
 800733e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007342:	e00a      	b.n	800735a <USBH_AUDIO_FindLinkedUnit+0x162>
  for (Index = 0U; Index < AUDIO_Handle->class_desc.OutputTerminalNum; Index ++)
 8007344:	7bfb      	ldrb	r3, [r7, #15]
 8007346:	3301      	adds	r3, #1
 8007348:	73fb      	strb	r3, [r7, #15]
 800734a:	7bfb      	ldrb	r3, [r7, #15]
 800734c:	b29a      	uxth	r2, r3
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8007354:	429a      	cmp	r2, r3
 8007356:	d3db      	bcc.n	8007310 <USBH_AUDIO_FindLinkedUnit+0x118>
    }
  }

  /* No associated Unit found return undefined ID 0x00*/
  return 0U;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
	...

08007368 <USBH_AUDIO_BuildMicrophonePath>:
  * @brief  Build full path for Microphone device
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_BuildMicrophonePath(USBH_HandleTypeDef *phost)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint8_t UnitID = 0U, Type, Index;
 8007370:	2300      	movs	r3, #0
 8007372:	75fb      	strb	r3, [r7, #23]
  uint32_t value;
  uint8_t terminalIndex;
  AUDIO_HandleTypeDef *AUDIO_Handle;
  USBH_StatusTypeDef ret = USBH_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	757b      	strb	r3, [r7, #21]

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800737e:	69db      	ldr	r3, [r3, #28]
 8007380:	613b      	str	r3, [r7, #16]

  /*Find microphone IT*/
  for (terminalIndex = 0U; terminalIndex < AUDIO_Handle->class_desc.InputTerminalNum; terminalIndex++)
 8007382:	2300      	movs	r3, #0
 8007384:	75bb      	strb	r3, [r7, #22]
 8007386:	e02c      	b.n	80073e2 <USBH_AUDIO_BuildMicrophonePath+0x7a>
  {
    if (LE16(AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[terminalIndex]->wTerminalType) == 0x201U)
 8007388:	7dbb      	ldrb	r3, [r7, #22]
 800738a:	693a      	ldr	r2, [r7, #16]
 800738c:	331a      	adds	r3, #26
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	791b      	ldrb	r3, [r3, #4]
 8007396:	4619      	mov	r1, r3
 8007398:	7dbb      	ldrb	r3, [r7, #22]
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	331a      	adds	r3, #26
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	4413      	add	r3, r2
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	795b      	ldrb	r3, [r3, #5]
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	021b      	lsls	r3, r3, #8
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	430b      	orrs	r3, r1
 80073ae:	f240 2201 	movw	r2, #513	; 0x201
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d112      	bne.n	80073dc <USBH_AUDIO_BuildMicrophonePath+0x74>
    {
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[terminalIndex]->bTerminalID;
 80073b6:	7dbb      	ldrb	r3, [r7, #22]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	331a      	adds	r3, #26
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	4413      	add	r3, r2
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	78db      	ldrb	r3, [r3, #3]
 80073c4:	75fb      	strb	r3, [r7, #23]
      AUDIO_Handle->microphone.asociated_channels =  AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[terminalIndex]->bNrChannels;
 80073c6:	7dbb      	ldrb	r3, [r7, #22]
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	331a      	adds	r3, #26
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	4413      	add	r3, r2
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	79da      	ldrb	r2, [r3, #7]
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
      break;
 80073da:	e009      	b.n	80073f0 <USBH_AUDIO_BuildMicrophonePath+0x88>
  for (terminalIndex = 0U; terminalIndex < AUDIO_Handle->class_desc.InputTerminalNum; terminalIndex++)
 80073dc:	7dbb      	ldrb	r3, [r7, #22]
 80073de:	3301      	adds	r3, #1
 80073e0:	75bb      	strb	r3, [r7, #22]
 80073e2:	7dbb      	ldrb	r3, [r7, #22]
 80073e4:	b29a      	uxth	r2, r3
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f8b3 30ea 	ldrh.w	r3, [r3, #234]	; 0xea
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d3cb      	bcc.n	8007388 <USBH_AUDIO_BuildMicrophonePath+0x20>
    }
  }

  do
  {
    value = USBH_AUDIO_FindLinkedUnit(phost, UnitID);
 80073f0:	7dfb      	ldrb	r3, [r7, #23]
 80073f2:	4619      	mov	r1, r3
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7ff feff 	bl	80071f8 <USBH_AUDIO_FindLinkedUnit>
 80073fa:	60f8      	str	r0, [r7, #12]

    if (value == 0U)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d101      	bne.n	8007406 <USBH_AUDIO_BuildMicrophonePath+0x9e>
    {
      return USBH_FAIL;
 8007402:	2302      	movs	r3, #2
 8007404:	e034      	b.n	8007470 <USBH_AUDIO_BuildMicrophonePath+0x108>
    }

    Index = (uint8_t)(value & 0xFFU);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	72fb      	strb	r3, [r7, #11]
    Type = (uint8_t)((value >> 8U) & 0xFFU);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	0a1b      	lsrs	r3, r3, #8
 800740e:	72bb      	strb	r3, [r7, #10]
    UnitID = (uint8_t)((value >> 16U) & 0xFFU);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	0c1b      	lsrs	r3, r3, #16
 8007414:	75fb      	strb	r3, [r7, #23]

    switch (Type)
 8007416:	7abb      	ldrb	r3, [r7, #10]
 8007418:	3b03      	subs	r3, #3
 800741a:	2b03      	cmp	r3, #3
 800741c:	d81e      	bhi.n	800745c <USBH_AUDIO_BuildMicrophonePath+0xf4>
 800741e:	a201      	add	r2, pc, #4	; (adr r2, 8007424 <USBH_AUDIO_BuildMicrophonePath+0xbc>)
 8007420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007424:	08007453 	.word	0x08007453
 8007428:	0800743f 	.word	0x0800743f
 800742c:	08007449 	.word	0x08007449
 8007430:	08007435 	.word	0x08007435
    {
      case UAC_FEATURE_UNIT:
        AUDIO_Handle->microphone.asociated_feature = Index;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	7afa      	ldrb	r2, [r7, #11]
 8007438:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
        break;
 800743c:	e011      	b.n	8007462 <USBH_AUDIO_BuildMicrophonePath+0xfa>

      case UAC_MIXER_UNIT:
        AUDIO_Handle->microphone.asociated_mixer = Index;
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	7afa      	ldrb	r2, [r7, #11]
 8007442:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
        break;
 8007446:	e00c      	b.n	8007462 <USBH_AUDIO_BuildMicrophonePath+0xfa>

      case UAC_SELECTOR_UNIT:
        AUDIO_Handle->microphone.asociated_selector = Index;
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	7afa      	ldrb	r2, [r7, #11]
 800744c:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
        break;
 8007450:	e007      	b.n	8007462 <USBH_AUDIO_BuildMicrophonePath+0xfa>

      case UAC_OUTPUT_TERMINAL:
        AUDIO_Handle->microphone.asociated_terminal = Index;
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	7afa      	ldrb	r2, [r7, #11]
 8007456:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
        break;
 800745a:	e002      	b.n	8007462 <USBH_AUDIO_BuildMicrophonePath+0xfa>

      default:
        ret = USBH_FAIL;
 800745c:	2302      	movs	r3, #2
 800745e:	757b      	strb	r3, [r7, #21]
        break;
 8007460:	bf00      	nop
    }
  } while ((Type != UAC_OUTPUT_TERMINAL) && (value > 0U));
 8007462:	7abb      	ldrb	r3, [r7, #10]
 8007464:	2b03      	cmp	r3, #3
 8007466:	d002      	beq.n	800746e <USBH_AUDIO_BuildMicrophonePath+0x106>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1c0      	bne.n	80073f0 <USBH_AUDIO_BuildMicrophonePath+0x88>

  return ret;
 800746e:	7d7b      	ldrb	r3, [r7, #21]
}
 8007470:	4618      	mov	r0, r3
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <USBH_AUDIO_BuildHeadphonePath>:
  * @brief  Build full path for Headphone device
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_BuildHeadphonePath(USBH_HandleTypeDef *phost)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b086      	sub	sp, #24
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint8_t UnitID = 0U, Type, Index;
 8007480:	2300      	movs	r3, #0
 8007482:	75fb      	strb	r3, [r7, #23]
  uint32_t value;
  uint8_t terminalIndex;
  AUDIO_HandleTypeDef *AUDIO_Handle;
  USBH_StatusTypeDef ret = USBH_OK;
 8007484:	2300      	movs	r3, #0
 8007486:	753b      	strb	r3, [r7, #20]

  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800748e:	69db      	ldr	r3, [r3, #28]
 8007490:	613b      	str	r3, [r7, #16]

  /* Find association between audio streaming and microphone */
  for (terminalIndex = 0U; terminalIndex < AUDIO_Handle->class_desc.InputTerminalNum; terminalIndex++)
 8007492:	2300      	movs	r3, #0
 8007494:	757b      	strb	r3, [r7, #21]
 8007496:	e02c      	b.n	80074f2 <USBH_AUDIO_BuildHeadphonePath+0x7a>
  {
    if (LE16(AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[terminalIndex]->wTerminalType) == 0x101U)
 8007498:	7d7b      	ldrb	r3, [r7, #21]
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	331a      	adds	r3, #26
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	791b      	ldrb	r3, [r3, #4]
 80074a6:	4619      	mov	r1, r3
 80074a8:	7d7b      	ldrb	r3, [r7, #21]
 80074aa:	693a      	ldr	r2, [r7, #16]
 80074ac:	331a      	adds	r3, #26
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	795b      	ldrb	r3, [r3, #5]
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	021b      	lsls	r3, r3, #8
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	430b      	orrs	r3, r1
 80074be:	f240 1201 	movw	r2, #257	; 0x101
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d112      	bne.n	80074ec <USBH_AUDIO_BuildHeadphonePath+0x74>
    {
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[terminalIndex]->bTerminalID;
 80074c6:	7d7b      	ldrb	r3, [r7, #21]
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	331a      	adds	r3, #26
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	4413      	add	r3, r2
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	78db      	ldrb	r3, [r3, #3]
 80074d4:	75fb      	strb	r3, [r7, #23]
      AUDIO_Handle->headphone.asociated_channels =  AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[terminalIndex]->bNrChannels;
 80074d6:	7d7b      	ldrb	r3, [r7, #21]
 80074d8:	693a      	ldr	r2, [r7, #16]
 80074da:	331a      	adds	r3, #26
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	4413      	add	r3, r2
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	79da      	ldrb	r2, [r3, #7]
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
      break;
 80074ea:	e009      	b.n	8007500 <USBH_AUDIO_BuildHeadphonePath+0x88>
  for (terminalIndex = 0U; terminalIndex < AUDIO_Handle->class_desc.InputTerminalNum; terminalIndex++)
 80074ec:	7d7b      	ldrb	r3, [r7, #21]
 80074ee:	3301      	adds	r3, #1
 80074f0:	757b      	strb	r3, [r7, #21]
 80074f2:	7d7b      	ldrb	r3, [r7, #21]
 80074f4:	b29a      	uxth	r2, r3
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f8b3 30ea 	ldrh.w	r3, [r3, #234]	; 0xea
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d3cb      	bcc.n	8007498 <USBH_AUDIO_BuildHeadphonePath+0x20>
    }
  }

  for (Index = 0U; Index < AUDIO_Handle->class_desc.ASNum; Index++)
 8007500:	2300      	movs	r3, #0
 8007502:	75bb      	strb	r3, [r7, #22]
 8007504:	e011      	b.n	800752a <USBH_AUDIO_BuildHeadphonePath+0xb2>
  {
    if (AUDIO_Handle->class_desc.as_desc[Index].GeneralDesc->bTerminalLink == UnitID)
 8007506:	7dbb      	ldrb	r3, [r7, #22]
 8007508:	693a      	ldr	r2, [r7, #16]
 800750a:	3317      	adds	r3, #23
 800750c:	00db      	lsls	r3, r3, #3
 800750e:	4413      	add	r3, r2
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	78db      	ldrb	r3, [r3, #3]
 8007514:	7dfa      	ldrb	r2, [r7, #23]
 8007516:	429a      	cmp	r2, r3
 8007518:	d104      	bne.n	8007524 <USBH_AUDIO_BuildHeadphonePath+0xac>
    {
      AUDIO_Handle->headphone.asociated_as = Index;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	7dba      	ldrb	r2, [r7, #22]
 800751e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
      break;
 8007522:	e009      	b.n	8007538 <USBH_AUDIO_BuildHeadphonePath+0xc0>
  for (Index = 0U; Index < AUDIO_Handle->class_desc.ASNum; Index++)
 8007524:	7dbb      	ldrb	r3, [r7, #22]
 8007526:	3301      	adds	r3, #1
 8007528:	75bb      	strb	r3, [r7, #22]
 800752a:	7dbb      	ldrb	r3, [r7, #22]
 800752c:	b29a      	uxth	r2, r3
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	f8b3 30e8 	ldrh.w	r3, [r3, #232]	; 0xe8
 8007534:	429a      	cmp	r2, r3
 8007536:	d3e6      	bcc.n	8007506 <USBH_AUDIO_BuildHeadphonePath+0x8e>
    }
  }

  do
  {
    value = USBH_AUDIO_FindLinkedUnit(phost, UnitID);
 8007538:	7dfb      	ldrb	r3, [r7, #23]
 800753a:	4619      	mov	r1, r3
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7ff fe5b 	bl	80071f8 <USBH_AUDIO_FindLinkedUnit>
 8007542:	60f8      	str	r0, [r7, #12]

    if (value == 0U)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d101      	bne.n	800754e <USBH_AUDIO_BuildHeadphonePath+0xd6>
    {
      return USBH_FAIL;
 800754a:	2302      	movs	r3, #2
 800754c:	e053      	b.n	80075f6 <USBH_AUDIO_BuildHeadphonePath+0x17e>
    }

    Index = (uint8_t)(value & 0xFFU);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	75bb      	strb	r3, [r7, #22]
    Type = (uint8_t)((value >> 8U) & 0xFFU);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	0a1b      	lsrs	r3, r3, #8
 8007556:	72fb      	strb	r3, [r7, #11]
    UnitID = (uint8_t)((value >> 16U) & 0xFFU);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	0c1b      	lsrs	r3, r3, #16
 800755c:	75fb      	strb	r3, [r7, #23]

    switch (Type)
 800755e:	7afb      	ldrb	r3, [r7, #11]
 8007560:	3b03      	subs	r3, #3
 8007562:	2b03      	cmp	r3, #3
 8007564:	d83c      	bhi.n	80075e0 <USBH_AUDIO_BuildHeadphonePath+0x168>
 8007566:	a201      	add	r2, pc, #4	; (adr r2, 800756c <USBH_AUDIO_BuildHeadphonePath+0xf4>)
 8007568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800756c:	0800759b 	.word	0x0800759b
 8007570:	08007587 	.word	0x08007587
 8007574:	08007591 	.word	0x08007591
 8007578:	0800757d 	.word	0x0800757d
    {
      case UAC_FEATURE_UNIT:
        AUDIO_Handle->headphone.asociated_feature = Index;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	7dba      	ldrb	r2, [r7, #22]
 8007580:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
        break;
 8007584:	e030      	b.n	80075e8 <USBH_AUDIO_BuildHeadphonePath+0x170>

      case UAC_MIXER_UNIT:
        AUDIO_Handle->headphone.asociated_mixer = Index;
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	7dba      	ldrb	r2, [r7, #22]
 800758a:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
        break;
 800758e:	e02b      	b.n	80075e8 <USBH_AUDIO_BuildHeadphonePath+0x170>

      case UAC_SELECTOR_UNIT:
        AUDIO_Handle->headphone.asociated_selector = Index;
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	7dba      	ldrb	r2, [r7, #22]
 8007594:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
        break;
 8007598:	e026      	b.n	80075e8 <USBH_AUDIO_BuildHeadphonePath+0x170>

      case UAC_OUTPUT_TERMINAL:
        AUDIO_Handle->headphone.asociated_terminal = Index;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	7dba      	ldrb	r2, [r7, #22]
 800759e:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
        if (Index < AUDIO_MAX_NUM_OUT_TERMINAL)
 80075a2:	7dbb      	ldrb	r3, [r7, #22]
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d818      	bhi.n	80075da <USBH_AUDIO_BuildHeadphonePath+0x162>
        {
          if (LE16(AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[Index]->wTerminalType) != 0x103U)
 80075a8:	7dbb      	ldrb	r3, [r7, #22]
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	331e      	adds	r3, #30
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	4413      	add	r3, r2
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	791b      	ldrb	r3, [r3, #4]
 80075b6:	4619      	mov	r1, r3
 80075b8:	7dbb      	ldrb	r3, [r7, #22]
 80075ba:	693a      	ldr	r2, [r7, #16]
 80075bc:	331e      	adds	r3, #30
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	795b      	ldrb	r3, [r3, #5]
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	430b      	orrs	r3, r1
 80075ce:	f240 1203 	movw	r2, #259	; 0x103
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d007      	beq.n	80075e6 <USBH_AUDIO_BuildHeadphonePath+0x16e>
          {
            return  USBH_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	e00d      	b.n	80075f6 <USBH_AUDIO_BuildHeadphonePath+0x17e>
          }
        }
        else
        {
          ret = USBH_FAIL;
 80075da:	2302      	movs	r3, #2
 80075dc:	753b      	strb	r3, [r7, #20]
        }
        break;
 80075de:	e002      	b.n	80075e6 <USBH_AUDIO_BuildHeadphonePath+0x16e>

      default:
        ret = USBH_FAIL;
 80075e0:	2302      	movs	r3, #2
 80075e2:	753b      	strb	r3, [r7, #20]
        break;
 80075e4:	e000      	b.n	80075e8 <USBH_AUDIO_BuildHeadphonePath+0x170>
        break;
 80075e6:	bf00      	nop
    }
  } while ((Type != UAC_OUTPUT_TERMINAL) && (value > 0U));
 80075e8:	7afb      	ldrb	r3, [r7, #11]
 80075ea:	2b03      	cmp	r3, #3
 80075ec:	d002      	beq.n	80075f4 <USBH_AUDIO_BuildHeadphonePath+0x17c>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1a1      	bne.n	8007538 <USBH_AUDIO_BuildHeadphonePath+0xc0>

  return ret;
 80075f4:	7d3b      	ldrb	r3, [r7, #20]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3718      	adds	r7, #24
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop

08007600 <USBH_AC_SetCur>:
                                         uint8_t subtype,
                                         uint8_t feature,
                                         uint8_t controlSelector,
                                         uint8_t channel,
                                         uint16_t length)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	4608      	mov	r0, r1
 800760a:	4611      	mov	r1, r2
 800760c:	461a      	mov	r2, r3
 800760e:	4603      	mov	r3, r0
 8007610:	70fb      	strb	r3, [r7, #3]
 8007612:	460b      	mov	r3, r1
 8007614:	70bb      	strb	r3, [r7, #2]
 8007616:	4613      	mov	r3, r2
 8007618:	707b      	strb	r3, [r7, #1]
  uint16_t wValue = 0U, wIndex = 0U, wLength = 0U;
 800761a:	2300      	movs	r3, #0
 800761c:	82fb      	strh	r3, [r7, #22]
 800761e:	2300      	movs	r3, #0
 8007620:	82bb      	strh	r3, [r7, #20]
 8007622:	2300      	movs	r3, #0
 8007624:	827b      	strh	r3, [r7, #18]
  uint8_t UnitID, InterfaceNum;
  AUDIO_HandleTypeDef *AUDIO_Handle;
  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800762c:	69db      	ldr	r3, [r3, #28]
 800762e:	60fb      	str	r3, [r7, #12]
  USBH_StatusTypeDef ret = USBH_OK;
 8007630:	2300      	movs	r3, #0
 8007632:	747b      	strb	r3, [r7, #17]

  switch (subtype)
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	2b02      	cmp	r3, #2
 8007638:	d002      	beq.n	8007640 <USBH_AC_SetCur+0x40>
 800763a:	2b06      	cmp	r3, #6
 800763c:	d018      	beq.n	8007670 <USBH_AC_SetCur+0x70>
 800763e:	e035      	b.n	80076ac <USBH_AC_SetCur+0xac>
  {
    case UAC_INPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[0]->bTerminalID;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007644:	78db      	ldrb	r3, [r3, #3]
 8007646:	72fb      	strb	r3, [r7, #11]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007648:	2300      	movs	r3, #0
 800764a:	72bb      	strb	r3, [r7, #10]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 800764c:	7afb      	ldrb	r3, [r7, #11]
 800764e:	b29b      	uxth	r3, r3
 8007650:	021b      	lsls	r3, r3, #8
 8007652:	b29a      	uxth	r2, r3
 8007654:	7abb      	ldrb	r3, [r7, #10]
 8007656:	b29b      	uxth	r3, r3
 8007658:	4313      	orrs	r3, r2
 800765a:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 800765c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007660:	82fb      	strh	r3, [r7, #22]
      AUDIO_Handle->mem[0] = 0x00U;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190

      wLength = 1U;
 800766a:	2301      	movs	r3, #1
 800766c:	827b      	strh	r3, [r7, #18]
      break;
 800766e:	e020      	b.n	80076b2 <USBH_AC_SetCur+0xb2>
    case UAC_FEATURE_UNIT:
      UnitID = AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[feature]->bUnitID;
 8007670:	78bb      	ldrb	r3, [r7, #2]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	3322      	adds	r3, #34	; 0x22
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	78db      	ldrb	r3, [r3, #3]
 800767e:	72fb      	strb	r3, [r7, #11]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007680:	2300      	movs	r3, #0
 8007682:	72bb      	strb	r3, [r7, #10]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007684:	7afb      	ldrb	r3, [r7, #11]
 8007686:	b29b      	uxth	r3, r3
 8007688:	021b      	lsls	r3, r3, #8
 800768a:	b29a      	uxth	r2, r3
 800768c:	7abb      	ldrb	r3, [r7, #10]
 800768e:	b29b      	uxth	r3, r3
 8007690:	4313      	orrs	r3, r2
 8007692:	82bb      	strh	r3, [r7, #20]
      /*holds the CS(control selector ) and CN (channel number)*/
      wValue = (uint16_t)((uint32_t)controlSelector << 8U) | (uint16_t)channel;
 8007694:	787b      	ldrb	r3, [r7, #1]
 8007696:	b29b      	uxth	r3, r3
 8007698:	021b      	lsls	r3, r3, #8
 800769a:	b29a      	uxth	r2, r3
 800769c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	4313      	orrs	r3, r2
 80076a4:	82fb      	strh	r3, [r7, #22]
      wLength = length;
 80076a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80076a8:	827b      	strh	r3, [r7, #18]
      break;
 80076aa:	e002      	b.n	80076b2 <USBH_AC_SetCur+0xb2>

    default:
      ret = USBH_FAIL;
 80076ac:	2302      	movs	r3, #2
 80076ae:	747b      	strb	r3, [r7, #17]
      break;
 80076b0:	bf00      	nop
  }

  if (ret != USBH_OK)
 80076b2:	7c7b      	ldrb	r3, [r7, #17]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d001      	beq.n	80076bc <USBH_AC_SetCur+0xbc>
  {
    return ret;
 80076b8:	7c7b      	ldrb	r3, [r7, #17]
 80076ba:	e017      	b.n	80076ec <USBH_AC_SetCur+0xec>
  }

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2221      	movs	r2, #33	; 0x21
 80076c0:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = UAC_SET_CUR;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2201      	movs	r2, #1
 80076c6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = wValue;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	8afa      	ldrh	r2, [r7, #22]
 80076cc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = wIndex;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	8aba      	ldrh	r2, [r7, #20]
 80076d2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = wLength;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	8a7a      	ldrh	r2, [r7, #18]
 80076d8:	82da      	strh	r2, [r3, #22]

  return (USBH_CtlReq(phost, (uint8_t *)(void *)(AUDIO_Handle->mem), wLength));
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80076e0:	8a7a      	ldrh	r2, [r7, #18]
 80076e2:	4619      	mov	r1, r3
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f001 ff5f 	bl	80095a8 <USBH_CtlReq>
 80076ea:	4603      	mov	r3, r0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3718      	adds	r7, #24
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <USBH_AC_GetCur>:
                                         uint8_t subtype,
                                         uint8_t feature,
                                         uint8_t controlSelector,
                                         uint8_t channel,
                                         uint16_t length)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b086      	sub	sp, #24
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	4608      	mov	r0, r1
 80076fe:	4611      	mov	r1, r2
 8007700:	461a      	mov	r2, r3
 8007702:	4603      	mov	r3, r0
 8007704:	70fb      	strb	r3, [r7, #3]
 8007706:	460b      	mov	r3, r1
 8007708:	70bb      	strb	r3, [r7, #2]
 800770a:	4613      	mov	r3, r2
 800770c:	707b      	strb	r3, [r7, #1]
  uint16_t wValue = 0U, wIndex = 0U, wLength = 0U;
 800770e:	2300      	movs	r3, #0
 8007710:	82fb      	strh	r3, [r7, #22]
 8007712:	2300      	movs	r3, #0
 8007714:	82bb      	strh	r3, [r7, #20]
 8007716:	2300      	movs	r3, #0
 8007718:	827b      	strh	r3, [r7, #18]
  uint8_t UnitID = 0U, InterfaceNum = 0U;
 800771a:	2300      	movs	r3, #0
 800771c:	743b      	strb	r3, [r7, #16]
 800771e:	2300      	movs	r3, #0
 8007720:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle;
  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007728:	69db      	ldr	r3, [r3, #28]
 800772a:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef ret = USBH_OK;
 800772c:	2300      	movs	r3, #0
 800772e:	747b      	strb	r3, [r7, #17]

  switch (subtype)
 8007730:	78fb      	ldrb	r3, [r7, #3]
 8007732:	2b06      	cmp	r3, #6
 8007734:	d01e      	beq.n	8007774 <USBH_AC_GetCur+0x80>
 8007736:	2b06      	cmp	r3, #6
 8007738:	dc4f      	bgt.n	80077da <USBH_AC_GetCur+0xe6>
 800773a:	2b02      	cmp	r3, #2
 800773c:	d002      	beq.n	8007744 <USBH_AC_GetCur+0x50>
 800773e:	2b03      	cmp	r3, #3
 8007740:	d036      	beq.n	80077b0 <USBH_AC_GetCur+0xbc>
 8007742:	e04a      	b.n	80077da <USBH_AC_GetCur+0xe6>
  {
    case UAC_INPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[0]->bTerminalID;
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007748:	78db      	ldrb	r3, [r3, #3]
 800774a:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 800774c:	2300      	movs	r3, #0
 800774e:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007750:	7c3b      	ldrb	r3, [r7, #16]
 8007752:	b29b      	uxth	r3, r3
 8007754:	021b      	lsls	r3, r3, #8
 8007756:	b29a      	uxth	r2, r3
 8007758:	7bfb      	ldrb	r3, [r7, #15]
 800775a:	b29b      	uxth	r3, r3
 800775c:	4313      	orrs	r3, r2
 800775e:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 8007760:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007764:	82fb      	strh	r3, [r7, #22]
      AUDIO_Handle->mem[0] = 0x00U;
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	2200      	movs	r2, #0
 800776a:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190

      wLength = 1U;
 800776e:	2301      	movs	r3, #1
 8007770:	827b      	strh	r3, [r7, #18]
      break;
 8007772:	e035      	b.n	80077e0 <USBH_AC_GetCur+0xec>
    case UAC_FEATURE_UNIT:
      UnitID = AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[feature]->bUnitID;
 8007774:	78bb      	ldrb	r3, [r7, #2]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	3322      	adds	r3, #34	; 0x22
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	78db      	ldrb	r3, [r3, #3]
 8007782:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007784:	2300      	movs	r3, #0
 8007786:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007788:	7c3b      	ldrb	r3, [r7, #16]
 800778a:	b29b      	uxth	r3, r3
 800778c:	021b      	lsls	r3, r3, #8
 800778e:	b29a      	uxth	r2, r3
 8007790:	7bfb      	ldrb	r3, [r7, #15]
 8007792:	b29b      	uxth	r3, r3
 8007794:	4313      	orrs	r3, r2
 8007796:	82bb      	strh	r3, [r7, #20]
      /*holds the CS(control selector ) and CN (channel number)*/
      wValue = (uint16_t)((uint32_t)controlSelector << 8U) | (uint16_t)channel;
 8007798:	787b      	ldrb	r3, [r7, #1]
 800779a:	b29b      	uxth	r3, r3
 800779c:	021b      	lsls	r3, r3, #8
 800779e:	b29a      	uxth	r2, r3
 80077a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	4313      	orrs	r3, r2
 80077a8:	82fb      	strh	r3, [r7, #22]
      wLength = length;
 80077aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077ac:	827b      	strh	r3, [r7, #18]
      break;
 80077ae:	e017      	b.n	80077e0 <USBH_AC_GetCur+0xec>

    case UAC_OUTPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[0]->bTerminalID;
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077b6:	78db      	ldrb	r3, [r3, #3]
 80077b8:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 80077ba:	2300      	movs	r3, #0
 80077bc:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 80077be:	7c3b      	ldrb	r3, [r7, #16]
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	021b      	lsls	r3, r3, #8
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	4313      	orrs	r3, r2
 80077cc:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 80077ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077d2:	82fb      	strh	r3, [r7, #22]
      wLength = 1U;
 80077d4:	2301      	movs	r3, #1
 80077d6:	827b      	strh	r3, [r7, #18]
      break;
 80077d8:	e002      	b.n	80077e0 <USBH_AC_GetCur+0xec>

    default:
      ret = USBH_FAIL;
 80077da:	2302      	movs	r3, #2
 80077dc:	747b      	strb	r3, [r7, #17]
      break;
 80077de:	bf00      	nop
  }

  if (ret != USBH_OK)
 80077e0:	7c7b      	ldrb	r3, [r7, #17]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d001      	beq.n	80077ea <USBH_AC_GetCur+0xf6>
  {
    return ret;
 80077e6:	7c7b      	ldrb	r3, [r7, #17]
 80077e8:	e017      	b.n	800781a <USBH_AC_GetCur+0x126>
  }

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	22a1      	movs	r2, #161	; 0xa1
 80077ee:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = UAC_GET_CUR;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2281      	movs	r2, #129	; 0x81
 80077f4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = wValue;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	8afa      	ldrh	r2, [r7, #22]
 80077fa:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = wIndex;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	8aba      	ldrh	r2, [r7, #20]
 8007800:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = wLength;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	8a7a      	ldrh	r2, [r7, #18]
 8007806:	82da      	strh	r2, [r3, #22]

  return (USBH_CtlReq(phost, (uint8_t *)(void *)(AUDIO_Handle->mem), wLength));
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800780e:	8a7a      	ldrh	r2, [r7, #18]
 8007810:	4619      	mov	r1, r3
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f001 fec8 	bl	80095a8 <USBH_CtlReq>
 8007818:	4603      	mov	r3, r0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3718      	adds	r7, #24
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <USBH_AC_GetMax>:
                                         uint8_t subtype,
                                         uint8_t feature,
                                         uint8_t controlSelector,
                                         uint8_t channel,
                                         uint16_t length)
{
 8007822:	b580      	push	{r7, lr}
 8007824:	b086      	sub	sp, #24
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
 800782a:	4608      	mov	r0, r1
 800782c:	4611      	mov	r1, r2
 800782e:	461a      	mov	r2, r3
 8007830:	4603      	mov	r3, r0
 8007832:	70fb      	strb	r3, [r7, #3]
 8007834:	460b      	mov	r3, r1
 8007836:	70bb      	strb	r3, [r7, #2]
 8007838:	4613      	mov	r3, r2
 800783a:	707b      	strb	r3, [r7, #1]
  uint16_t wValue = 0U, wIndex = 0U, wLength = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	82fb      	strh	r3, [r7, #22]
 8007840:	2300      	movs	r3, #0
 8007842:	82bb      	strh	r3, [r7, #20]
 8007844:	2300      	movs	r3, #0
 8007846:	827b      	strh	r3, [r7, #18]
  uint8_t UnitID = 0U, InterfaceNum = 0U;
 8007848:	2300      	movs	r3, #0
 800784a:	743b      	strb	r3, [r7, #16]
 800784c:	2300      	movs	r3, #0
 800784e:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle;
  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef ret = USBH_OK;
 800785a:	2300      	movs	r3, #0
 800785c:	747b      	strb	r3, [r7, #17]

  switch (subtype)
 800785e:	78fb      	ldrb	r3, [r7, #3]
 8007860:	2b06      	cmp	r3, #6
 8007862:	d01e      	beq.n	80078a2 <USBH_AC_GetMax+0x80>
 8007864:	2b06      	cmp	r3, #6
 8007866:	dc4f      	bgt.n	8007908 <USBH_AC_GetMax+0xe6>
 8007868:	2b02      	cmp	r3, #2
 800786a:	d002      	beq.n	8007872 <USBH_AC_GetMax+0x50>
 800786c:	2b03      	cmp	r3, #3
 800786e:	d036      	beq.n	80078de <USBH_AC_GetMax+0xbc>
 8007870:	e04a      	b.n	8007908 <USBH_AC_GetMax+0xe6>
  {
    case UAC_INPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[0]->bTerminalID;
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007876:	78db      	ldrb	r3, [r3, #3]
 8007878:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 800787a:	2300      	movs	r3, #0
 800787c:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 800787e:	7c3b      	ldrb	r3, [r7, #16]
 8007880:	b29b      	uxth	r3, r3
 8007882:	021b      	lsls	r3, r3, #8
 8007884:	b29a      	uxth	r2, r3
 8007886:	7bfb      	ldrb	r3, [r7, #15]
 8007888:	b29b      	uxth	r3, r3
 800788a:	4313      	orrs	r3, r2
 800788c:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 800788e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007892:	82fb      	strh	r3, [r7, #22]
      AUDIO_Handle->mem[0] = 0x00U;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2200      	movs	r2, #0
 8007898:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190

      wLength = 1U;
 800789c:	2301      	movs	r3, #1
 800789e:	827b      	strh	r3, [r7, #18]
      break;
 80078a0:	e035      	b.n	800790e <USBH_AC_GetMax+0xec>
    case UAC_FEATURE_UNIT:
      UnitID = AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[feature]->bUnitID;
 80078a2:	78bb      	ldrb	r3, [r7, #2]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	3322      	adds	r3, #34	; 0x22
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4413      	add	r3, r2
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	78db      	ldrb	r3, [r3, #3]
 80078b0:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 80078b2:	2300      	movs	r3, #0
 80078b4:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 80078b6:	7c3b      	ldrb	r3, [r7, #16]
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	021b      	lsls	r3, r3, #8
 80078bc:	b29a      	uxth	r2, r3
 80078be:	7bfb      	ldrb	r3, [r7, #15]
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	4313      	orrs	r3, r2
 80078c4:	82bb      	strh	r3, [r7, #20]
      /*holds the CS(control selector ) and CN (channel number)*/
      wValue = (uint16_t)((uint32_t)controlSelector << 8U) | (uint16_t)channel;
 80078c6:	787b      	ldrb	r3, [r7, #1]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	021b      	lsls	r3, r3, #8
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	4313      	orrs	r3, r2
 80078d6:	82fb      	strh	r3, [r7, #22]
      wLength = length;
 80078d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80078da:	827b      	strh	r3, [r7, #18]
      break;
 80078dc:	e017      	b.n	800790e <USBH_AC_GetMax+0xec>

    case UAC_OUTPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[0]->bTerminalID;
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078e4:	78db      	ldrb	r3, [r3, #3]
 80078e6:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 80078e8:	2300      	movs	r3, #0
 80078ea:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 80078ec:	7c3b      	ldrb	r3, [r7, #16]
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	021b      	lsls	r3, r3, #8
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	7bfb      	ldrb	r3, [r7, #15]
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	4313      	orrs	r3, r2
 80078fa:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 80078fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007900:	82fb      	strh	r3, [r7, #22]
      wLength = 1U;
 8007902:	2301      	movs	r3, #1
 8007904:	827b      	strh	r3, [r7, #18]
      break;
 8007906:	e002      	b.n	800790e <USBH_AC_GetMax+0xec>

    default:
      ret = USBH_FAIL;
 8007908:	2302      	movs	r3, #2
 800790a:	747b      	strb	r3, [r7, #17]
      break;
 800790c:	bf00      	nop
  }

  if (ret != USBH_OK)
 800790e:	7c7b      	ldrb	r3, [r7, #17]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d001      	beq.n	8007918 <USBH_AC_GetMax+0xf6>
  {
    return ret;
 8007914:	7c7b      	ldrb	r3, [r7, #17]
 8007916:	e017      	b.n	8007948 <USBH_AC_GetMax+0x126>
  }

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	22a1      	movs	r2, #161	; 0xa1
 800791c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = UAC_GET_MAX;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2283      	movs	r2, #131	; 0x83
 8007922:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = wValue;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	8afa      	ldrh	r2, [r7, #22]
 8007928:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = wIndex;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	8aba      	ldrh	r2, [r7, #20]
 800792e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = wLength;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	8a7a      	ldrh	r2, [r7, #18]
 8007934:	82da      	strh	r2, [r3, #22]

  return (USBH_CtlReq(phost, (uint8_t *)(void *)(AUDIO_Handle->mem), wLength));
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800793c:	8a7a      	ldrh	r2, [r7, #18]
 800793e:	4619      	mov	r1, r3
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f001 fe31 	bl	80095a8 <USBH_CtlReq>
 8007946:	4603      	mov	r3, r0

}
 8007948:	4618      	mov	r0, r3
 800794a:	3718      	adds	r7, #24
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <USBH_AC_GetRes>:
                                         uint8_t subtype,
                                         uint8_t feature,
                                         uint8_t controlSelector,
                                         uint8_t channel,
                                         uint16_t length)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	4608      	mov	r0, r1
 800795a:	4611      	mov	r1, r2
 800795c:	461a      	mov	r2, r3
 800795e:	4603      	mov	r3, r0
 8007960:	70fb      	strb	r3, [r7, #3]
 8007962:	460b      	mov	r3, r1
 8007964:	70bb      	strb	r3, [r7, #2]
 8007966:	4613      	mov	r3, r2
 8007968:	707b      	strb	r3, [r7, #1]
  uint16_t wValue = 0U, wIndex = 0U, wLength = 0U;
 800796a:	2300      	movs	r3, #0
 800796c:	82fb      	strh	r3, [r7, #22]
 800796e:	2300      	movs	r3, #0
 8007970:	82bb      	strh	r3, [r7, #20]
 8007972:	2300      	movs	r3, #0
 8007974:	827b      	strh	r3, [r7, #18]
  uint8_t UnitID = 0U, InterfaceNum = 0U;
 8007976:	2300      	movs	r3, #0
 8007978:	743b      	strb	r3, [r7, #16]
 800797a:	2300      	movs	r3, #0
 800797c:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle;
  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007984:	69db      	ldr	r3, [r3, #28]
 8007986:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef ret = USBH_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	747b      	strb	r3, [r7, #17]

  switch (subtype)
 800798c:	78fb      	ldrb	r3, [r7, #3]
 800798e:	2b06      	cmp	r3, #6
 8007990:	d01e      	beq.n	80079d0 <USBH_AC_GetRes+0x80>
 8007992:	2b06      	cmp	r3, #6
 8007994:	dc4f      	bgt.n	8007a36 <USBH_AC_GetRes+0xe6>
 8007996:	2b02      	cmp	r3, #2
 8007998:	d002      	beq.n	80079a0 <USBH_AC_GetRes+0x50>
 800799a:	2b03      	cmp	r3, #3
 800799c:	d036      	beq.n	8007a0c <USBH_AC_GetRes+0xbc>
 800799e:	e04a      	b.n	8007a36 <USBH_AC_GetRes+0xe6>
  {
    case UAC_INPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[0]->bTerminalID;
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079a4:	78db      	ldrb	r3, [r3, #3]
 80079a6:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 80079a8:	2300      	movs	r3, #0
 80079aa:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 80079ac:	7c3b      	ldrb	r3, [r7, #16]
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	021b      	lsls	r3, r3, #8
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	7bfb      	ldrb	r3, [r7, #15]
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	4313      	orrs	r3, r2
 80079ba:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 80079bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80079c0:	82fb      	strh	r3, [r7, #22]
      AUDIO_Handle->mem[0] = 0x00U;
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190

      wLength = 1U;
 80079ca:	2301      	movs	r3, #1
 80079cc:	827b      	strh	r3, [r7, #18]
      break;
 80079ce:	e035      	b.n	8007a3c <USBH_AC_GetRes+0xec>
    case UAC_FEATURE_UNIT:
      UnitID = AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[feature]->bUnitID;
 80079d0:	78bb      	ldrb	r3, [r7, #2]
 80079d2:	68ba      	ldr	r2, [r7, #8]
 80079d4:	3322      	adds	r3, #34	; 0x22
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	78db      	ldrb	r3, [r3, #3]
 80079de:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 80079e0:	2300      	movs	r3, #0
 80079e2:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 80079e4:	7c3b      	ldrb	r3, [r7, #16]
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	021b      	lsls	r3, r3, #8
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	7bfb      	ldrb	r3, [r7, #15]
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	4313      	orrs	r3, r2
 80079f2:	82bb      	strh	r3, [r7, #20]
      /*holds the CS(control selector ) and CN (channel number)*/
      wValue = (uint16_t)((uint32_t)controlSelector << 8U) | (uint16_t)channel;
 80079f4:	787b      	ldrb	r3, [r7, #1]
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	021b      	lsls	r3, r3, #8
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	4313      	orrs	r3, r2
 8007a04:	82fb      	strh	r3, [r7, #22]
      wLength = length;
 8007a06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a08:	827b      	strh	r3, [r7, #18]
      break;
 8007a0a:	e017      	b.n	8007a3c <USBH_AC_GetRes+0xec>

    case UAC_OUTPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[0]->bTerminalID;
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a12:	78db      	ldrb	r3, [r3, #3]
 8007a14:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007a16:	2300      	movs	r3, #0
 8007a18:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007a1a:	7c3b      	ldrb	r3, [r7, #16]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	021b      	lsls	r3, r3, #8
 8007a20:	b29a      	uxth	r2, r3
 8007a22:	7bfb      	ldrb	r3, [r7, #15]
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	4313      	orrs	r3, r2
 8007a28:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 8007a2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a2e:	82fb      	strh	r3, [r7, #22]
      wLength = 1U;
 8007a30:	2301      	movs	r3, #1
 8007a32:	827b      	strh	r3, [r7, #18]
      break;
 8007a34:	e002      	b.n	8007a3c <USBH_AC_GetRes+0xec>

    default:
      ret = USBH_FAIL;
 8007a36:	2302      	movs	r3, #2
 8007a38:	747b      	strb	r3, [r7, #17]
      break;
 8007a3a:	bf00      	nop
  }

  if (ret != USBH_OK)
 8007a3c:	7c7b      	ldrb	r3, [r7, #17]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d001      	beq.n	8007a46 <USBH_AC_GetRes+0xf6>
  {
    return ret;
 8007a42:	7c7b      	ldrb	r3, [r7, #17]
 8007a44:	e017      	b.n	8007a76 <USBH_AC_GetRes+0x126>
  }

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	22a1      	movs	r2, #161	; 0xa1
 8007a4a:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = UAC_GET_RES;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2284      	movs	r2, #132	; 0x84
 8007a50:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = wValue;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	8afa      	ldrh	r2, [r7, #22]
 8007a56:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = wIndex;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	8aba      	ldrh	r2, [r7, #20]
 8007a5c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = wLength;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	8a7a      	ldrh	r2, [r7, #18]
 8007a62:	82da      	strh	r2, [r3, #22]

  return (USBH_CtlReq(phost, (uint8_t *)(void *)(AUDIO_Handle->mem), wLength));
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8007a6a:	8a7a      	ldrh	r2, [r7, #18]
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f001 fd9a 	bl	80095a8 <USBH_CtlReq>
 8007a74:	4603      	mov	r3, r0

}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3718      	adds	r7, #24
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <USBH_AC_GetMin>:
                                         uint8_t subtype,
                                         uint8_t feature,
                                         uint8_t controlSelector,
                                         uint8_t channel,
                                         uint16_t length)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b086      	sub	sp, #24
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
 8007a86:	4608      	mov	r0, r1
 8007a88:	4611      	mov	r1, r2
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	70fb      	strb	r3, [r7, #3]
 8007a90:	460b      	mov	r3, r1
 8007a92:	70bb      	strb	r3, [r7, #2]
 8007a94:	4613      	mov	r3, r2
 8007a96:	707b      	strb	r3, [r7, #1]
  uint16_t wValue = 0U, wIndex = 0U, wLength = 0U;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	82fb      	strh	r3, [r7, #22]
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	82bb      	strh	r3, [r7, #20]
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	827b      	strh	r3, [r7, #18]
  uint8_t UnitID = 0U, InterfaceNum = 0U;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	743b      	strb	r3, [r7, #16]
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle;
  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007ab2:	69db      	ldr	r3, [r3, #28]
 8007ab4:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef ret = USBH_OK;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	747b      	strb	r3, [r7, #17]

  switch (subtype)
 8007aba:	78fb      	ldrb	r3, [r7, #3]
 8007abc:	2b06      	cmp	r3, #6
 8007abe:	d01e      	beq.n	8007afe <USBH_AC_GetMin+0x80>
 8007ac0:	2b06      	cmp	r3, #6
 8007ac2:	dc4f      	bgt.n	8007b64 <USBH_AC_GetMin+0xe6>
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d002      	beq.n	8007ace <USBH_AC_GetMin+0x50>
 8007ac8:	2b03      	cmp	r3, #3
 8007aca:	d036      	beq.n	8007b3a <USBH_AC_GetMin+0xbc>
 8007acc:	e04a      	b.n	8007b64 <USBH_AC_GetMin+0xe6>
  {
    case UAC_INPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.InputTerminalDesc[0]->bTerminalID;
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ad2:	78db      	ldrb	r3, [r3, #3]
 8007ad4:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007ada:	7c3b      	ldrb	r3, [r7, #16]
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	021b      	lsls	r3, r3, #8
 8007ae0:	b29a      	uxth	r2, r3
 8007ae2:	7bfb      	ldrb	r3, [r7, #15]
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 8007aea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007aee:	82fb      	strh	r3, [r7, #22]
      AUDIO_Handle->mem[0] = 0x00U;
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190

      wLength = 1U;
 8007af8:	2301      	movs	r3, #1
 8007afa:	827b      	strh	r3, [r7, #18]
      break;
 8007afc:	e035      	b.n	8007b6a <USBH_AC_GetMin+0xec>
    case UAC_FEATURE_UNIT:
      UnitID = AUDIO_Handle->class_desc.cs_desc.FeatureUnitDesc[feature]->bUnitID;
 8007afe:	78bb      	ldrb	r3, [r7, #2]
 8007b00:	68ba      	ldr	r2, [r7, #8]
 8007b02:	3322      	adds	r3, #34	; 0x22
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4413      	add	r3, r2
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	78db      	ldrb	r3, [r3, #3]
 8007b0c:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007b0e:	2300      	movs	r3, #0
 8007b10:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007b12:	7c3b      	ldrb	r3, [r7, #16]
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	021b      	lsls	r3, r3, #8
 8007b18:	b29a      	uxth	r2, r3
 8007b1a:	7bfb      	ldrb	r3, [r7, #15]
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	82bb      	strh	r3, [r7, #20]
      /*holds the CS(control selector ) and CN (channel number)*/
      wValue = (uint16_t)((uint32_t)controlSelector << 8U) | (uint16_t)channel;
 8007b22:	787b      	ldrb	r3, [r7, #1]
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	4313      	orrs	r3, r2
 8007b32:	82fb      	strh	r3, [r7, #22]
      wLength = length;
 8007b34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b36:	827b      	strh	r3, [r7, #18]
      break;
 8007b38:	e017      	b.n	8007b6a <USBH_AC_GetMin+0xec>

    case UAC_OUTPUT_TERMINAL:
      UnitID = AUDIO_Handle->class_desc.cs_desc.OutputTerminalDesc[0]->bTerminalID;
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b40:	78db      	ldrb	r3, [r3, #3]
 8007b42:	743b      	strb	r3, [r7, #16]
      InterfaceNum = 0U; /*Always zero Control Interface */
 8007b44:	2300      	movs	r3, #0
 8007b46:	73fb      	strb	r3, [r7, #15]
      wIndex = (uint16_t)((uint32_t)UnitID << 8U) | (uint16_t)InterfaceNum;
 8007b48:	7c3b      	ldrb	r3, [r7, #16]
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	021b      	lsls	r3, r3, #8
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	7bfb      	ldrb	r3, [r7, #15]
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	4313      	orrs	r3, r2
 8007b56:	82bb      	strh	r3, [r7, #20]
      wValue = (COPY_PROTECT_CONTROL << 8U);
 8007b58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b5c:	82fb      	strh	r3, [r7, #22]
      wLength = 1U;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	827b      	strh	r3, [r7, #18]
      break;
 8007b62:	e002      	b.n	8007b6a <USBH_AC_GetMin+0xec>

    default:
      ret = USBH_FAIL;
 8007b64:	2302      	movs	r3, #2
 8007b66:	747b      	strb	r3, [r7, #17]
      break;
 8007b68:	bf00      	nop
  }

  if (ret != USBH_OK)
 8007b6a:	7c7b      	ldrb	r3, [r7, #17]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <USBH_AC_GetMin+0xf6>
  {
    return ret;
 8007b70:	7c7b      	ldrb	r3, [r7, #17]
 8007b72:	e017      	b.n	8007ba4 <USBH_AC_GetMin+0x126>
  }

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	22a1      	movs	r2, #161	; 0xa1
 8007b78:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = UAC_GET_MIN;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2282      	movs	r2, #130	; 0x82
 8007b7e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = wValue;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	8afa      	ldrh	r2, [r7, #22]
 8007b84:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = wIndex;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	8aba      	ldrh	r2, [r7, #20]
 8007b8a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = wLength;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	8a7a      	ldrh	r2, [r7, #18]
 8007b90:	82da      	strh	r2, [r3, #22]

  return (USBH_CtlReq(phost, (uint8_t *)(void *)(AUDIO_Handle->mem), wLength));
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8007b98:	8a7a      	ldrh	r2, [r7, #18]
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f001 fd03 	bl	80095a8 <USBH_CtlReq>
 8007ba2:	4603      	mov	r3, r0

}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3718      	adds	r7, #24
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <USBH_AUDIO_SetEndpointControls>:
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_SetEndpointControls(USBH_HandleTypeDef *phost,
                                                         uint8_t  Ep,
                                                         uint8_t *buff)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	72fb      	strb	r3, [r7, #11]
  uint16_t wValue, wIndex, wLength;

  wValue = SAMPLING_FREQ_CONTROL << 8U;
 8007bba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007bbe:	82fb      	strh	r3, [r7, #22]
  wIndex = Ep;
 8007bc0:	7afb      	ldrb	r3, [r7, #11]
 8007bc2:	82bb      	strh	r3, [r7, #20]
  wLength = 3U; /*length of the frequency parameter*/
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	827b      	strh	r3, [r7, #18]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT | \
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2222      	movs	r2, #34	; 0x22
 8007bcc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = UAC_SET_CUR;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = wValue;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	8afa      	ldrh	r2, [r7, #22]
 8007bd8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = wIndex;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	8aba      	ldrh	r2, [r7, #20]
 8007bde:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = wLength;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	8a7a      	ldrh	r2, [r7, #18]
 8007be4:	82da      	strh	r2, [r3, #22]

  return (USBH_CtlReq(phost, (uint8_t *)buff, wLength));
 8007be6:	8a7b      	ldrh	r3, [r7, #18]
 8007be8:	461a      	mov	r2, r3
 8007bea:	6879      	ldr	r1, [r7, #4]
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f001 fcdb 	bl	80095a8 <USBH_CtlReq>
 8007bf2:	4603      	mov	r3, r0

}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3718      	adds	r7, #24
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <USBH_AUDIO_InputStream>:
  * @brief  Handle Input stream process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_InputStream(USBH_HandleTypeDef *phost)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  USBH_StatusTypeDef status = USBH_BUSY;
 8007c04:	2301      	movs	r3, #1
 8007c06:	73fb      	strb	r3, [r7, #15]

  return status;
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3714      	adds	r7, #20
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
	...

08007c18 <USBH_AUDIO_Control>:
  * @brief  Handle HID Control process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_Control(USBH_HandleTypeDef *phost)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b086      	sub	sp, #24
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c20:	2301      	movs	r3, #1
 8007c22:	75fb      	strb	r3, [r7, #23]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007c2a:	69db      	ldr	r3, [r3, #28]
 8007c2c:	613b      	str	r3, [r7, #16]
  uint16_t attribute  = 0U;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	81fb      	strh	r3, [r7, #14]

  switch (AUDIO_Handle->control_state)
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	78db      	ldrb	r3, [r3, #3]
 8007c36:	3b01      	subs	r3, #1
 8007c38:	2b04      	cmp	r3, #4
 8007c3a:	f200 8090 	bhi.w	8007d5e <USBH_AUDIO_Control+0x146>
 8007c3e:	a201      	add	r2, pc, #4	; (adr r2, 8007c44 <USBH_AUDIO_Control+0x2c>)
 8007c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c44:	08007c59 	.word	0x08007c59
 8007c48:	08007cad 	.word	0x08007cad
 8007c4c:	08007d5f 	.word	0x08007d5f
 8007c50:	08007d2b 	.word	0x08007d2b
 8007c54:	08007d45 	.word	0x08007d45
  {
    case AUDIO_CONTROL_INIT:
      if ((phost->Timer & 1U) == 0U)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8007c5e:	f003 0301 	and.w	r3, r3, #1
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d17d      	bne.n	8007d62 <USBH_AUDIO_Control+0x14a>
      {
        AUDIO_Handle->control.timer = phost->Timer;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
        (void)USBH_InterruptReceiveData(phost,
                                        (uint8_t *)(void *)(AUDIO_Handle->mem),
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	f503 71c8 	add.w	r1, r3, #400	; 0x190
                                        (uint8_t)AUDIO_Handle->control.EpSize,
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	f8b3 3186 	ldrh.w	r3, [r3, #390]	; 0x186
        (void)USBH_InterruptReceiveData(phost,
 8007c7e:	b2da      	uxtb	r2, r3
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f001 fe9d 	bl	80099c6 <USBH_InterruptReceiveData>
                                        AUDIO_Handle->control.Pipe);

        AUDIO_Handle->temp_feature  = AUDIO_Handle->headphone.asociated_feature;
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
        AUDIO_Handle->temp_channels = AUDIO_Handle->headphone.asociated_channels;
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	f893 2109 	ldrb.w	r2, [r3, #265]	; 0x109
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1

        AUDIO_Handle->control_state = AUDIO_CONTROL_CHANGE;
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	70da      	strb	r2, [r3, #3]
      }
      break;
 8007caa:	e05a      	b.n	8007d62 <USBH_AUDIO_Control+0x14a>

    case AUDIO_CONTROL_CHANGE:
      if (USBH_LL_GetURBState(phost, AUDIO_Handle->control.Pipe) == USBH_URB_DONE)
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f002 f9ce 	bl	800a056 <USBH_LL_GetURBState>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d114      	bne.n	8007cea <USBH_AUDIO_Control+0xd2>
      {
        attribute = LE16(&AUDIO_Handle->mem[0]);
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	f8b3 2190 	ldrh.w	r2, [r3, #400]	; 0x190
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8007ccc:	3302      	adds	r3, #2
 8007cce:	881b      	ldrh	r3, [r3, #0]
 8007cd0:	021b      	lsls	r3, r3, #8
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	81fb      	strh	r3, [r7, #14]
        if (USBH_AUDIO_SetControlAttribute(phost, (uint8_t)attribute) == USBH_BUSY)
 8007cd8:	89fb      	ldrh	r3, [r7, #14]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 f97a 	bl	8007fd8 <USBH_AUDIO_SetControlAttribute>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d03d      	beq.n	8007d66 <USBH_AUDIO_Control+0x14e>
        {
          break;
        }
      }

      if ((phost->Timer - AUDIO_Handle->control.timer) >= AUDIO_Handle->control.Poll)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	f892 218b 	ldrb.w	r2, [r2, #395]	; 0x18b
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d333      	bcc.n	8007d6a <USBH_AUDIO_Control+0x152>
      {
        AUDIO_Handle->control.timer = phost->Timer;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c

        (void)USBH_InterruptReceiveData(phost,
                                        (uint8_t *)(void *)(AUDIO_Handle->mem),
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f503 71c8 	add.w	r1, r3, #400	; 0x190
                                        (uint8_t)AUDIO_Handle->control.EpSize,
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	f8b3 3186 	ldrh.w	r3, [r3, #390]	; 0x186
        (void)USBH_InterruptReceiveData(phost,
 8007d1a:	b2da      	uxtb	r2, r3
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f001 fe4f 	bl	80099c6 <USBH_InterruptReceiveData>
                                        AUDIO_Handle->control.Pipe);

      }
      break;
 8007d28:	e01f      	b.n	8007d6a <USBH_AUDIO_Control+0x152>

    case AUDIO_CONTROL_VOLUME_UP:
      if (USBH_AUDIO_SetControlAttribute(phost, 1U) == USBH_OK)
 8007d2a:	2101      	movs	r1, #1
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f000 f953 	bl	8007fd8 <USBH_AUDIO_SetControlAttribute>
 8007d32:	4603      	mov	r3, r0
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d11a      	bne.n	8007d6e <USBH_AUDIO_Control+0x156>
      {
        AUDIO_Handle->control_state = AUDIO_CONTROL_INIT;
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	70da      	strb	r2, [r3, #3]
        status = USBH_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8007d42:	e014      	b.n	8007d6e <USBH_AUDIO_Control+0x156>

    case AUDIO_CONTROL_VOLUME_DOWN:
      if (USBH_AUDIO_SetControlAttribute(phost, 2U) == USBH_OK)
 8007d44:	2102      	movs	r1, #2
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 f946 	bl	8007fd8 <USBH_AUDIO_SetControlAttribute>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10f      	bne.n	8007d72 <USBH_AUDIO_Control+0x15a>
      {
        AUDIO_Handle->control_state = AUDIO_CONTROL_INIT;
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	2201      	movs	r2, #1
 8007d56:	70da      	strb	r2, [r3, #3]
        status = USBH_OK;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8007d5c:	e009      	b.n	8007d72 <USBH_AUDIO_Control+0x15a>

    case AUDIO_CONTROL_IDLE:
    default:
      break;
 8007d5e:	bf00      	nop
 8007d60:	e008      	b.n	8007d74 <USBH_AUDIO_Control+0x15c>
      break;
 8007d62:	bf00      	nop
 8007d64:	e006      	b.n	8007d74 <USBH_AUDIO_Control+0x15c>
          break;
 8007d66:	bf00      	nop
 8007d68:	e004      	b.n	8007d74 <USBH_AUDIO_Control+0x15c>
      break;
 8007d6a:	bf00      	nop
 8007d6c:	e002      	b.n	8007d74 <USBH_AUDIO_Control+0x15c>
      break;
 8007d6e:	bf00      	nop
 8007d70:	e000      	b.n	8007d74 <USBH_AUDIO_Control+0x15c>
      break;
 8007d72:	bf00      	nop
  }

  return status;
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop

08007d80 <USBH_AUDIO_OutputStream>:
  * @brief  Handle Output stream process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_OutputStream(USBH_HandleTypeDef *phost)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b086      	sub	sp, #24
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	75fb      	strb	r3, [r7, #23]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	613b      	str	r3, [r7, #16]
  uint8_t *buff;


  switch (AUDIO_Handle->play_state)
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	789b      	ldrb	r3, [r3, #2]
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d85c      	bhi.n	8007e5a <USBH_AUDIO_OutputStream+0xda>
 8007da0:	a201      	add	r2, pc, #4	; (adr r2, 8007da8 <USBH_AUDIO_OutputStream+0x28>)
 8007da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da6:	bf00      	nop
 8007da8:	08007dbd 	.word	0x08007dbd
 8007dac:	08007e19 	.word	0x08007e19
 8007db0:	08007de3 	.word	0x08007de3
 8007db4:	08007e4f 	.word	0x08007e4f
 8007db8:	08007e49 	.word	0x08007e49
  {
    case AUDIO_PLAYBACK_INIT:

      if (AUDIO_Handle->class_desc.as_desc[AUDIO_Handle->headphone.asociated_as].FormatTypeDesc->bSamFreqType == 0U)
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	3317      	adds	r3, #23
 8007dc6:	00db      	lsls	r3, r3, #3
 8007dc8:	4413      	add	r3, r2
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	79db      	ldrb	r3, [r3, #7]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d103      	bne.n	8007dda <USBH_AUDIO_OutputStream+0x5a>
      {
        AUDIO_Handle->play_state = AUDIO_PLAYBACK_SET_EP_FREQ;
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	2203      	movs	r2, #3
 8007dd6:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007dd8:	e044      	b.n	8007e64 <USBH_AUDIO_OutputStream+0xe4>
        AUDIO_Handle->play_state = AUDIO_PLAYBACK_SET_EP;
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	2202      	movs	r2, #2
 8007dde:	709a      	strb	r2, [r3, #2]
      break;
 8007de0:	e040      	b.n	8007e64 <USBH_AUDIO_OutputStream+0xe4>

    case AUDIO_PLAYBACK_SET_EP_FREQ:

      buff = (uint8_t *)AUDIO_Handle->class_desc.as_desc[AUDIO_Handle->headphone.asociated_as].FormatTypeDesc->tSamFreq[0];
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	3317      	adds	r3, #23
 8007dec:	00db      	lsls	r3, r3, #3
 8007dee:	4413      	add	r3, r2
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	3308      	adds	r3, #8
 8007df4:	60fb      	str	r3, [r7, #12]

      status = USBH_AUDIO_SetEndpointControls(phost, AUDIO_Handle->headphone.Ep, buff);
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f7ff fed3 	bl	8007bac <USBH_AUDIO_SetEndpointControls>
 8007e06:	4603      	mov	r3, r0
 8007e08:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8007e0a:	7dfb      	ldrb	r3, [r7, #23]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d126      	bne.n	8007e5e <USBH_AUDIO_OutputStream+0xde>
      {
        AUDIO_Handle->play_state = AUDIO_PLAYBACK_IDLE;
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	2205      	movs	r2, #5
 8007e14:	709a      	strb	r2, [r3, #2]
      }
      break;
 8007e16:	e022      	b.n	8007e5e <USBH_AUDIO_OutputStream+0xde>

    case AUDIO_PLAYBACK_SET_EP:
      buff = (uint8_t *)(void *)&AUDIO_Handle->headphone.frequency;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8007e1e:	60fb      	str	r3, [r7, #12]
      status = USBH_AUDIO_SetEndpointControls(phost, AUDIO_Handle->headphone.Ep, buff);
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	4619      	mov	r1, r3
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7ff febe 	bl	8007bac <USBH_AUDIO_SetEndpointControls>
 8007e30:	4603      	mov	r3, r0
 8007e32:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8007e34:	7dfb      	ldrb	r3, [r7, #23]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d113      	bne.n	8007e62 <USBH_AUDIO_OutputStream+0xe2>
      {
        AUDIO_Handle->play_state = AUDIO_PLAYBACK_IDLE;
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	2205      	movs	r2, #5
 8007e3e:	709a      	strb	r2, [r3, #2]
        USBH_AUDIO_FrequencySet(phost);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 f96e 	bl	8008122 <USBH_AUDIO_FrequencySet>
      }
      break;
 8007e46:	e00c      	b.n	8007e62 <USBH_AUDIO_OutputStream+0xe2>

    case AUDIO_PLAYBACK_IDLE:
      status = USBH_OK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e4c:	e00a      	b.n	8007e64 <USBH_AUDIO_OutputStream+0xe4>

    case AUDIO_PLAYBACK_PLAY:
      (void)USBH_AUDIO_Transmit(phost);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f80e 	bl	8007e70 <USBH_AUDIO_Transmit>
      status = USBH_OK;
 8007e54:	2300      	movs	r3, #0
 8007e56:	75fb      	strb	r3, [r7, #23]
      break;
 8007e58:	e004      	b.n	8007e64 <USBH_AUDIO_OutputStream+0xe4>

    default:
      break;
 8007e5a:	bf00      	nop
 8007e5c:	e002      	b.n	8007e64 <USBH_AUDIO_OutputStream+0xe4>
      break;
 8007e5e:	bf00      	nop
 8007e60:	e000      	b.n	8007e64 <USBH_AUDIO_OutputStream+0xe4>
      break;
 8007e62:	bf00      	nop
  }

  return status;
 8007e64:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3718      	adds	r7, #24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop

08007e70 <USBH_AUDIO_Transmit>:
  * @brief  Handle Transmission process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_Transmit(USBH_HandleTypeDef *phost)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007e82:	69db      	ldr	r3, [r3, #28]
 8007e84:	60bb      	str	r3, [r7, #8]

  switch (AUDIO_Handle->processing_state)
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	791b      	ldrb	r3, [r3, #4]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d002      	beq.n	8007e94 <USBH_AUDIO_Transmit+0x24>
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d033      	beq.n	8007efa <USBH_AUDIO_Transmit+0x8a>
 8007e92:	e096      	b.n	8007fc2 <USBH_AUDIO_Transmit+0x152>
  {
    case AUDIO_DATA_START_OUT:
      /* Sync with start of Even Frame */
      if ((phost->Timer & 1U) == 0U)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f040 8092 	bne.w	8007fc8 <USBH_AUDIO_Transmit+0x158>
      {
        AUDIO_Handle->headphone.timer = phost->Timer;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        AUDIO_Handle->processing_state = AUDIO_DATA_OUT;
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	711a      	strb	r2, [r3, #4]
        (void)USBH_IsocSendData(phost,
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
                                AUDIO_Handle->headphone.buf,
                                (uint32_t)AUDIO_Handle->headphone.frame_length,
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
        (void)USBH_IsocSendData(phost,
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f001 fd9a 	bl	8009a04 <USBH_IsocSendData>
                                AUDIO_Handle->headphone.Pipe);

        AUDIO_Handle->headphone.partial_ptr = AUDIO_Handle->headphone.frame_length;
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        AUDIO_Handle->headphone.global_ptr = AUDIO_Handle->headphone.frame_length;
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
        AUDIO_Handle->headphone.cbuf = AUDIO_Handle->headphone.buf;
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007ef8:	e066      	b.n	8007fc8 <USBH_AUDIO_Transmit+0x158>

    case AUDIO_DATA_OUT:
      if ((USBH_LL_GetURBState(phost, AUDIO_Handle->headphone.Pipe) == USBH_URB_DONE) &&
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f002 f8a7 	bl	800a056 <USBH_LL_GetURBState>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d15e      	bne.n	8007fcc <USBH_AUDIO_Transmit+0x15c>
          ((phost->Timer - AUDIO_Handle->headphone.timer) >= AUDIO_Handle->headphone.Poll))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	f892 20fc 	ldrb.w	r2, [r2, #252]	; 0xfc
      if ((USBH_LL_GetURBState(phost, AUDIO_Handle->headphone.Pipe) == USBH_URB_DONE) &&
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d352      	bcc.n	8007fcc <USBH_AUDIO_Transmit+0x15c>
      {
        AUDIO_Handle->headphone.timer = phost->Timer;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

        if (AUDIO_Handle->control.supported == 1U)
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	f893 3189 	ldrb.w	r3, [r3, #393]	; 0x189
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d102      	bne.n	8007f42 <USBH_AUDIO_Transmit+0xd2>
        {
          (void)USBH_AUDIO_Control(phost);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f7ff fe6b 	bl	8007c18 <USBH_AUDIO_Control>
        }

        if (AUDIO_Handle->headphone.global_ptr <= AUDIO_Handle->headphone.total_length)
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d82b      	bhi.n	8007faa <USBH_AUDIO_Transmit+0x13a>
        {
          (void)USBH_IsocSendData(phost,
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
                                  AUDIO_Handle->headphone.cbuf,
                                  (uint32_t)AUDIO_Handle->headphone.frame_length,
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
          (void)USBH_IsocSendData(phost,
 8007f5e:	461a      	mov	r2, r3
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f001 fd4c 	bl	8009a04 <USBH_IsocSendData>
                                  AUDIO_Handle->headphone.Pipe);

          AUDIO_Handle->headphone.cbuf += AUDIO_Handle->headphone.frame_length;
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007f72:	68ba      	ldr	r2, [r7, #8]
 8007f74:	f8b2 2120 	ldrh.w	r2, [r2, #288]	; 0x120
 8007f78:	441a      	add	r2, r3
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
          AUDIO_Handle->headphone.partial_ptr += AUDIO_Handle->headphone.frame_length;
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	f8b2 2120 	ldrh.w	r2, [r2, #288]	; 0x120
 8007f8c:	441a      	add	r2, r3
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
          AUDIO_Handle->headphone.global_ptr += AUDIO_Handle->headphone.frame_length;
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007f9a:	68ba      	ldr	r2, [r7, #8]
 8007f9c:	f8b2 2120 	ldrh.w	r2, [r2, #288]	; 0x120
 8007fa0:	441a      	add	r2, r3
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
          AUDIO_Handle->headphone.partial_ptr = 0xFFFFFFFFU;
          AUDIO_Handle->play_state = AUDIO_PLAYBACK_IDLE;
          USBH_AUDIO_BufferEmptyCallback(phost);
        }
      }
      break;
 8007fa8:	e010      	b.n	8007fcc <USBH_AUDIO_Transmit+0x15c>
          AUDIO_Handle->headphone.partial_ptr = 0xFFFFFFFFU;
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
          AUDIO_Handle->play_state = AUDIO_PLAYBACK_IDLE;
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	2205      	movs	r2, #5
 8007fb8:	709a      	strb	r2, [r3, #2]
          USBH_AUDIO_BufferEmptyCallback(phost);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f8bb 	bl	8008136 <USBH_AUDIO_BufferEmptyCallback>
      break;
 8007fc0:	e004      	b.n	8007fcc <USBH_AUDIO_Transmit+0x15c>

    default:
      status = USBH_FAIL;
 8007fc2:	2302      	movs	r3, #2
 8007fc4:	73fb      	strb	r3, [r7, #15]
      break;
 8007fc6:	e002      	b.n	8007fce <USBH_AUDIO_Transmit+0x15e>
      break;
 8007fc8:	bf00      	nop
 8007fca:	e000      	b.n	8007fce <USBH_AUDIO_Transmit+0x15e>
      break;
 8007fcc:	bf00      	nop
  }
  return status;
 8007fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3710      	adds	r7, #16
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <USBH_AUDIO_SetControlAttribute>:
  * @param  phost: Host handle
  * @param  attrib: control attribute
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_AUDIO_SetControlAttribute(USBH_HandleTypeDef *phost, uint8_t attrib)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle;


  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	60bb      	str	r3, [r7, #8]

  switch (attrib)
 8007ff2:	78fb      	ldrb	r3, [r7, #3]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d002      	beq.n	8007ffe <USBH_AUDIO_SetControlAttribute+0x26>
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	d00b      	beq.n	8008014 <USBH_AUDIO_SetControlAttribute+0x3c>
 8007ffc:	e015      	b.n	800802a <USBH_AUDIO_SetControlAttribute+0x52>
  {
    case 0x01:
      AUDIO_Handle->headphone.attribute.volume += AUDIO_Handle->headphone.attribute.resolution;
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800800a:	441a      	add	r2, r3
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
      break;
 8008012:	e00d      	b.n	8008030 <USBH_AUDIO_SetControlAttribute+0x58>

    case 0x02:
      AUDIO_Handle->headphone.attribute.volume -= AUDIO_Handle->headphone.attribute.resolution;
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8008020:	1ad2      	subs	r2, r2, r3
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
      break;
 8008028:	e002      	b.n	8008030 <USBH_AUDIO_SetControlAttribute+0x58>

    default :
      status = USBH_FAIL;
 800802a:	2302      	movs	r3, #2
 800802c:	73fb      	strb	r3, [r7, #15]
      break;
 800802e:	bf00      	nop
  }

  if (AUDIO_Handle->headphone.attribute.volume > AUDIO_Handle->headphone.attribute.volumeMax)
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800803c:	429a      	cmp	r2, r3
 800803e:	d905      	bls.n	800804c <USBH_AUDIO_SetControlAttribute+0x74>
  {
    AUDIO_Handle->headphone.attribute.volume = AUDIO_Handle->headphone.attribute.volumeMax;
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
  }

  if (AUDIO_Handle->headphone.attribute.volume < AUDIO_Handle->headphone.attribute.volumeMin)
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8008058:	429a      	cmp	r2, r3
 800805a:	d205      	bcs.n	8008068 <USBH_AUDIO_SetControlAttribute+0x90>
  {
    AUDIO_Handle->headphone.attribute.volume = AUDIO_Handle->headphone.attribute.volumeMin;
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
  }

  if (AUDIO_SetVolume(phost,
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	f893 11a0 	ldrb.w	r1, [r3, #416]	; 0x1a0
                      AUDIO_Handle->temp_feature,
                      (uint8_t)AUDIO_Handle->temp_channels,
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	f893 21a1 	ldrb.w	r2, [r3, #417]	; 0x1a1
                      (uint16_t)AUDIO_Handle->headphone.attribute.volume) != USBH_BUSY)
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
  if (AUDIO_SetVolume(phost,
 800807a:	b29b      	uxth	r3, r3
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f827 	bl	80080d0 <AUDIO_SetVolume>
 8008082:	4603      	mov	r3, r0
 8008084:	2b01      	cmp	r3, #1
 8008086:	d01e      	beq.n	80080c6 <USBH_AUDIO_SetControlAttribute+0xee>
  {

    if (AUDIO_Handle->temp_channels == 1U)
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 800808e:	2b01      	cmp	r3, #1
 8008090:	d10e      	bne.n	80080b0 <USBH_AUDIO_SetControlAttribute+0xd8>
    {
      AUDIO_Handle->temp_feature = AUDIO_Handle->headphone.asociated_feature;
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
      AUDIO_Handle->temp_channels = AUDIO_Handle->headphone.asociated_channels;
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	f893 2109 	ldrb.w	r2, [r3, #265]	; 0x109
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
      status = USBH_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	73fb      	strb	r3, [r7, #15]
 80080ae:	e007      	b.n	80080c0 <USBH_AUDIO_SetControlAttribute+0xe8>
    }
    else
    {
      AUDIO_Handle->temp_channels--;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 80080b6:	3b01      	subs	r3, #1
 80080b8:	b2da      	uxtb	r2, r3
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
    }
    AUDIO_Handle->cs_req_state = AUDIO_REQ_GET_VOLUME;
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2206      	movs	r2, #6
 80080c4:	705a      	strb	r2, [r3, #1]
  }


  return status;
 80080c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3710      	adds	r7, #16
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <AUDIO_SetVolume>:
  * @param  channel: channel index
  * @param  volume: new volume
  * @retval USBH Status
  */
static USBH_StatusTypeDef AUDIO_SetVolume(USBH_HandleTypeDef *phost, uint8_t feature, uint8_t channel, uint16_t volume)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af02      	add	r7, sp, #8
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	4608      	mov	r0, r1
 80080da:	4611      	mov	r1, r2
 80080dc:	461a      	mov	r2, r3
 80080de:	4603      	mov	r3, r0
 80080e0:	70fb      	strb	r3, [r7, #3]
 80080e2:	460b      	mov	r3, r1
 80080e4:	70bb      	strb	r3, [r7, #2]
 80080e6:	4613      	mov	r3, r2
 80080e8:	803b      	strh	r3, [r7, #0]
  USBH_StatusTypeDef status = USBH_BUSY;
 80080ea:	2301      	movs	r3, #1
 80080ec:	73fb      	strb	r3, [r7, #15]
  AUDIO_HandleTypeDef *AUDIO_Handle;


  AUDIO_Handle = (AUDIO_HandleTypeDef *) phost->pActiveClass->pData;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	60bb      	str	r3, [r7, #8]

  AUDIO_Handle->mem[0] = volume;
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	883a      	ldrh	r2, [r7, #0]
 80080fc:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190

  status = USBH_AC_SetCur(phost, UAC_FEATURE_UNIT, feature,
 8008100:	78fa      	ldrb	r2, [r7, #3]
 8008102:	2302      	movs	r3, #2
 8008104:	9301      	str	r3, [sp, #4]
 8008106:	78bb      	ldrb	r3, [r7, #2]
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	2302      	movs	r3, #2
 800810c:	2106      	movs	r1, #6
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7ff fa76 	bl	8007600 <USBH_AC_SetCur>
 8008114:	4603      	mov	r3, r0
 8008116:	73fb      	strb	r3, [r7, #15]
                          VOLUME_CONTROL, channel, 2U);

  return status;
 8008118:	7bfb      	ldrb	r3, [r7, #15]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}

08008122 <USBH_AUDIO_FrequencySet>:
  * @brief  The function informs user that Settings have been changed
  *  @param  phost: Selected device
  * @retval None
  */
__weak void USBH_AUDIO_FrequencySet(USBH_HandleTypeDef *phost)
{
 8008122:	b480      	push	{r7}
 8008124:	b083      	sub	sp, #12
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800812a:	bf00      	nop
 800812c:	370c      	adds	r7, #12
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr

08008136 <USBH_AUDIO_BufferEmptyCallback>:
  * @brief  The function informs user that User data are processed
  *  @param  phost: Selected device
  * @retval None
  */
__weak void USBH_AUDIO_BufferEmptyCallback(USBH_HandleTypeDef *phost)
{
 8008136:	b480      	push	{r7}
 8008138:	b083      	sub	sp, #12
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800813e:	bf00      	nop
 8008140:	370c      	adds	r7, #12
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	b084      	sub	sp, #16
 800814e:	af00      	add	r7, sp, #0
 8008150:	60f8      	str	r0, [r7, #12]
 8008152:	60b9      	str	r1, [r7, #8]
 8008154:	4613      	mov	r3, r2
 8008156:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800815e:	2302      	movs	r3, #2
 8008160:	e029      	b.n	80081b6 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	79fa      	ldrb	r2, [r7, #7]
 8008166:	f883 249c 	strb.w	r2, [r3, #1180]	; 0x49c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2200      	movs	r2, #0
 800816e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
  phost->ClassNumber = 0U;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2200      	movs	r2, #0
 8008176:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f000 f81f 	bl	80081be <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2200      	movs	r2, #0
 8008194:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d003      	beq.n	80081ae <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	68ba      	ldr	r2, [r7, #8]
 80081aa:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80081ae:	68f8      	ldr	r0, [r7, #12]
 80081b0:	f001 fe1e 	bl	8009df0 <USBH_LL_Init>

  return USBH_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}

080081be <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80081be:	b580      	push	{r7, lr}
 80081c0:	b084      	sub	sp, #16
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80081c6:	2300      	movs	r3, #0
 80081c8:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80081ca:	2300      	movs	r3, #0
 80081cc:	60fb      	str	r3, [r7, #12]
 80081ce:	e00a      	b.n	80081e6 <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f503 738a 	add.w	r3, r3, #276	; 0x114
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	4413      	add	r3, r2
 80081dc:	2200      	movs	r2, #0
 80081de:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3301      	adds	r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b0f      	cmp	r3, #15
 80081ea:	d9f1      	bls.n	80081d0 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80081ec:	2300      	movs	r3, #0
 80081ee:	60fb      	str	r3, [r7, #12]
 80081f0:	e009      	b.n	8008206 <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80081fc:	2200      	movs	r2, #0
 80081fe:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	3301      	adds	r3, #1
 8008204:	60fb      	str	r3, [r7, #12]
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800820c:	d3f1      	bcc.n	80081f2 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

  phost->Control.state = CTRL_SETUP;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2240      	movs	r2, #64	; 0x40
 8008232:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	331c      	adds	r3, #28
 800825e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008262:	2100      	movs	r1, #0
 8008264:	4618      	mov	r0, r3
 8008266:	f002 f863 	bl	800a330 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008270:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008274:	2100      	movs	r1, #0
 8008276:	4618      	mov	r0, r3
 8008278:	f002 f85a 	bl	800a330 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f203 3326 	addw	r3, r3, #806	; 0x326
 8008282:	2212      	movs	r2, #18
 8008284:	2100      	movs	r1, #0
 8008286:	4618      	mov	r0, r3
 8008288:	f002 f852 	bl	800a330 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008292:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8008296:	2100      	movs	r1, #0
 8008298:	4618      	mov	r0, r3
 800829a:	f002 f849 	bl	800a330 <memset>

  return USBH_OK;
 800829e:	2300      	movs	r3, #0
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3710      	adds	r7, #16
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d017      	beq.n	80082ec <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d10f      	bne.n	80082e6 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 80082cc:	1c59      	adds	r1, r3, #1
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	f8c2 1450 	str.w	r1, [r2, #1104]	; 0x450
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	f503 7389 	add.w	r3, r3, #274	; 0x112
 80082da:	6839      	ldr	r1, [r7, #0]
 80082dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	73fb      	strb	r3, [r7, #15]
 80082e4:	e004      	b.n	80082f0 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80082e6:	2302      	movs	r3, #2
 80082e8:	73fb      	strb	r3, [r7, #15]
 80082ea:	e001      	b.n	80082f0 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80082ec:	2302      	movs	r3, #2
 80082ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3714      	adds	r7, #20
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80082fe:	b480      	push	{r7}
 8008300:	b087      	sub	sp, #28
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
 8008306:	4608      	mov	r0, r1
 8008308:	4611      	mov	r1, r2
 800830a:	461a      	mov	r2, r3
 800830c:	4603      	mov	r3, r0
 800830e:	70fb      	strb	r3, [r7, #3]
 8008310:	460b      	mov	r3, r1
 8008312:	70bb      	strb	r3, [r7, #2]
 8008314:	4613      	mov	r3, r2
 8008316:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008318:	2300      	movs	r3, #0
 800831a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800831c:	2300      	movs	r3, #0
 800831e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008326:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008328:	e025      	b.n	8008376 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800832a:	7dfb      	ldrb	r3, [r7, #23]
 800832c:	221a      	movs	r2, #26
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	3308      	adds	r3, #8
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	4413      	add	r3, r2
 8008338:	3302      	adds	r3, #2
 800833a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	795b      	ldrb	r3, [r3, #5]
 8008340:	78fa      	ldrb	r2, [r7, #3]
 8008342:	429a      	cmp	r2, r3
 8008344:	d002      	beq.n	800834c <USBH_FindInterface+0x4e>
 8008346:	78fb      	ldrb	r3, [r7, #3]
 8008348:	2bff      	cmp	r3, #255	; 0xff
 800834a:	d111      	bne.n	8008370 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008350:	78ba      	ldrb	r2, [r7, #2]
 8008352:	429a      	cmp	r2, r3
 8008354:	d002      	beq.n	800835c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008356:	78bb      	ldrb	r3, [r7, #2]
 8008358:	2bff      	cmp	r3, #255	; 0xff
 800835a:	d109      	bne.n	8008370 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008360:	787a      	ldrb	r2, [r7, #1]
 8008362:	429a      	cmp	r2, r3
 8008364:	d002      	beq.n	800836c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008366:	787b      	ldrb	r3, [r7, #1]
 8008368:	2bff      	cmp	r3, #255	; 0xff
 800836a:	d101      	bne.n	8008370 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800836c:	7dfb      	ldrb	r3, [r7, #23]
 800836e:	e006      	b.n	800837e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	3301      	adds	r3, #1
 8008374:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008376:	7dfb      	ldrb	r3, [r7, #23]
 8008378:	2b09      	cmp	r3, #9
 800837a:	d9d6      	bls.n	800832a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800837c:	23ff      	movs	r3, #255	; 0xff
}
 800837e:	4618      	mov	r0, r3
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <USBH_FindInterfaceIndex>:
  * @param  alt_settings    : alternate setting number
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterfaceIndex(USBH_HandleTypeDef *phost, uint8_t interface_number, uint8_t alt_settings)
{
 800838a:	b480      	push	{r7}
 800838c:	b087      	sub	sp, #28
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	460b      	mov	r3, r1
 8008394:	70fb      	strb	r3, [r7, #3]
 8008396:	4613      	mov	r3, r2
 8008398:	70bb      	strb	r3, [r7, #2]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800839a:	2300      	movs	r3, #0
 800839c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800839e:	2300      	movs	r3, #0
 80083a0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80083a8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80083aa:	e017      	b.n	80083dc <USBH_FindInterfaceIndex+0x52>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80083ac:	7dfb      	ldrb	r3, [r7, #23]
 80083ae:	221a      	movs	r2, #26
 80083b0:	fb02 f303 	mul.w	r3, r2, r3
 80083b4:	3308      	adds	r3, #8
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	4413      	add	r3, r2
 80083ba:	3302      	adds	r3, #2
 80083bc:	613b      	str	r3, [r7, #16]
    if ((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	789b      	ldrb	r3, [r3, #2]
 80083c2:	78fa      	ldrb	r2, [r7, #3]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d106      	bne.n	80083d6 <USBH_FindInterfaceIndex+0x4c>
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	78db      	ldrb	r3, [r3, #3]
 80083cc:	78ba      	ldrb	r2, [r7, #2]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d101      	bne.n	80083d6 <USBH_FindInterfaceIndex+0x4c>
    {
      return  if_ix;
 80083d2:	7dfb      	ldrb	r3, [r7, #23]
 80083d4:	e006      	b.n	80083e4 <USBH_FindInterfaceIndex+0x5a>
    }
    if_ix++;
 80083d6:	7dfb      	ldrb	r3, [r7, #23]
 80083d8:	3301      	adds	r3, #1
 80083da:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80083dc:	7dfb      	ldrb	r3, [r7, #23]
 80083de:	2b09      	cmp	r3, #9
 80083e0:	d9e4      	bls.n	80083ac <USBH_FindInterfaceIndex+0x22>
  }
  return 0xFFU;
 80083e2:	23ff      	movs	r3, #255	; 0xff
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	371c      	adds	r7, #28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f001 fd35 	bl	8009e68 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80083fe:	2101      	movs	r1, #1
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f001 fe3b 	bl	800a07c <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008406:	2300      	movs	r3, #0
}
 8008408:	4618      	mov	r0, r3
 800840a:	3708      	adds	r7, #8
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b088      	sub	sp, #32
 8008414:	af04      	add	r7, sp, #16
 8008416:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008418:	2302      	movs	r3, #2
 800841a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800841c:	2300      	movs	r3, #0
 800841e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8008426:	b2db      	uxtb	r3, r3
 8008428:	2b01      	cmp	r3, #1
 800842a:	d102      	bne.n	8008432 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2203      	movs	r2, #3
 8008430:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	b2db      	uxtb	r3, r3
 8008438:	2b0b      	cmp	r3, #11
 800843a:	f200 81c0 	bhi.w	80087be <USBH_Process+0x3ae>
 800843e:	a201      	add	r2, pc, #4	; (adr r2, 8008444 <USBH_Process+0x34>)
 8008440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008444:	08008475 	.word	0x08008475
 8008448:	080084a7 	.word	0x080084a7
 800844c:	0800850f 	.word	0x0800850f
 8008450:	08008759 	.word	0x08008759
 8008454:	080087bf 	.word	0x080087bf
 8008458:	080085b3 	.word	0x080085b3
 800845c:	080086ff 	.word	0x080086ff
 8008460:	080085e9 	.word	0x080085e9
 8008464:	08008609 	.word	0x08008609
 8008468:	08008629 	.word	0x08008629
 800846c:	0800866d 	.word	0x0800866d
 8008470:	08008741 	.word	0x08008741
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 81a0 	beq.w	80087c2 <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008488:	20c8      	movs	r0, #200	; 0xc8
 800848a:	f001 fe41 	bl	800a110 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f001 fd47 	bl	8009f22 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80084a4:	e18d      	b.n	80087c2 <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d107      	bne.n	80084c0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2202      	movs	r2, #2
 80084bc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80084be:	e18f      	b.n	80087e0 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 80084c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80084ca:	d914      	bls.n	80084f6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80084d2:	3301      	adds	r3, #1
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80084e2:	2b03      	cmp	r3, #3
 80084e4:	d903      	bls.n	80084ee <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	220d      	movs	r2, #13
 80084ea:	701a      	strb	r2, [r3, #0]
      break;
 80084ec:	e178      	b.n	80087e0 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	701a      	strb	r2, [r3, #0]
      break;
 80084f4:	e174      	b.n	80087e0 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 80084fc:	f103 020a 	add.w	r2, r3, #10
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
          USBH_Delay(10U);
 8008506:	200a      	movs	r0, #10
 8008508:	f001 fe02 	bl	800a110 <USBH_Delay>
      break;
 800850c:	e168      	b.n	80087e0 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8008514:	2b00      	cmp	r3, #0
 8008516:	d005      	beq.n	8008524 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800851e:	2104      	movs	r1, #4
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008524:	2064      	movs	r0, #100	; 0x64
 8008526:	f001 fdf3 	bl	800a110 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f001 fcd2 	bl	8009ed4 <USBH_LL_GetSpeed>
 8008530:	4603      	mov	r3, r0
 8008532:	461a      	mov	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2205      	movs	r2, #5
 800853e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008540:	2100      	movs	r1, #0
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f001 faa8 	bl	8009a98 <USBH_AllocPipe>
 8008548:	4603      	mov	r3, r0
 800854a:	461a      	mov	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008550:	2180      	movs	r1, #128	; 0x80
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f001 faa0 	bl	8009a98 <USBH_AllocPipe>
 8008558:	4603      	mov	r3, r0
 800855a:	461a      	mov	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	7919      	ldrb	r1, [r3, #4]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008574:	b292      	uxth	r2, r2
 8008576:	9202      	str	r2, [sp, #8]
 8008578:	2200      	movs	r2, #0
 800857a:	9201      	str	r2, [sp, #4]
 800857c:	9300      	str	r3, [sp, #0]
 800857e:	4603      	mov	r3, r0
 8008580:	2280      	movs	r2, #128	; 0x80
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f001 fa59 	bl	8009a3a <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	7959      	ldrb	r1, [r3, #5]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800859c:	b292      	uxth	r2, r2
 800859e:	9202      	str	r2, [sp, #8]
 80085a0:	2200      	movs	r2, #0
 80085a2:	9201      	str	r2, [sp, #4]
 80085a4:	9300      	str	r3, [sp, #0]
 80085a6:	4603      	mov	r3, r0
 80085a8:	2200      	movs	r2, #0
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f001 fa45 	bl	8009a3a <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80085b0:	e116      	b.n	80087e0 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 f91a 	bl	80087ec <USBH_HandleEnum>
 80085b8:	4603      	mov	r3, r0
 80085ba:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80085bc:	7bbb      	ldrb	r3, [r7, #14]
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f040 8100 	bne.w	80087c6 <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d103      	bne.n	80085e0 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2208      	movs	r2, #8
 80085dc:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80085de:	e0f2      	b.n	80087c6 <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2207      	movs	r2, #7
 80085e4:	701a      	strb	r2, [r3, #0]
      break;
 80085e6:	e0ee      	b.n	80087c6 <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	f000 80eb 	beq.w	80087ca <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 80085fa:	2101      	movs	r1, #1
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2208      	movs	r2, #8
 8008604:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008606:	e0e0      	b.n	80087ca <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800860e:	b29b      	uxth	r3, r3
 8008610:	4619      	mov	r1, r3
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 fc41 	bl	8008e9a <USBH_SetCfg>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	f040 80d7 	bne.w	80087ce <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2209      	movs	r2, #9
 8008624:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008626:	e0d2      	b.n	80087ce <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800862e:	f003 0320 	and.w	r3, r3, #32
 8008632:	2b00      	cmp	r3, #0
 8008634:	d016      	beq.n	8008664 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008636:	2101      	movs	r1, #1
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 fc78 	bl	8008f2e <USBH_SetFeature>
 800863e:	4603      	mov	r3, r0
 8008640:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008642:	7bbb      	ldrb	r3, [r7, #14]
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b00      	cmp	r3, #0
 8008648:	d103      	bne.n	8008652 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	220a      	movs	r2, #10
 800864e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008650:	e0bf      	b.n	80087d2 <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8008652:	7bbb      	ldrb	r3, [r7, #14]
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b03      	cmp	r3, #3
 8008658:	f040 80bb 	bne.w	80087d2 <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	220a      	movs	r2, #10
 8008660:	701a      	strb	r2, [r3, #0]
      break;
 8008662:	e0b6      	b.n	80087d2 <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	220a      	movs	r2, #10
 8008668:	701a      	strb	r2, [r3, #0]
      break;
 800866a:	e0b2      	b.n	80087d2 <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 80af 	beq.w	80087d6 <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008680:	2300      	movs	r3, #0
 8008682:	73fb      	strb	r3, [r7, #15]
 8008684:	e018      	b.n	80086b8 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008686:	7bfa      	ldrb	r2, [r7, #15]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800868e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008692:	791a      	ldrb	r2, [r3, #4]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800869a:	429a      	cmp	r2, r3
 800869c:	d109      	bne.n	80086b2 <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 800869e:	7bfa      	ldrb	r2, [r7, #15]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f502 7289 	add.w	r2, r2, #274	; 0x112
 80086a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
            break;
 80086b0:	e005      	b.n	80086be <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80086b2:	7bfb      	ldrb	r3, [r7, #15]
 80086b4:	3301      	adds	r3, #1
 80086b6:	73fb      	strb	r3, [r7, #15]
 80086b8:	7bfb      	ldrb	r3, [r7, #15]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d0e3      	beq.n	8008686 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d016      	beq.n	80086f6 <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	4798      	blx	r3
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d109      	bne.n	80086ee <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2206      	movs	r2, #6
 80086de:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 80086e6:	2103      	movs	r1, #3
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80086ec:	e073      	b.n	80087d6 <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	220d      	movs	r2, #13
 80086f2:	701a      	strb	r2, [r3, #0]
      break;
 80086f4:	e06f      	b.n	80087d6 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	220d      	movs	r2, #13
 80086fa:	701a      	strb	r2, [r3, #0]
      break;
 80086fc:	e06b      	b.n	80087d6 <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008704:	2b00      	cmp	r3, #0
 8008706:	d017      	beq.n	8008738 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800870e:	691b      	ldr	r3, [r3, #16]
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	4798      	blx	r3
 8008714:	4603      	mov	r3, r0
 8008716:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008718:	7bbb      	ldrb	r3, [r7, #14]
 800871a:	b2db      	uxtb	r3, r3
 800871c:	2b00      	cmp	r3, #0
 800871e:	d103      	bne.n	8008728 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	220b      	movs	r2, #11
 8008724:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008726:	e058      	b.n	80087da <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8008728:	7bbb      	ldrb	r3, [r7, #14]
 800872a:	b2db      	uxtb	r3, r3
 800872c:	2b02      	cmp	r3, #2
 800872e:	d154      	bne.n	80087da <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	220d      	movs	r2, #13
 8008734:	701a      	strb	r2, [r3, #0]
      break;
 8008736:	e050      	b.n	80087da <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	220d      	movs	r2, #13
 800873c:	701a      	strb	r2, [r3, #0]
      break;
 800873e:	e04c      	b.n	80087da <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008746:	2b00      	cmp	r3, #0
 8008748:	d049      	beq.n	80087de <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	4798      	blx	r3
      }
      break;
 8008756:	e042      	b.n	80087de <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f7ff fd2c 	bl	80081be <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800876c:	2b00      	cmp	r3, #0
 800876e:	d009      	beq.n	8008784 <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
      }

      if (phost->pUser != NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800878a:	2b00      	cmp	r3, #0
 800878c:	d005      	beq.n	800879a <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8008794:	2105      	movs	r1, #5
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d107      	bne.n	80087b6 <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7ff fe1e 	bl	80083f0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80087b4:	e014      	b.n	80087e0 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f001 fb56 	bl	8009e68 <USBH_LL_Start>
      break;
 80087bc:	e010      	b.n	80087e0 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 80087be:	bf00      	nop
 80087c0:	e00e      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087c2:	bf00      	nop
 80087c4:	e00c      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087c6:	bf00      	nop
 80087c8:	e00a      	b.n	80087e0 <USBH_Process+0x3d0>
    break;
 80087ca:	bf00      	nop
 80087cc:	e008      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087ce:	bf00      	nop
 80087d0:	e006      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087d2:	bf00      	nop
 80087d4:	e004      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087d6:	bf00      	nop
 80087d8:	e002      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087da:	bf00      	nop
 80087dc:	e000      	b.n	80087e0 <USBH_Process+0x3d0>
      break;
 80087de:	bf00      	nop
  }
  return USBH_OK;
 80087e0:	2300      	movs	r3, #0
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3710      	adds	r7, #16
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
 80087ea:	bf00      	nop

080087ec <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b088      	sub	sp, #32
 80087f0:	af04      	add	r7, sp, #16
 80087f2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80087f4:	2301      	movs	r3, #1
 80087f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80087f8:	2301      	movs	r3, #1
 80087fa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	785b      	ldrb	r3, [r3, #1]
 8008800:	2b07      	cmp	r3, #7
 8008802:	f200 81c1 	bhi.w	8008b88 <USBH_HandleEnum+0x39c>
 8008806:	a201      	add	r2, pc, #4	; (adr r2, 800880c <USBH_HandleEnum+0x20>)
 8008808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800880c:	0800882d 	.word	0x0800882d
 8008810:	080088eb 	.word	0x080088eb
 8008814:	08008955 	.word	0x08008955
 8008818:	080089e3 	.word	0x080089e3
 800881c:	08008a4d 	.word	0x08008a4d
 8008820:	08008abd 	.word	0x08008abd
 8008824:	08008b03 	.word	0x08008b03
 8008828:	08008b49 	.word	0x08008b49
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800882c:	2108      	movs	r1, #8
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 fa50 	bl	8008cd4 <USBH_Get_DevDesc>
 8008834:	4603      	mov	r3, r0
 8008836:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008838:	7bbb      	ldrb	r3, [r7, #14]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d130      	bne.n	80088a0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	7919      	ldrb	r1, [r3, #4]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008862:	b292      	uxth	r2, r2
 8008864:	9202      	str	r2, [sp, #8]
 8008866:	2200      	movs	r2, #0
 8008868:	9201      	str	r2, [sp, #4]
 800886a:	9300      	str	r3, [sp, #0]
 800886c:	4603      	mov	r3, r0
 800886e:	2280      	movs	r2, #128	; 0x80
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f001 f8e2 	bl	8009a3a <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	7959      	ldrb	r1, [r3, #5]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800888a:	b292      	uxth	r2, r2
 800888c:	9202      	str	r2, [sp, #8]
 800888e:	2200      	movs	r2, #0
 8008890:	9201      	str	r2, [sp, #4]
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	4603      	mov	r3, r0
 8008896:	2200      	movs	r2, #0
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f001 f8ce 	bl	8009a3a <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800889e:	e175      	b.n	8008b8c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80088a0:	7bbb      	ldrb	r3, [r7, #14]
 80088a2:	2b03      	cmp	r3, #3
 80088a4:	f040 8172 	bne.w	8008b8c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80088ae:	3301      	adds	r3, #1
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80088be:	2b03      	cmp	r3, #3
 80088c0:	d903      	bls.n	80088ca <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	220d      	movs	r2, #13
 80088c6:	701a      	strb	r2, [r3, #0]
      break;
 80088c8:	e160      	b.n	8008b8c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	795b      	ldrb	r3, [r3, #5]
 80088ce:	4619      	mov	r1, r3
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f001 f903 	bl	8009adc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	791b      	ldrb	r3, [r3, #4]
 80088da:	4619      	mov	r1, r3
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f001 f8fd 	bl	8009adc <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	701a      	strb	r2, [r3, #0]
      break;
 80088e8:	e150      	b.n	8008b8c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80088ea:	2112      	movs	r1, #18
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 f9f1 	bl	8008cd4 <USBH_Get_DevDesc>
 80088f2:	4603      	mov	r3, r0
 80088f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80088f6:	7bbb      	ldrb	r3, [r7, #14]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d103      	bne.n	8008904 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2202      	movs	r2, #2
 8008900:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008902:	e145      	b.n	8008b90 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008904:	7bbb      	ldrb	r3, [r7, #14]
 8008906:	2b03      	cmp	r3, #3
 8008908:	f040 8142 	bne.w	8008b90 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008912:	3301      	adds	r3, #1
 8008914:	b2da      	uxtb	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008922:	2b03      	cmp	r3, #3
 8008924:	d903      	bls.n	800892e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	220d      	movs	r2, #13
 800892a:	701a      	strb	r2, [r3, #0]
      break;
 800892c:	e130      	b.n	8008b90 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	795b      	ldrb	r3, [r3, #5]
 8008932:	4619      	mov	r1, r3
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f001 f8d1 	bl	8009adc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	791b      	ldrb	r3, [r3, #4]
 800893e:	4619      	mov	r1, r3
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f001 f8cb 	bl	8009adc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	701a      	strb	r2, [r3, #0]
      break;
 8008952:	e11d      	b.n	8008b90 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008954:	2101      	movs	r1, #1
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fa7b 	bl	8008e52 <USBH_SetAddress>
 800895c:	4603      	mov	r3, r0
 800895e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008960:	7bbb      	ldrb	r3, [r7, #14]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d132      	bne.n	80089cc <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008966:	2002      	movs	r0, #2
 8008968:	f001 fbd2 	bl	800a110 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2203      	movs	r2, #3
 8008978:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	7919      	ldrb	r1, [r3, #4]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800898e:	b292      	uxth	r2, r2
 8008990:	9202      	str	r2, [sp, #8]
 8008992:	2200      	movs	r2, #0
 8008994:	9201      	str	r2, [sp, #4]
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	4603      	mov	r3, r0
 800899a:	2280      	movs	r2, #128	; 0x80
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 f84c 	bl	8009a3a <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	7959      	ldrb	r1, [r3, #5]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80089b6:	b292      	uxth	r2, r2
 80089b8:	9202      	str	r2, [sp, #8]
 80089ba:	2200      	movs	r2, #0
 80089bc:	9201      	str	r2, [sp, #4]
 80089be:	9300      	str	r3, [sp, #0]
 80089c0:	4603      	mov	r3, r0
 80089c2:	2200      	movs	r2, #0
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f001 f838 	bl	8009a3a <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80089ca:	e0e3      	b.n	8008b94 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80089cc:	7bbb      	ldrb	r3, [r7, #14]
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	f040 80e0 	bne.w	8008b94 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	220d      	movs	r2, #13
 80089d8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	705a      	strb	r2, [r3, #1]
      break;
 80089e0:	e0d8      	b.n	8008b94 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80089e2:	2109      	movs	r1, #9
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 f9a1 	bl	8008d2c <USBH_Get_CfgDesc>
 80089ea:	4603      	mov	r3, r0
 80089ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80089ee:	7bbb      	ldrb	r3, [r7, #14]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d103      	bne.n	80089fc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2204      	movs	r2, #4
 80089f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80089fa:	e0cd      	b.n	8008b98 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80089fc:	7bbb      	ldrb	r3, [r7, #14]
 80089fe:	2b03      	cmp	r3, #3
 8008a00:	f040 80ca 	bne.w	8008b98 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	d903      	bls.n	8008a26 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	220d      	movs	r2, #13
 8008a22:	701a      	strb	r2, [r3, #0]
      break;
 8008a24:	e0b8      	b.n	8008b98 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	795b      	ldrb	r3, [r3, #5]
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f001 f855 	bl	8009adc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	791b      	ldrb	r3, [r3, #4]
 8008a36:	4619      	mov	r1, r3
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f001 f84f 	bl	8009adc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	701a      	strb	r2, [r3, #0]
      break;
 8008a4a:	e0a5      	b.n	8008b98 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008a52:	4619      	mov	r1, r3
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 f969 	bl	8008d2c <USBH_Get_CfgDesc>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008a5e:	7bbb      	ldrb	r3, [r7, #14]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d103      	bne.n	8008a6c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2205      	movs	r2, #5
 8008a68:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008a6a:	e097      	b.n	8008b9c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008a6c:	7bbb      	ldrb	r3, [r7, #14]
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	f040 8094 	bne.w	8008b9c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	b2da      	uxtb	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a8a:	2b03      	cmp	r3, #3
 8008a8c:	d903      	bls.n	8008a96 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	220d      	movs	r2, #13
 8008a92:	701a      	strb	r2, [r3, #0]
      break;
 8008a94:	e082      	b.n	8008b9c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	795b      	ldrb	r3, [r3, #5]
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f001 f81d 	bl	8009adc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	791b      	ldrb	r3, [r3, #4]
 8008aa6:	4619      	mov	r1, r3
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f001 f817 	bl	8009adc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	701a      	strb	r2, [r3, #0]
      break;
 8008aba:	e06f      	b.n	8008b9c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d019      	beq.n	8008afa <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008ad2:	23ff      	movs	r3, #255	; 0xff
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f953 	bl	8008d80 <USBH_Get_StringDesc>
 8008ada:	4603      	mov	r3, r0
 8008adc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008ade:	7bbb      	ldrb	r3, [r7, #14]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d103      	bne.n	8008aec <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2206      	movs	r2, #6
 8008ae8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008aea:	e059      	b.n	8008ba0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008aec:	7bbb      	ldrb	r3, [r7, #14]
 8008aee:	2b03      	cmp	r3, #3
 8008af0:	d156      	bne.n	8008ba0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2206      	movs	r2, #6
 8008af6:	705a      	strb	r2, [r3, #1]
      break;
 8008af8:	e052      	b.n	8008ba0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2206      	movs	r2, #6
 8008afe:	705a      	strb	r2, [r3, #1]
      break;
 8008b00:	e04e      	b.n	8008ba0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d019      	beq.n	8008b40 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008b18:	23ff      	movs	r3, #255	; 0xff
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 f930 	bl	8008d80 <USBH_Get_StringDesc>
 8008b20:	4603      	mov	r3, r0
 8008b22:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008b24:	7bbb      	ldrb	r3, [r7, #14]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d103      	bne.n	8008b32 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2207      	movs	r2, #7
 8008b2e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008b30:	e038      	b.n	8008ba4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b32:	7bbb      	ldrb	r3, [r7, #14]
 8008b34:	2b03      	cmp	r3, #3
 8008b36:	d135      	bne.n	8008ba4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2207      	movs	r2, #7
 8008b3c:	705a      	strb	r2, [r3, #1]
      break;
 8008b3e:	e031      	b.n	8008ba4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2207      	movs	r2, #7
 8008b44:	705a      	strb	r2, [r3, #1]
      break;
 8008b46:	e02d      	b.n	8008ba4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d017      	beq.n	8008b82 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008b5e:	23ff      	movs	r3, #255	; 0xff
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 f90d 	bl	8008d80 <USBH_Get_StringDesc>
 8008b66:	4603      	mov	r3, r0
 8008b68:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008b6a:	7bbb      	ldrb	r3, [r7, #14]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d102      	bne.n	8008b76 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008b74:	e018      	b.n	8008ba8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b76:	7bbb      	ldrb	r3, [r7, #14]
 8008b78:	2b03      	cmp	r3, #3
 8008b7a:	d115      	bne.n	8008ba8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b80:	e012      	b.n	8008ba8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8008b82:	2300      	movs	r3, #0
 8008b84:	73fb      	strb	r3, [r7, #15]
      break;
 8008b86:	e00f      	b.n	8008ba8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8008b88:	bf00      	nop
 8008b8a:	e00e      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008b8c:	bf00      	nop
 8008b8e:	e00c      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008b90:	bf00      	nop
 8008b92:	e00a      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008b94:	bf00      	nop
 8008b96:	e008      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008b98:	bf00      	nop
 8008b9a:	e006      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008b9c:	bf00      	nop
 8008b9e:	e004      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008ba0:	bf00      	nop
 8008ba2:	e002      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008ba4:	bf00      	nop
 8008ba6:	e000      	b.n	8008baa <USBH_HandleEnum+0x3be>
      break;
 8008ba8:	bf00      	nop
  }
  return Status;
 8008baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
}
 8008bc6:	bf00      	nop
 8008bc8:	370c      	adds	r7, #12
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b082      	sub	sp, #8
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8008be0:	1c5a      	adds	r2, r3, #1
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
  USBH_HandleSof(phost);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f804 	bl	8008bf6 <USBH_HandleSof>
}
 8008bee:	bf00      	nop
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b082      	sub	sp, #8
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	2b0b      	cmp	r3, #11
 8008c06:	d10a      	bne.n	8008c1e <USBH_HandleSof+0x28>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d005      	beq.n	8008c1e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008c18:	699b      	ldr	r3, [r3, #24]
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	4798      	blx	r3
  }
}
 8008c1e:	bf00      	nop
 8008c20:	3708      	adds	r7, #8
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008c26:	b480      	push	{r7}
 8008c28:	b083      	sub	sp, #12
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008c36:	bf00      	nop
}
 8008c38:	370c      	adds	r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008c42:	b480      	push	{r7}
 8008c44:	b083      	sub	sp, #12
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008c52:	bf00      	nop
}
 8008c54:	370c      	adds	r7, #12
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr

08008c5e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008c5e:	b480      	push	{r7}
 8008c60:	b083      	sub	sp, #12
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2201      	movs	r2, #1
 8008c6a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b082      	sub	sp, #8
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f001 f8f6 	bl	8009e9e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	791b      	ldrb	r3, [r3, #4]
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 ff0f 	bl	8009adc <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	795b      	ldrb	r3, [r3, #5]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 ff09 	bl	8009adc <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b086      	sub	sp, #24
 8008cd8:	af02      	add	r7, sp, #8
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	460b      	mov	r3, r1
 8008cde:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008ce0:	887b      	ldrh	r3, [r7, #2]
 8008ce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ce6:	d901      	bls.n	8008cec <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	e01b      	b.n	8008d24 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008cf2:	887b      	ldrh	r3, [r7, #2]
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 f872 	bl	8008de8 <USBH_GetDescriptor>
 8008d04:	4603      	mov	r3, r0
 8008d06:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008d08:	7bfb      	ldrb	r3, [r7, #15]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d109      	bne.n	8008d22 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008d14:	887a      	ldrh	r2, [r7, #2]
 8008d16:	4619      	mov	r1, r3
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 f92d 	bl	8008f78 <USBH_ParseDevDesc>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b086      	sub	sp, #24
 8008d30:	af02      	add	r7, sp, #8
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	460b      	mov	r3, r1
 8008d36:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	331c      	adds	r3, #28
 8008d3c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008d3e:	887b      	ldrh	r3, [r7, #2]
 8008d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d44:	d901      	bls.n	8008d4a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008d46:	2303      	movs	r3, #3
 8008d48:	e016      	b.n	8008d78 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008d4a:	887b      	ldrh	r3, [r7, #2]
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d54:	2100      	movs	r1, #0
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f846 	bl	8008de8 <USBH_GetDescriptor>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008d60:	7bfb      	ldrb	r3, [r7, #15]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d107      	bne.n	8008d76 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008d66:	887b      	ldrh	r3, [r7, #2]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	68b9      	ldr	r1, [r7, #8]
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f9b7 	bl	80090e0 <USBH_ParseCfgDesc>
 8008d72:	4603      	mov	r3, r0
 8008d74:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3710      	adds	r7, #16
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b088      	sub	sp, #32
 8008d84:	af02      	add	r7, sp, #8
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	607a      	str	r2, [r7, #4]
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	72fb      	strb	r3, [r7, #11]
 8008d90:	4613      	mov	r3, r2
 8008d92:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008d94:	893b      	ldrh	r3, [r7, #8]
 8008d96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d9a:	d802      	bhi.n	8008da2 <USBH_Get_StringDesc+0x22>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d101      	bne.n	8008da6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008da2:	2303      	movs	r3, #3
 8008da4:	e01c      	b.n	8008de0 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008da6:	7afb      	ldrb	r3, [r7, #11]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008dae:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008db6:	893b      	ldrh	r3, [r7, #8]
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	460b      	mov	r3, r1
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 f812 	bl	8008de8 <USBH_GetDescriptor>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008dc8:	7dfb      	ldrb	r3, [r7, #23]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d107      	bne.n	8008dde <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008dd4:	893a      	ldrh	r2, [r7, #8]
 8008dd6:	6879      	ldr	r1, [r7, #4]
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f000 fb97 	bl	800950c <USBH_ParseStringDesc>
  }

  return status;
 8008dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3718      	adds	r7, #24
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	607b      	str	r3, [r7, #4]
 8008df2:	460b      	mov	r3, r1
 8008df4:	72fb      	strb	r3, [r7, #11]
 8008df6:	4613      	mov	r3, r2
 8008df8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	789b      	ldrb	r3, [r3, #2]
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d11c      	bne.n	8008e3c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008e02:	7afb      	ldrb	r3, [r7, #11]
 8008e04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008e08:	b2da      	uxtb	r2, r3
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2206      	movs	r2, #6
 8008e12:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	893a      	ldrh	r2, [r7, #8]
 8008e18:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008e1a:	893b      	ldrh	r3, [r7, #8]
 8008e1c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008e20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e24:	d104      	bne.n	8008e30 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f240 4209 	movw	r2, #1033	; 0x409
 8008e2c:	829a      	strh	r2, [r3, #20]
 8008e2e:	e002      	b.n	8008e36 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2200      	movs	r2, #0
 8008e34:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8b3a      	ldrh	r2, [r7, #24]
 8008e3a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008e3c:	8b3b      	ldrh	r3, [r7, #24]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	6879      	ldr	r1, [r7, #4]
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f000 fbb0 	bl	80095a8 <USBH_CtlReq>
 8008e48:	4603      	mov	r3, r0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b082      	sub	sp, #8
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	789b      	ldrb	r3, [r3, #2]
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d10f      	bne.n	8008e86 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2205      	movs	r2, #5
 8008e70:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008e72:	78fb      	ldrb	r3, [r7, #3]
 8008e74:	b29a      	uxth	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008e86:	2200      	movs	r2, #0
 8008e88:	2100      	movs	r1, #0
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 fb8c 	bl	80095a8 <USBH_CtlReq>
 8008e90:	4603      	mov	r3, r0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b082      	sub	sp, #8
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	789b      	ldrb	r3, [r3, #2]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d10e      	bne.n	8008ecc <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2209      	movs	r2, #9
 8008eb8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	887a      	ldrh	r2, [r7, #2]
 8008ebe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008ecc:	2200      	movs	r2, #0
 8008ece:	2100      	movs	r1, #0
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fb69 	bl	80095a8 <USBH_CtlReq>
 8008ed6:	4603      	mov	r3, r0
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3708      	adds	r7, #8
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}

08008ee0 <USBH_SetInterface>:
  * @param  phost: Host Handle
  * @param  altSetting: Interface value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetInterface(USBH_HandleTypeDef *phost, uint8_t ep_num, uint8_t altSetting)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	70fb      	strb	r3, [r7, #3]
 8008eec:	4613      	mov	r3, r2
 8008eee:	70bb      	strb	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	789b      	ldrb	r3, [r3, #2]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d110      	bne.n	8008f1a <USBH_SetInterface+0x3a>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2201      	movs	r2, #1
 8008efc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	220b      	movs	r2, #11
 8008f02:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = altSetting;
 8008f04:	78bb      	ldrb	r3, [r7, #2]
 8008f06:	b29a      	uxth	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008f0c:	78fb      	ldrb	r3, [r7, #3]
 8008f0e:	b29a      	uxth	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fb42 	bl	80095a8 <USBH_CtlReq>
 8008f24:	4603      	mov	r3, r0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b082      	sub	sp, #8
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
 8008f36:	460b      	mov	r3, r1
 8008f38:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	789b      	ldrb	r3, [r3, #2]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d10f      	bne.n	8008f62 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2203      	movs	r2, #3
 8008f4c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008f4e:	78fb      	ldrb	r3, [r7, #3]
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008f62:	2200      	movs	r2, #0
 8008f64:	2100      	movs	r1, #0
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 fb1e 	bl	80095a8 <USBH_CtlReq>
 8008f6c:	4603      	mov	r3, r0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3708      	adds	r7, #8
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
	...

08008f78 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b087      	sub	sp, #28
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	4613      	mov	r3, r2
 8008f84:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f203 3326 	addw	r3, r3, #806	; 0x326
 8008f8c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d101      	bne.n	8008f9c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008f98:	2302      	movs	r3, #2
 8008f9a:	e098      	b.n	80090ce <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	781a      	ldrb	r2, [r3, #0]
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	785a      	ldrb	r2, [r3, #1]
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	3302      	adds	r3, #2
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	3303      	adds	r3, #3
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	021b      	lsls	r3, r3, #8
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	b29a      	uxth	r2, r3
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	791a      	ldrb	r2, [r3, #4]
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	795a      	ldrb	r2, [r3, #5]
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	799a      	ldrb	r2, [r3, #6]
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	79da      	ldrb	r2, [r3, #7]
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d004      	beq.n	8008ffc <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d11b      	bne.n	8009034 <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	79db      	ldrb	r3, [r3, #7]
 8009000:	2b20      	cmp	r3, #32
 8009002:	dc0f      	bgt.n	8009024 <USBH_ParseDevDesc+0xac>
 8009004:	2b08      	cmp	r3, #8
 8009006:	db0f      	blt.n	8009028 <USBH_ParseDevDesc+0xb0>
 8009008:	3b08      	subs	r3, #8
 800900a:	4a34      	ldr	r2, [pc, #208]	; (80090dc <USBH_ParseDevDesc+0x164>)
 800900c:	fa22 f303 	lsr.w	r3, r2, r3
 8009010:	f003 0301 	and.w	r3, r3, #1
 8009014:	2b00      	cmp	r3, #0
 8009016:	bf14      	ite	ne
 8009018:	2301      	movne	r3, #1
 800901a:	2300      	moveq	r3, #0
 800901c:	b2db      	uxtb	r3, r3
 800901e:	2b00      	cmp	r3, #0
 8009020:	d106      	bne.n	8009030 <USBH_ParseDevDesc+0xb8>
 8009022:	e001      	b.n	8009028 <USBH_ParseDevDesc+0xb0>
 8009024:	2b40      	cmp	r3, #64	; 0x40
 8009026:	d003      	beq.n	8009030 <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	2208      	movs	r2, #8
 800902c:	71da      	strb	r2, [r3, #7]
        break;
 800902e:	e000      	b.n	8009032 <USBH_ParseDevDesc+0xba>
        break;
 8009030:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009032:	e00e      	b.n	8009052 <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800903a:	2b02      	cmp	r3, #2
 800903c:	d107      	bne.n	800904e <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	79db      	ldrb	r3, [r3, #7]
 8009042:	2b08      	cmp	r3, #8
 8009044:	d005      	beq.n	8009052 <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	2208      	movs	r2, #8
 800904a:	71da      	strb	r2, [r3, #7]
 800904c:	e001      	b.n	8009052 <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800904e:	2303      	movs	r3, #3
 8009050:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009052:	88fb      	ldrh	r3, [r7, #6]
 8009054:	2b08      	cmp	r3, #8
 8009056:	d939      	bls.n	80090cc <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	3308      	adds	r3, #8
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	b29a      	uxth	r2, r3
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	3309      	adds	r3, #9
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	b29b      	uxth	r3, r3
 8009068:	021b      	lsls	r3, r3, #8
 800906a:	b29b      	uxth	r3, r3
 800906c:	4313      	orrs	r3, r2
 800906e:	b29a      	uxth	r2, r3
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	330a      	adds	r3, #10
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	b29a      	uxth	r2, r3
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	330b      	adds	r3, #11
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	b29b      	uxth	r3, r3
 8009084:	021b      	lsls	r3, r3, #8
 8009086:	b29b      	uxth	r3, r3
 8009088:	4313      	orrs	r3, r2
 800908a:	b29a      	uxth	r2, r3
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	330c      	adds	r3, #12
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	b29a      	uxth	r2, r3
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	330d      	adds	r3, #13
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	b29b      	uxth	r3, r3
 80090a0:	021b      	lsls	r3, r3, #8
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	4313      	orrs	r3, r2
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	7b9a      	ldrb	r2, [r3, #14]
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	7bda      	ldrb	r2, [r3, #15]
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	7c1a      	ldrb	r2, [r3, #16]
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	7c5a      	ldrb	r2, [r3, #17]
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80090cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	371c      	adds	r7, #28
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	01000101 	.word	0x01000101

080090e0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b08c      	sub	sp, #48	; 0x30
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	60f8      	str	r0, [r7, #12]
 80090e8:	60b9      	str	r1, [r7, #8]
 80090ea:	4613      	mov	r3, r2
 80090ec:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80090f4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80090f6:	2300      	movs	r3, #0
 80090f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80090fc:	2300      	movs	r3, #0
 80090fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8009102:	2300      	movs	r3, #0
 8009104:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d101      	bne.n	8009112 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800910e:	2302      	movs	r3, #2
 8009110:	e0db      	b.n	80092ca <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	781a      	ldrb	r2, [r3, #0]
 800911a:	6a3b      	ldr	r3, [r7, #32]
 800911c:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	785a      	ldrb	r2, [r3, #1]
 8009122:	6a3b      	ldr	r3, [r7, #32]
 8009124:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	3302      	adds	r3, #2
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	b29a      	uxth	r2, r3
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	3303      	adds	r3, #3
 8009132:	781b      	ldrb	r3, [r3, #0]
 8009134:	b29b      	uxth	r3, r3
 8009136:	021b      	lsls	r3, r3, #8
 8009138:	b29b      	uxth	r3, r3
 800913a:	4313      	orrs	r3, r2
 800913c:	b29b      	uxth	r3, r3
 800913e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009142:	bf28      	it	cs
 8009144:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8009148:	b29a      	uxth	r2, r3
 800914a:	6a3b      	ldr	r3, [r7, #32]
 800914c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	791a      	ldrb	r2, [r3, #4]
 8009152:	6a3b      	ldr	r3, [r7, #32]
 8009154:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	795a      	ldrb	r2, [r3, #5]
 800915a:	6a3b      	ldr	r3, [r7, #32]
 800915c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	799a      	ldrb	r2, [r3, #6]
 8009162:	6a3b      	ldr	r3, [r7, #32]
 8009164:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	79da      	ldrb	r2, [r3, #7]
 800916a:	6a3b      	ldr	r3, [r7, #32]
 800916c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	7a1a      	ldrb	r2, [r3, #8]
 8009172:	6a3b      	ldr	r3, [r7, #32]
 8009174:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009176:	6a3b      	ldr	r3, [r7, #32]
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	2b09      	cmp	r3, #9
 800917c:	d002      	beq.n	8009184 <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800917e:	6a3b      	ldr	r3, [r7, #32]
 8009180:	2209      	movs	r2, #9
 8009182:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009184:	88fb      	ldrh	r3, [r7, #6]
 8009186:	2b09      	cmp	r3, #9
 8009188:	f240 809d 	bls.w	80092c6 <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 800918c:	2309      	movs	r3, #9
 800918e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009190:	2300      	movs	r3, #0
 8009192:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009194:	e081      	b.n	800929a <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009196:	f107 0316 	add.w	r3, r7, #22
 800919a:	4619      	mov	r1, r3
 800919c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800919e:	f000 f9e8 	bl	8009572 <USBH_GetNextDesc>
 80091a2:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80091a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a6:	785b      	ldrb	r3, [r3, #1]
 80091a8:	2b04      	cmp	r3, #4
 80091aa:	d176      	bne.n	800929a <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80091ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	2b09      	cmp	r3, #9
 80091b2:	d002      	beq.n	80091ba <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80091b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b6:	2209      	movs	r2, #9
 80091b8:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80091ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091be:	221a      	movs	r2, #26
 80091c0:	fb02 f303 	mul.w	r3, r2, r3
 80091c4:	3308      	adds	r3, #8
 80091c6:	6a3a      	ldr	r2, [r7, #32]
 80091c8:	4413      	add	r3, r2
 80091ca:	3302      	adds	r3, #2
 80091cc:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80091ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091d0:	69f8      	ldr	r0, [r7, #28]
 80091d2:	f000 f87e 	bl	80092d2 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80091d6:	2300      	movs	r3, #0
 80091d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80091dc:	2300      	movs	r3, #0
 80091de:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80091e0:	e043      	b.n	800926a <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80091e2:	f107 0316 	add.w	r3, r7, #22
 80091e6:	4619      	mov	r1, r3
 80091e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091ea:	f000 f9c2 	bl	8009572 <USBH_GetNextDesc>
 80091ee:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80091f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f2:	785b      	ldrb	r3, [r3, #1]
 80091f4:	2b05      	cmp	r3, #5
 80091f6:	d138      	bne.n	800926a <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	795b      	ldrb	r3, [r3, #5]
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d113      	bne.n	8009228 <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009204:	2b02      	cmp	r3, #2
 8009206:	d003      	beq.n	8009210 <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	799b      	ldrb	r3, [r3, #6]
 800920c:	2b03      	cmp	r3, #3
 800920e:	d10b      	bne.n	8009228 <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	79db      	ldrb	r3, [r3, #7]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10b      	bne.n	8009230 <USBH_ParseCfgDesc+0x150>
 8009218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	2b09      	cmp	r3, #9
 800921e:	d007      	beq.n	8009230 <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 8009220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009222:	2209      	movs	r2, #9
 8009224:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009226:	e003      	b.n	8009230 <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922a:	2207      	movs	r2, #7
 800922c:	701a      	strb	r2, [r3, #0]
 800922e:	e000      	b.n	8009232 <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009230:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009232:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009236:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800923a:	3201      	adds	r2, #1
 800923c:	00d2      	lsls	r2, r2, #3
 800923e:	211a      	movs	r1, #26
 8009240:	fb01 f303 	mul.w	r3, r1, r3
 8009244:	4413      	add	r3, r2
 8009246:	3308      	adds	r3, #8
 8009248:	6a3a      	ldr	r2, [r7, #32]
 800924a:	4413      	add	r3, r2
 800924c:	3304      	adds	r3, #4
 800924e:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009250:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009252:	69b9      	ldr	r1, [r7, #24]
 8009254:	68f8      	ldr	r0, [r7, #12]
 8009256:	f000 f870 	bl	800933a <USBH_ParseEPDesc>
 800925a:	4603      	mov	r3, r0
 800925c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8009260:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009264:	3301      	adds	r3, #1
 8009266:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800926a:	69fb      	ldr	r3, [r7, #28]
 800926c:	791b      	ldrb	r3, [r3, #4]
 800926e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009272:	429a      	cmp	r2, r3
 8009274:	d204      	bcs.n	8009280 <USBH_ParseCfgDesc+0x1a0>
 8009276:	6a3b      	ldr	r3, [r7, #32]
 8009278:	885a      	ldrh	r2, [r3, #2]
 800927a:	8afb      	ldrh	r3, [r7, #22]
 800927c:	429a      	cmp	r2, r3
 800927e:	d8b0      	bhi.n	80091e2 <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	791b      	ldrb	r3, [r3, #4]
 8009284:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009288:	429a      	cmp	r2, r3
 800928a:	d201      	bcs.n	8009290 <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 800928c:	2303      	movs	r3, #3
 800928e:	e01c      	b.n	80092ca <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 8009290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009294:	3301      	adds	r3, #1
 8009296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800929a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800929e:	2b09      	cmp	r3, #9
 80092a0:	d805      	bhi.n	80092ae <USBH_ParseCfgDesc+0x1ce>
 80092a2:	6a3b      	ldr	r3, [r7, #32]
 80092a4:	885a      	ldrh	r2, [r3, #2]
 80092a6:	8afb      	ldrh	r3, [r7, #22]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	f63f af74 	bhi.w	8009196 <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80092ae:	6a3b      	ldr	r3, [r7, #32]
 80092b0:	791b      	ldrb	r3, [r3, #4]
 80092b2:	2b0a      	cmp	r3, #10
 80092b4:	bf28      	it	cs
 80092b6:	230a      	movcs	r3, #10
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80092be:	429a      	cmp	r2, r3
 80092c0:	d201      	bcs.n	80092c6 <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 80092c2:	2303      	movs	r3, #3
 80092c4:	e001      	b.n	80092ca <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 80092c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3730      	adds	r7, #48	; 0x30
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80092d2:	b480      	push	{r7}
 80092d4:	b083      	sub	sp, #12
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
 80092da:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	781a      	ldrb	r2, [r3, #0]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	785a      	ldrb	r2, [r3, #1]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	789a      	ldrb	r2, [r3, #2]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	78da      	ldrb	r2, [r3, #3]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	3304      	adds	r3, #4
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	2b02      	cmp	r3, #2
 8009304:	bf28      	it	cs
 8009306:	2302      	movcs	r3, #2
 8009308:	b2da      	uxtb	r2, r3
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	795a      	ldrb	r2, [r3, #5]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	799a      	ldrb	r2, [r3, #6]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	79da      	ldrb	r2, [r3, #7]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	7a1a      	ldrb	r2, [r3, #8]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	721a      	strb	r2, [r3, #8]
}
 800932e:	bf00      	nop
 8009330:	370c      	adds	r7, #12
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800933a:	b480      	push	{r7}
 800933c:	b087      	sub	sp, #28
 800933e:	af00      	add	r7, sp, #0
 8009340:	60f8      	str	r0, [r7, #12]
 8009342:	60b9      	str	r1, [r7, #8]
 8009344:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009346:	2300      	movs	r3, #0
 8009348:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	781a      	ldrb	r2, [r3, #0]
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	785a      	ldrb	r2, [r3, #1]
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	789a      	ldrb	r2, [r3, #2]
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	78da      	ldrb	r2, [r3, #3]
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	3304      	adds	r3, #4
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	b29a      	uxth	r2, r3
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	3305      	adds	r3, #5
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	b29b      	uxth	r3, r3
 800937a:	021b      	lsls	r3, r3, #8
 800937c:	b29b      	uxth	r3, r3
 800937e:	4313      	orrs	r3, r2
 8009380:	b29a      	uxth	r2, r3
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	799a      	ldrb	r2, [r3, #6]
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	889b      	ldrh	r3, [r3, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d009      	beq.n	80093aa <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800939a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800939e:	d804      	bhi.n	80093aa <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80093a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093a8:	d901      	bls.n	80093ae <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 80093aa:	2303      	movs	r3, #3
 80093ac:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d136      	bne.n	8009426 <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	78db      	ldrb	r3, [r3, #3]
 80093bc:	f003 0303 	and.w	r3, r3, #3
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d108      	bne.n	80093d6 <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	889b      	ldrh	r3, [r3, #4]
 80093c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093cc:	f240 8097 	bls.w	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80093d0:	2303      	movs	r3, #3
 80093d2:	75fb      	strb	r3, [r7, #23]
 80093d4:	e093      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	78db      	ldrb	r3, [r3, #3]
 80093da:	f003 0303 	and.w	r3, r3, #3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d107      	bne.n	80093f2 <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	889b      	ldrh	r3, [r3, #4]
 80093e6:	2b40      	cmp	r3, #64	; 0x40
 80093e8:	f240 8089 	bls.w	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80093ec:	2303      	movs	r3, #3
 80093ee:	75fb      	strb	r3, [r7, #23]
 80093f0:	e085      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	78db      	ldrb	r3, [r3, #3]
 80093f6:	f003 0303 	and.w	r3, r3, #3
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d005      	beq.n	800940a <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	78db      	ldrb	r3, [r3, #3]
 8009402:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009406:	2b03      	cmp	r3, #3
 8009408:	d10a      	bne.n	8009420 <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	799b      	ldrb	r3, [r3, #6]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d003      	beq.n	800941a <USBH_ParseEPDesc+0xe0>
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	799b      	ldrb	r3, [r3, #6]
 8009416:	2b10      	cmp	r3, #16
 8009418:	d970      	bls.n	80094fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800941a:	2303      	movs	r3, #3
 800941c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800941e:	e06d      	b.n	80094fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009420:	2303      	movs	r3, #3
 8009422:	75fb      	strb	r3, [r7, #23]
 8009424:	e06b      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800942c:	2b01      	cmp	r3, #1
 800942e:	d13c      	bne.n	80094aa <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	78db      	ldrb	r3, [r3, #3]
 8009434:	f003 0303 	and.w	r3, r3, #3
 8009438:	2b02      	cmp	r3, #2
 800943a:	d005      	beq.n	8009448 <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	78db      	ldrb	r3, [r3, #3]
 8009440:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009444:	2b00      	cmp	r3, #0
 8009446:	d106      	bne.n	8009456 <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	889b      	ldrh	r3, [r3, #4]
 800944c:	2b40      	cmp	r3, #64	; 0x40
 800944e:	d956      	bls.n	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8009450:	2303      	movs	r3, #3
 8009452:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009454:	e053      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	78db      	ldrb	r3, [r3, #3]
 800945a:	f003 0303 	and.w	r3, r3, #3
 800945e:	2b01      	cmp	r3, #1
 8009460:	d10e      	bne.n	8009480 <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	799b      	ldrb	r3, [r3, #6]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d007      	beq.n	800947a <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800946e:	2b10      	cmp	r3, #16
 8009470:	d803      	bhi.n	800947a <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009476:	2b40      	cmp	r3, #64	; 0x40
 8009478:	d941      	bls.n	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800947a:	2303      	movs	r3, #3
 800947c:	75fb      	strb	r3, [r7, #23]
 800947e:	e03e      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	78db      	ldrb	r3, [r3, #3]
 8009484:	f003 0303 	and.w	r3, r3, #3
 8009488:	2b03      	cmp	r3, #3
 800948a:	d10b      	bne.n	80094a4 <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	799b      	ldrb	r3, [r3, #6]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d004      	beq.n	800949e <USBH_ParseEPDesc+0x164>
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	889b      	ldrh	r3, [r3, #4]
 8009498:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800949c:	d32f      	bcc.n	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800949e:	2303      	movs	r3, #3
 80094a0:	75fb      	strb	r3, [r7, #23]
 80094a2:	e02c      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80094a4:	2303      	movs	r3, #3
 80094a6:	75fb      	strb	r3, [r7, #23]
 80094a8:	e029      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d120      	bne.n	80094f6 <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	78db      	ldrb	r3, [r3, #3]
 80094b8:	f003 0303 	and.w	r3, r3, #3
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d106      	bne.n	80094ce <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	889b      	ldrh	r3, [r3, #4]
 80094c4:	2b08      	cmp	r3, #8
 80094c6:	d01a      	beq.n	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80094c8:	2303      	movs	r3, #3
 80094ca:	75fb      	strb	r3, [r7, #23]
 80094cc:	e017      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	78db      	ldrb	r3, [r3, #3]
 80094d2:	f003 0303 	and.w	r3, r3, #3
 80094d6:	2b03      	cmp	r3, #3
 80094d8:	d10a      	bne.n	80094f0 <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	799b      	ldrb	r3, [r3, #6]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d003      	beq.n	80094ea <USBH_ParseEPDesc+0x1b0>
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	889b      	ldrh	r3, [r3, #4]
 80094e6:	2b08      	cmp	r3, #8
 80094e8:	d909      	bls.n	80094fe <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80094ea:	2303      	movs	r3, #3
 80094ec:	75fb      	strb	r3, [r7, #23]
 80094ee:	e006      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80094f0:	2303      	movs	r3, #3
 80094f2:	75fb      	strb	r3, [r7, #23]
 80094f4:	e003      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80094f6:	2303      	movs	r3, #3
 80094f8:	75fb      	strb	r3, [r7, #23]
 80094fa:	e000      	b.n	80094fe <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80094fc:	bf00      	nop
  }

  return status;
 80094fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009500:	4618      	mov	r0, r3
 8009502:	371c      	adds	r7, #28
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800950c:	b480      	push	{r7}
 800950e:	b087      	sub	sp, #28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	4613      	mov	r3, r2
 8009518:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3301      	adds	r3, #1
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	2b03      	cmp	r3, #3
 8009522:	d120      	bne.n	8009566 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	1e9a      	subs	r2, r3, #2
 800952a:	88fb      	ldrh	r3, [r7, #6]
 800952c:	4293      	cmp	r3, r2
 800952e:	bf28      	it	cs
 8009530:	4613      	movcs	r3, r2
 8009532:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	3302      	adds	r3, #2
 8009538:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800953a:	2300      	movs	r3, #0
 800953c:	82fb      	strh	r3, [r7, #22]
 800953e:	e00b      	b.n	8009558 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009540:	8afb      	ldrh	r3, [r7, #22]
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	4413      	add	r3, r2
 8009546:	781a      	ldrb	r2, [r3, #0]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	3301      	adds	r3, #1
 8009550:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009552:	8afb      	ldrh	r3, [r7, #22]
 8009554:	3302      	adds	r3, #2
 8009556:	82fb      	strh	r3, [r7, #22]
 8009558:	8afa      	ldrh	r2, [r7, #22]
 800955a:	8abb      	ldrh	r3, [r7, #20]
 800955c:	429a      	cmp	r2, r3
 800955e:	d3ef      	bcc.n	8009540 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2200      	movs	r2, #0
 8009564:	701a      	strb	r2, [r3, #0]
  }
}
 8009566:	bf00      	nop
 8009568:	371c      	adds	r7, #28
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009572:	b480      	push	{r7}
 8009574:	b085      	sub	sp, #20
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
 800957a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	881a      	ldrh	r2, [r3, #0]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	781b      	ldrb	r3, [r3, #0]
 8009584:	b29b      	uxth	r3, r3
 8009586:	4413      	add	r3, r2
 8009588:	b29a      	uxth	r2, r3
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4413      	add	r3, r2
 8009598:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800959a:	68fb      	ldr	r3, [r7, #12]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3714      	adds	r7, #20
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b086      	sub	sp, #24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	4613      	mov	r3, r2
 80095b4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80095b6:	2301      	movs	r3, #1
 80095b8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	789b      	ldrb	r3, [r3, #2]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d002      	beq.n	80095c8 <USBH_CtlReq+0x20>
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d00f      	beq.n	80095e6 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80095c6:	e027      	b.n	8009618 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	88fa      	ldrh	r2, [r7, #6]
 80095d2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2201      	movs	r2, #1
 80095d8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2202      	movs	r2, #2
 80095de:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80095e0:	2301      	movs	r3, #1
 80095e2:	75fb      	strb	r3, [r7, #23]
      break;
 80095e4:	e018      	b.n	8009618 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 f81c 	bl	8009624 <USBH_HandleControl>
 80095ec:	4603      	mov	r3, r0
 80095ee:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80095f0:	7dfb      	ldrb	r3, [r7, #23]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d002      	beq.n	80095fc <USBH_CtlReq+0x54>
 80095f6:	7dfb      	ldrb	r3, [r7, #23]
 80095f8:	2b03      	cmp	r3, #3
 80095fa:	d106      	bne.n	800960a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2201      	movs	r2, #1
 8009600:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2200      	movs	r2, #0
 8009606:	761a      	strb	r2, [r3, #24]
      break;
 8009608:	e005      	b.n	8009616 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800960a:	7dfb      	ldrb	r3, [r7, #23]
 800960c:	2b02      	cmp	r3, #2
 800960e:	d102      	bne.n	8009616 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2201      	movs	r2, #1
 8009614:	709a      	strb	r2, [r3, #2]
      break;
 8009616:	bf00      	nop
  }
  return status;
 8009618:	7dfb      	ldrb	r3, [r7, #23]
}
 800961a:	4618      	mov	r0, r3
 800961c:	3718      	adds	r7, #24
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b086      	sub	sp, #24
 8009628:	af02      	add	r7, sp, #8
 800962a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800962c:	2301      	movs	r3, #1
 800962e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009630:	2300      	movs	r3, #0
 8009632:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	7e1b      	ldrb	r3, [r3, #24]
 8009638:	3b01      	subs	r3, #1
 800963a:	2b0a      	cmp	r3, #10
 800963c:	f200 8156 	bhi.w	80098ec <USBH_HandleControl+0x2c8>
 8009640:	a201      	add	r2, pc, #4	; (adr r2, 8009648 <USBH_HandleControl+0x24>)
 8009642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009646:	bf00      	nop
 8009648:	08009675 	.word	0x08009675
 800964c:	0800968f 	.word	0x0800968f
 8009650:	080096f9 	.word	0x080096f9
 8009654:	0800971f 	.word	0x0800971f
 8009658:	08009757 	.word	0x08009757
 800965c:	08009781 	.word	0x08009781
 8009660:	080097d3 	.word	0x080097d3
 8009664:	080097f5 	.word	0x080097f5
 8009668:	08009831 	.word	0x08009831
 800966c:	08009857 	.word	0x08009857
 8009670:	08009895 	.word	0x08009895
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f103 0110 	add.w	r1, r3, #16
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	795b      	ldrb	r3, [r3, #5]
 800967e:	461a      	mov	r2, r3
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 f943 	bl	800990c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2202      	movs	r2, #2
 800968a:	761a      	strb	r2, [r3, #24]
      break;
 800968c:	e139      	b.n	8009902 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	795b      	ldrb	r3, [r3, #5]
 8009692:	4619      	mov	r1, r3
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fcde 	bl	800a056 <USBH_LL_GetURBState>
 800969a:	4603      	mov	r3, r0
 800969c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d11e      	bne.n	80096e2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	7c1b      	ldrb	r3, [r3, #16]
 80096a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80096ac:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	8adb      	ldrh	r3, [r3, #22]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d00a      	beq.n	80096cc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80096b6:	7b7b      	ldrb	r3, [r7, #13]
 80096b8:	2b80      	cmp	r3, #128	; 0x80
 80096ba:	d103      	bne.n	80096c4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2203      	movs	r2, #3
 80096c0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80096c2:	e115      	b.n	80098f0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2205      	movs	r2, #5
 80096c8:	761a      	strb	r2, [r3, #24]
      break;
 80096ca:	e111      	b.n	80098f0 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80096cc:	7b7b      	ldrb	r3, [r7, #13]
 80096ce:	2b80      	cmp	r3, #128	; 0x80
 80096d0:	d103      	bne.n	80096da <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2209      	movs	r2, #9
 80096d6:	761a      	strb	r2, [r3, #24]
      break;
 80096d8:	e10a      	b.n	80098f0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2207      	movs	r2, #7
 80096de:	761a      	strb	r2, [r3, #24]
      break;
 80096e0:	e106      	b.n	80098f0 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80096e2:	7bbb      	ldrb	r3, [r7, #14]
 80096e4:	2b04      	cmp	r3, #4
 80096e6:	d003      	beq.n	80096f0 <USBH_HandleControl+0xcc>
 80096e8:	7bbb      	ldrb	r3, [r7, #14]
 80096ea:	2b02      	cmp	r3, #2
 80096ec:	f040 8100 	bne.w	80098f0 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	220b      	movs	r2, #11
 80096f4:	761a      	strb	r2, [r3, #24]
      break;
 80096f6:	e0fb      	b.n	80098f0 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 80096fe:	b29a      	uxth	r2, r3
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6899      	ldr	r1, [r3, #8]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	899a      	ldrh	r2, [r3, #12]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	791b      	ldrb	r3, [r3, #4]
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 f93a 	bl	800998a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2204      	movs	r2, #4
 800971a:	761a      	strb	r2, [r3, #24]
      break;
 800971c:	e0f1      	b.n	8009902 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	791b      	ldrb	r3, [r3, #4]
 8009722:	4619      	mov	r1, r3
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fc96 	bl	800a056 <USBH_LL_GetURBState>
 800972a:	4603      	mov	r3, r0
 800972c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800972e:	7bbb      	ldrb	r3, [r7, #14]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d102      	bne.n	800973a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2209      	movs	r2, #9
 8009738:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800973a:	7bbb      	ldrb	r3, [r7, #14]
 800973c:	2b05      	cmp	r3, #5
 800973e:	d102      	bne.n	8009746 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009740:	2303      	movs	r3, #3
 8009742:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009744:	e0d6      	b.n	80098f4 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009746:	7bbb      	ldrb	r3, [r7, #14]
 8009748:	2b04      	cmp	r3, #4
 800974a:	f040 80d3 	bne.w	80098f4 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	220b      	movs	r2, #11
 8009752:	761a      	strb	r2, [r3, #24]
      break;
 8009754:	e0ce      	b.n	80098f4 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6899      	ldr	r1, [r3, #8]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	899a      	ldrh	r2, [r3, #12]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	795b      	ldrb	r3, [r3, #5]
 8009762:	2001      	movs	r0, #1
 8009764:	9000      	str	r0, [sp, #0]
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 f8ea 	bl	8009940 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8009772:	b29a      	uxth	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2206      	movs	r2, #6
 800977c:	761a      	strb	r2, [r3, #24]
      break;
 800977e:	e0c0      	b.n	8009902 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	795b      	ldrb	r3, [r3, #5]
 8009784:	4619      	mov	r1, r3
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 fc65 	bl	800a056 <USBH_LL_GetURBState>
 800978c:	4603      	mov	r3, r0
 800978e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009790:	7bbb      	ldrb	r3, [r7, #14]
 8009792:	2b01      	cmp	r3, #1
 8009794:	d103      	bne.n	800979e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2207      	movs	r2, #7
 800979a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800979c:	e0ac      	b.n	80098f8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800979e:	7bbb      	ldrb	r3, [r7, #14]
 80097a0:	2b05      	cmp	r3, #5
 80097a2:	d105      	bne.n	80097b0 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	220c      	movs	r2, #12
 80097a8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80097aa:	2303      	movs	r3, #3
 80097ac:	73fb      	strb	r3, [r7, #15]
      break;
 80097ae:	e0a3      	b.n	80098f8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80097b0:	7bbb      	ldrb	r3, [r7, #14]
 80097b2:	2b02      	cmp	r3, #2
 80097b4:	d103      	bne.n	80097be <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2205      	movs	r2, #5
 80097ba:	761a      	strb	r2, [r3, #24]
      break;
 80097bc:	e09c      	b.n	80098f8 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80097be:	7bbb      	ldrb	r3, [r7, #14]
 80097c0:	2b04      	cmp	r3, #4
 80097c2:	f040 8099 	bne.w	80098f8 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	220b      	movs	r2, #11
 80097ca:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80097cc:	2302      	movs	r3, #2
 80097ce:	73fb      	strb	r3, [r7, #15]
      break;
 80097d0:	e092      	b.n	80098f8 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	791b      	ldrb	r3, [r3, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	2100      	movs	r1, #0
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f8d5 	bl	800998a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 80097e6:	b29a      	uxth	r2, r3
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2208      	movs	r2, #8
 80097f0:	761a      	strb	r2, [r3, #24]

      break;
 80097f2:	e086      	b.n	8009902 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	791b      	ldrb	r3, [r3, #4]
 80097f8:	4619      	mov	r1, r3
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fc2b 	bl	800a056 <USBH_LL_GetURBState>
 8009800:	4603      	mov	r3, r0
 8009802:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009804:	7bbb      	ldrb	r3, [r7, #14]
 8009806:	2b01      	cmp	r3, #1
 8009808:	d105      	bne.n	8009816 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	220d      	movs	r2, #13
 800980e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009810:	2300      	movs	r3, #0
 8009812:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009814:	e072      	b.n	80098fc <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009816:	7bbb      	ldrb	r3, [r7, #14]
 8009818:	2b04      	cmp	r3, #4
 800981a:	d103      	bne.n	8009824 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	220b      	movs	r2, #11
 8009820:	761a      	strb	r2, [r3, #24]
      break;
 8009822:	e06b      	b.n	80098fc <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009824:	7bbb      	ldrb	r3, [r7, #14]
 8009826:	2b05      	cmp	r3, #5
 8009828:	d168      	bne.n	80098fc <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800982a:	2303      	movs	r3, #3
 800982c:	73fb      	strb	r3, [r7, #15]
      break;
 800982e:	e065      	b.n	80098fc <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	795b      	ldrb	r3, [r3, #5]
 8009834:	2201      	movs	r2, #1
 8009836:	9200      	str	r2, [sp, #0]
 8009838:	2200      	movs	r2, #0
 800983a:	2100      	movs	r1, #0
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f000 f87f 	bl	8009940 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8009848:	b29a      	uxth	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	220a      	movs	r2, #10
 8009852:	761a      	strb	r2, [r3, #24]
      break;
 8009854:	e055      	b.n	8009902 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	795b      	ldrb	r3, [r3, #5]
 800985a:	4619      	mov	r1, r3
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 fbfa 	bl	800a056 <USBH_LL_GetURBState>
 8009862:	4603      	mov	r3, r0
 8009864:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009866:	7bbb      	ldrb	r3, [r7, #14]
 8009868:	2b01      	cmp	r3, #1
 800986a:	d105      	bne.n	8009878 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800986c:	2300      	movs	r3, #0
 800986e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	220d      	movs	r2, #13
 8009874:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009876:	e043      	b.n	8009900 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009878:	7bbb      	ldrb	r3, [r7, #14]
 800987a:	2b02      	cmp	r3, #2
 800987c:	d103      	bne.n	8009886 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2209      	movs	r2, #9
 8009882:	761a      	strb	r2, [r3, #24]
      break;
 8009884:	e03c      	b.n	8009900 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009886:	7bbb      	ldrb	r3, [r7, #14]
 8009888:	2b04      	cmp	r3, #4
 800988a:	d139      	bne.n	8009900 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	220b      	movs	r2, #11
 8009890:	761a      	strb	r2, [r3, #24]
      break;
 8009892:	e035      	b.n	8009900 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	7e5b      	ldrb	r3, [r3, #25]
 8009898:	3301      	adds	r3, #1
 800989a:	b2da      	uxtb	r2, r3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	765a      	strb	r2, [r3, #25]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	7e5b      	ldrb	r3, [r3, #25]
 80098a4:	2b02      	cmp	r3, #2
 80098a6:	d806      	bhi.n	80098b6 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2201      	movs	r2, #1
 80098ac:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2201      	movs	r2, #1
 80098b2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80098b4:	e025      	b.n	8009902 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 80098bc:	2106      	movs	r1, #6
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	795b      	ldrb	r3, [r3, #5]
 80098cc:	4619      	mov	r1, r3
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 f904 	bl	8009adc <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	791b      	ldrb	r3, [r3, #4]
 80098d8:	4619      	mov	r1, r3
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 f8fe 	bl	8009adc <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80098e6:	2302      	movs	r3, #2
 80098e8:	73fb      	strb	r3, [r7, #15]
      break;
 80098ea:	e00a      	b.n	8009902 <USBH_HandleControl+0x2de>

    default:
      break;
 80098ec:	bf00      	nop
 80098ee:	e008      	b.n	8009902 <USBH_HandleControl+0x2de>
      break;
 80098f0:	bf00      	nop
 80098f2:	e006      	b.n	8009902 <USBH_HandleControl+0x2de>
      break;
 80098f4:	bf00      	nop
 80098f6:	e004      	b.n	8009902 <USBH_HandleControl+0x2de>
      break;
 80098f8:	bf00      	nop
 80098fa:	e002      	b.n	8009902 <USBH_HandleControl+0x2de>
      break;
 80098fc:	bf00      	nop
 80098fe:	e000      	b.n	8009902 <USBH_HandleControl+0x2de>
      break;
 8009900:	bf00      	nop
  }

  return status;
 8009902:	7bfb      	ldrb	r3, [r7, #15]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b088      	sub	sp, #32
 8009910:	af04      	add	r7, sp, #16
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	4613      	mov	r3, r2
 8009918:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800991a:	79f9      	ldrb	r1, [r7, #7]
 800991c:	2300      	movs	r3, #0
 800991e:	9303      	str	r3, [sp, #12]
 8009920:	2308      	movs	r3, #8
 8009922:	9302      	str	r3, [sp, #8]
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	9301      	str	r3, [sp, #4]
 8009928:	2300      	movs	r3, #0
 800992a:	9300      	str	r3, [sp, #0]
 800992c:	2300      	movs	r3, #0
 800992e:	2200      	movs	r2, #0
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f000 fb5f 	bl	8009ff4 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3710      	adds	r7, #16
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b088      	sub	sp, #32
 8009944:	af04      	add	r7, sp, #16
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	4611      	mov	r1, r2
 800994c:	461a      	mov	r2, r3
 800994e:	460b      	mov	r3, r1
 8009950:	80fb      	strh	r3, [r7, #6]
 8009952:	4613      	mov	r3, r2
 8009954:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800995c:	2b00      	cmp	r3, #0
 800995e:	d001      	beq.n	8009964 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009960:	2300      	movs	r3, #0
 8009962:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009964:	7979      	ldrb	r1, [r7, #5]
 8009966:	7e3b      	ldrb	r3, [r7, #24]
 8009968:	9303      	str	r3, [sp, #12]
 800996a:	88fb      	ldrh	r3, [r7, #6]
 800996c:	9302      	str	r3, [sp, #8]
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	9301      	str	r3, [sp, #4]
 8009972:	2301      	movs	r3, #1
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	2300      	movs	r3, #0
 8009978:	2200      	movs	r2, #0
 800997a:	68f8      	ldr	r0, [r7, #12]
 800997c:	f000 fb3a 	bl	8009ff4 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009980:	2300      	movs	r3, #0
}
 8009982:	4618      	mov	r0, r3
 8009984:	3710      	adds	r7, #16
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b088      	sub	sp, #32
 800998e:	af04      	add	r7, sp, #16
 8009990:	60f8      	str	r0, [r7, #12]
 8009992:	60b9      	str	r1, [r7, #8]
 8009994:	4611      	mov	r1, r2
 8009996:	461a      	mov	r2, r3
 8009998:	460b      	mov	r3, r1
 800999a:	80fb      	strh	r3, [r7, #6]
 800999c:	4613      	mov	r3, r2
 800999e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80099a0:	7979      	ldrb	r1, [r7, #5]
 80099a2:	2300      	movs	r3, #0
 80099a4:	9303      	str	r3, [sp, #12]
 80099a6:	88fb      	ldrh	r3, [r7, #6]
 80099a8:	9302      	str	r3, [sp, #8]
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	9301      	str	r3, [sp, #4]
 80099ae:	2301      	movs	r3, #1
 80099b0:	9300      	str	r3, [sp, #0]
 80099b2:	2300      	movs	r3, #0
 80099b4:	2201      	movs	r2, #1
 80099b6:	68f8      	ldr	r0, [r7, #12]
 80099b8:	f000 fb1c 	bl	8009ff4 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80099bc:	2300      	movs	r3, #0

}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                             uint8_t *buff,
                                             uint8_t length,
                                             uint8_t pipe_num)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b088      	sub	sp, #32
 80099ca:	af04      	add	r7, sp, #16
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	60b9      	str	r1, [r7, #8]
 80099d0:	4611      	mov	r1, r2
 80099d2:	461a      	mov	r2, r3
 80099d4:	460b      	mov	r3, r1
 80099d6:	71fb      	strb	r3, [r7, #7]
 80099d8:	4613      	mov	r3, r2
 80099da:	71bb      	strb	r3, [r7, #6]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80099dc:	79fb      	ldrb	r3, [r7, #7]
 80099de:	b29b      	uxth	r3, r3
 80099e0:	79b9      	ldrb	r1, [r7, #6]
 80099e2:	2200      	movs	r2, #0
 80099e4:	9203      	str	r2, [sp, #12]
 80099e6:	9302      	str	r3, [sp, #8]
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	9301      	str	r3, [sp, #4]
 80099ec:	2301      	movs	r3, #1
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	2303      	movs	r3, #3
 80099f2:	2201      	movs	r2, #1
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f000 fafd 	bl	8009ff4 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
 80099fa:	2300      	movs	r3, #0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3710      	adds	r7, #16
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <USBH_IsocSendData>:
  */
USBH_StatusTypeDef USBH_IsocSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint32_t length,
                                     uint8_t pipe_num)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b088      	sub	sp, #32
 8009a08:	af04      	add	r7, sp, #16
 8009a0a:	60f8      	str	r0, [r7, #12]
 8009a0c:	60b9      	str	r1, [r7, #8]
 8009a0e:	607a      	str	r2, [r7, #4]
 8009a10:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	b29b      	uxth	r3, r3
 8009a16:	78f9      	ldrb	r1, [r7, #3]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	9203      	str	r2, [sp, #12]
 8009a1c:	9302      	str	r3, [sp, #8]
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	9301      	str	r3, [sp, #4]
 8009a22:	2301      	movs	r3, #1
 8009a24:	9300      	str	r3, [sp, #0]
 8009a26:	2301      	movs	r3, #1
 8009a28:	2200      	movs	r2, #0
 8009a2a:	68f8      	ldr	r0, [r7, #12]
 8009a2c:	f000 fae2 	bl	8009ff4 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b086      	sub	sp, #24
 8009a3e:	af04      	add	r7, sp, #16
 8009a40:	6078      	str	r0, [r7, #4]
 8009a42:	4608      	mov	r0, r1
 8009a44:	4611      	mov	r1, r2
 8009a46:	461a      	mov	r2, r3
 8009a48:	4603      	mov	r3, r0
 8009a4a:	70fb      	strb	r3, [r7, #3]
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	70bb      	strb	r3, [r7, #2]
 8009a50:	4613      	mov	r3, r2
 8009a52:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009a54:	7878      	ldrb	r0, [r7, #1]
 8009a56:	78ba      	ldrb	r2, [r7, #2]
 8009a58:	78f9      	ldrb	r1, [r7, #3]
 8009a5a:	8b3b      	ldrh	r3, [r7, #24]
 8009a5c:	9302      	str	r3, [sp, #8]
 8009a5e:	7d3b      	ldrb	r3, [r7, #20]
 8009a60:	9301      	str	r3, [sp, #4]
 8009a62:	7c3b      	ldrb	r3, [r7, #16]
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	4603      	mov	r3, r0
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fa75 	bl	8009f58 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009a6e:	2300      	movs	r3, #0
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3708      	adds	r7, #8
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b082      	sub	sp, #8
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	460b      	mov	r3, r1
 8009a82:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009a84:	78fb      	ldrb	r3, [r7, #3]
 8009a86:	4619      	mov	r1, r3
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fa94 	bl	8009fb6 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009a8e:	2300      	movs	r3, #0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3708      	adds	r7, #8
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f839 	bl	8009b1c <USBH_GetFreePipe>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009aae:	89fb      	ldrh	r3, [r7, #14]
 8009ab0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d00b      	beq.n	8009ad0 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009ab8:	78fa      	ldrb	r2, [r7, #3]
 8009aba:	89fb      	ldrh	r3, [r7, #14]
 8009abc:	f003 030f 	and.w	r3, r3, #15
 8009ac0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009ac4:	6879      	ldr	r1, [r7, #4]
 8009ac6:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	440b      	add	r3, r1
 8009ace:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009ad0:	89fb      	ldrh	r3, [r7, #14]
 8009ad2:	b2db      	uxtb	r3, r3
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3710      	adds	r7, #16
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	460b      	mov	r3, r1
 8009ae6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009ae8:	78fb      	ldrb	r3, [r7, #3]
 8009aea:	2b0f      	cmp	r3, #15
 8009aec:	d80f      	bhi.n	8009b0e <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009aee:	78fb      	ldrb	r3, [r7, #3]
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	685a      	ldr	r2, [r3, #4]
 8009afc:	78fb      	ldrb	r3, [r7, #3]
 8009afe:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009b02:	6879      	ldr	r1, [r7, #4]
 8009b04:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	440b      	add	r3, r1
 8009b0c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009b0e:	2300      	movs	r3, #0
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b085      	sub	sp, #20
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009b24:	2300      	movs	r3, #0
 8009b26:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009b28:	2300      	movs	r3, #0
 8009b2a:	73fb      	strb	r3, [r7, #15]
 8009b2c:	e010      	b.n	8009b50 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009b2e:	7bfb      	ldrb	r3, [r7, #15]
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	4413      	add	r3, r2
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d102      	bne.n	8009b4a <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 8009b44:	7bfb      	ldrb	r3, [r7, #15]
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	e007      	b.n	8009b5a <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009b4a:	7bfb      	ldrb	r3, [r7, #15]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	73fb      	strb	r3, [r7, #15]
 8009b50:	7bfb      	ldrb	r3, [r7, #15]
 8009b52:	2b0f      	cmp	r3, #15
 8009b54:	d9eb      	bls.n	8009b2e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
	...

08009b68 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	490e      	ldr	r1, [pc, #56]	; (8009ba8 <MX_USB_HOST_Init+0x40>)
 8009b70:	480e      	ldr	r0, [pc, #56]	; (8009bac <MX_USB_HOST_Init+0x44>)
 8009b72:	f7fe faea 	bl	800814a <USBH_Init>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d001      	beq.n	8009b80 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009b7c:	f7f6 fea4 	bl	80008c8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_AUDIO_CLASS) != USBH_OK)
 8009b80:	490b      	ldr	r1, [pc, #44]	; (8009bb0 <MX_USB_HOST_Init+0x48>)
 8009b82:	480a      	ldr	r0, [pc, #40]	; (8009bac <MX_USB_HOST_Init+0x44>)
 8009b84:	f7fe fb90 	bl	80082a8 <USBH_RegisterClass>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d001      	beq.n	8009b92 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009b8e:	f7f6 fe9b 	bl	80008c8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009b92:	4806      	ldr	r0, [pc, #24]	; (8009bac <MX_USB_HOST_Init+0x44>)
 8009b94:	f7fe fc2c 	bl	80083f0 <USBH_Start>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d001      	beq.n	8009ba2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009b9e:	f7f6 fe93 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009ba2:	bf00      	nop
 8009ba4:	bd80      	pop	{r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	08009bc9 	.word	0x08009bc9
 8009bac:	20000260 	.word	0x20000260
 8009bb0:	2000000c 	.word	0x2000000c

08009bb4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009bb8:	4802      	ldr	r0, [pc, #8]	; (8009bc4 <MX_USB_HOST_Process+0x10>)
 8009bba:	f7fe fc29 	bl	8008410 <USBH_Process>
}
 8009bbe:	bf00      	nop
 8009bc0:	bd80      	pop	{r7, pc}
 8009bc2:	bf00      	nop
 8009bc4:	20000260 	.word	0x20000260

08009bc8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b083      	sub	sp, #12
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009bd4:	78fb      	ldrb	r3, [r7, #3]
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	2b04      	cmp	r3, #4
 8009bda:	d819      	bhi.n	8009c10 <USBH_UserProcess+0x48>
 8009bdc:	a201      	add	r2, pc, #4	; (adr r2, 8009be4 <USBH_UserProcess+0x1c>)
 8009bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be2:	bf00      	nop
 8009be4:	08009c11 	.word	0x08009c11
 8009be8:	08009c01 	.word	0x08009c01
 8009bec:	08009c11 	.word	0x08009c11
 8009bf0:	08009c09 	.word	0x08009c09
 8009bf4:	08009bf9 	.word	0x08009bf9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009bf8:	4b09      	ldr	r3, [pc, #36]	; (8009c20 <USBH_UserProcess+0x58>)
 8009bfa:	2203      	movs	r2, #3
 8009bfc:	701a      	strb	r2, [r3, #0]
  break;
 8009bfe:	e008      	b.n	8009c12 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009c00:	4b07      	ldr	r3, [pc, #28]	; (8009c20 <USBH_UserProcess+0x58>)
 8009c02:	2202      	movs	r2, #2
 8009c04:	701a      	strb	r2, [r3, #0]
  break;
 8009c06:	e004      	b.n	8009c12 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009c08:	4b05      	ldr	r3, [pc, #20]	; (8009c20 <USBH_UserProcess+0x58>)
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	701a      	strb	r2, [r3, #0]
  break;
 8009c0e:	e000      	b.n	8009c12 <USBH_UserProcess+0x4a>

  default:
  break;
 8009c10:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009c12:	bf00      	nop
 8009c14:	370c      	adds	r7, #12
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	20000708 	.word	0x20000708

08009c24 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b0ae      	sub	sp, #184	; 0xb8
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c2c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8009c30:	2200      	movs	r2, #0
 8009c32:	601a      	str	r2, [r3, #0]
 8009c34:	605a      	str	r2, [r3, #4]
 8009c36:	609a      	str	r2, [r3, #8]
 8009c38:	60da      	str	r2, [r3, #12]
 8009c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009c3c:	f107 0318 	add.w	r3, r7, #24
 8009c40:	228c      	movs	r2, #140	; 0x8c
 8009c42:	2100      	movs	r1, #0
 8009c44:	4618      	mov	r0, r3
 8009c46:	f000 fb73 	bl	800a330 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009c52:	d173      	bne.n	8009d3c <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009c54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009c58:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8009c5a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009c5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8009c62:	2301      	movs	r3, #1
 8009c64:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8009c66:	2305      	movs	r3, #5
 8009c68:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 20;
 8009c6a:	2314      	movs	r3, #20
 8009c6c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8009c6e:	2302      	movs	r3, #2
 8009c70:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8009c72:	2302      	movs	r3, #2
 8009c74:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8009c76:	2302      	movs	r3, #2
 8009c78:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8009c7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009c7e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009c80:	f107 0318 	add.w	r3, r7, #24
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7f9 ff63 	bl	8003b50 <HAL_RCCEx_PeriphCLKConfig>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d001      	beq.n	8009c94 <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 8009c90:	f7f6 fe1a 	bl	80008c8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c94:	4b2b      	ldr	r3, [pc, #172]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c98:	4a2a      	ldr	r2, [pc, #168]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009c9a:	f043 0301 	orr.w	r3, r3, #1
 8009c9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ca0:	4b28      	ldr	r3, [pc, #160]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ca4:	f003 0301 	and.w	r3, r3, #1
 8009ca8:	617b      	str	r3, [r7, #20]
 8009caa:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8009cac:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8009cb0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009cb4:	2302      	movs	r3, #2
 8009cb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009cc6:	230a      	movs	r3, #10
 8009cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ccc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009cd6:	f7f7 f9db 	bl	8001090 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009cda:	4b1a      	ldr	r3, [pc, #104]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cde:	4a19      	ldr	r2, [pc, #100]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009ce0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ce6:	4b17      	ldr	r3, [pc, #92]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009cee:	613b      	str	r3, [r7, #16]
 8009cf0:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009cf2:	4b14      	ldr	r3, [pc, #80]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d114      	bne.n	8009d28 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009cfe:	4b11      	ldr	r3, [pc, #68]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d02:	4a10      	ldr	r2, [pc, #64]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d08:	6593      	str	r3, [r2, #88]	; 0x58
 8009d0a:	4b0e      	ldr	r3, [pc, #56]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d12:	60fb      	str	r3, [r7, #12]
 8009d14:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8009d16:	f7f9 f8bd 	bl	8002e94 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d1a:	4b0a      	ldr	r3, [pc, #40]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d1e:	4a09      	ldr	r2, [pc, #36]	; (8009d44 <HAL_HCD_MspInit+0x120>)
 8009d20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d24:	6593      	str	r3, [r2, #88]	; 0x58
 8009d26:	e001      	b.n	8009d2c <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8009d28:	f7f9 f8b4 	bl	8002e94 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	2100      	movs	r1, #0
 8009d30:	2043      	movs	r0, #67	; 0x43
 8009d32:	f7f7 f936 	bl	8000fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009d36:	2043      	movs	r0, #67	; 0x43
 8009d38:	f7f7 f94f 	bl	8000fda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009d3c:	bf00      	nop
 8009d3e:	37b8      	adds	r7, #184	; 0xb8
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}
 8009d44:	40021000 	.word	0x40021000

08009d48 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b082      	sub	sp, #8
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe ff3b 	bl	8008bd2 <USBH_LL_IncTimer>
}
 8009d5c:	bf00      	nop
 8009d5e:	3708      	adds	r7, #8
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b082      	sub	sp, #8
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fe ff73 	bl	8008c5e <USBH_LL_Connect>
}
 8009d78:	bf00      	nop
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f7fe ff7c 	bl	8008c8c <USBH_LL_Disconnect>
}
 8009d94:	bf00      	nop
 8009d96:	3708      	adds	r7, #8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	460b      	mov	r3, r1
 8009da6:	70fb      	strb	r3, [r7, #3]
 8009da8:	4613      	mov	r3, r2
 8009daa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009dac:	bf00      	nop
 8009dae:	370c      	adds	r7, #12
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7fe ff2d 	bl	8008c26 <USBH_LL_PortEnabled>
}
 8009dcc:	bf00      	nop
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8009de2:	4618      	mov	r0, r3
 8009de4:	f7fe ff2d 	bl	8008c42 <USBH_LL_PortDisabled>
}
 8009de8:	bf00      	nop
 8009dea:	3708      	adds	r7, #8
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b082      	sub	sp, #8
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d12a      	bne.n	8009e58 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009e02:	4a18      	ldr	r2, [pc, #96]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
  phost->pData = &hhcd_USB_OTG_FS;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a15      	ldr	r2, [pc, #84]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e0e:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009e12:	4b14      	ldr	r3, [pc, #80]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009e18:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 8009e1a:	4b12      	ldr	r3, [pc, #72]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e1c:	220c      	movs	r2, #12
 8009e1e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009e20:	4b10      	ldr	r3, [pc, #64]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e22:	2201      	movs	r2, #1
 8009e24:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009e26:	4b0f      	ldr	r3, [pc, #60]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009e2c:	4b0d      	ldr	r3, [pc, #52]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e2e:	2202      	movs	r2, #2
 8009e30:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009e32:	4b0c      	ldr	r3, [pc, #48]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e34:	2200      	movs	r2, #0
 8009e36:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009e38:	480a      	ldr	r0, [pc, #40]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e3a:	f7f7 fb10 	bl	800145e <HAL_HCD_Init>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d001      	beq.n	8009e48 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009e44:	f7f6 fd40 	bl	80008c8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009e48:	4806      	ldr	r0, [pc, #24]	; (8009e64 <USBH_LL_Init+0x74>)
 8009e4a:	f7f7 ff0f 	bl	8001c6c <HAL_HCD_GetCurrentFrame>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	4619      	mov	r1, r3
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f7fe feae 	bl	8008bb4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	2000070c 	.word	0x2000070c

08009e68 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b084      	sub	sp, #16
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e70:	2300      	movs	r3, #0
 8009e72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009e74:	2300      	movs	r3, #0
 8009e76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f7f7 fe91 	bl	8001ba6 <HAL_HCD_Start>
 8009e84:	4603      	mov	r3, r0
 8009e86:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009e88:	7bfb      	ldrb	r3, [r7, #15]
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f000 f94c 	bl	800a128 <USBH_Get_USB_Status>
 8009e90:	4603      	mov	r3, r0
 8009e92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e94:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b084      	sub	sp, #16
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7f7 fe99 	bl	8001bec <HAL_HCD_Stop>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009ebe:	7bfb      	ldrb	r3, [r7, #15]
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f000 f931 	bl	800a128 <USBH_Get_USB_Status>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009eca:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009edc:	2301      	movs	r3, #1
 8009ede:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7f7 fece 	bl	8001c88 <HAL_HCD_GetCurrentSpeed>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d00c      	beq.n	8009f0c <USBH_LL_GetSpeed+0x38>
 8009ef2:	2b02      	cmp	r3, #2
 8009ef4:	d80d      	bhi.n	8009f12 <USBH_LL_GetSpeed+0x3e>
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d002      	beq.n	8009f00 <USBH_LL_GetSpeed+0x2c>
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d003      	beq.n	8009f06 <USBH_LL_GetSpeed+0x32>
 8009efe:	e008      	b.n	8009f12 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009f00:	2300      	movs	r3, #0
 8009f02:	73fb      	strb	r3, [r7, #15]
    break;
 8009f04:	e008      	b.n	8009f18 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009f06:	2301      	movs	r3, #1
 8009f08:	73fb      	strb	r3, [r7, #15]
    break;
 8009f0a:	e005      	b.n	8009f18 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009f0c:	2302      	movs	r3, #2
 8009f0e:	73fb      	strb	r3, [r7, #15]
    break;
 8009f10:	e002      	b.n	8009f18 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009f12:	2301      	movs	r3, #1
 8009f14:	73fb      	strb	r3, [r7, #15]
    break;
 8009f16:	bf00      	nop
  }
  return  speed;
 8009f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b084      	sub	sp, #16
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7f7 fe74 	bl	8001c26 <HAL_HCD_ResetPort>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009f42:	7bfb      	ldrb	r3, [r7, #15]
 8009f44:	4618      	mov	r0, r3
 8009f46:	f000 f8ef 	bl	800a128 <USBH_Get_USB_Status>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3710      	adds	r7, #16
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009f58:	b590      	push	{r4, r7, lr}
 8009f5a:	b089      	sub	sp, #36	; 0x24
 8009f5c:	af04      	add	r7, sp, #16
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	4608      	mov	r0, r1
 8009f62:	4611      	mov	r1, r2
 8009f64:	461a      	mov	r2, r3
 8009f66:	4603      	mov	r3, r0
 8009f68:	70fb      	strb	r3, [r7, #3]
 8009f6a:	460b      	mov	r3, r1
 8009f6c:	70bb      	strb	r3, [r7, #2]
 8009f6e:	4613      	mov	r3, r2
 8009f70:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f72:	2300      	movs	r3, #0
 8009f74:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f76:	2300      	movs	r3, #0
 8009f78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 8009f80:	787c      	ldrb	r4, [r7, #1]
 8009f82:	78ba      	ldrb	r2, [r7, #2]
 8009f84:	78f9      	ldrb	r1, [r7, #3]
 8009f86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009f88:	9302      	str	r3, [sp, #8]
 8009f8a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009f8e:	9301      	str	r3, [sp, #4]
 8009f90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	4623      	mov	r3, r4
 8009f98:	f7f7 fac3 	bl	8001522 <HAL_HCD_HC_Init>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009fa0:	7bfb      	ldrb	r3, [r7, #15]
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f000 f8c0 	bl	800a128 <USBH_Get_USB_Status>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fac:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3714      	adds	r7, #20
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd90      	pop	{r4, r7, pc}

08009fb6 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b084      	sub	sp, #16
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
 8009fbe:	460b      	mov	r3, r1
 8009fc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009fd0:	78fa      	ldrb	r2, [r7, #3]
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7f7 fb46 	bl	8001666 <HAL_HCD_HC_Halt>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009fde:	7bfb      	ldrb	r3, [r7, #15]
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f000 f8a1 	bl	800a128 <USBH_Get_USB_Status>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fea:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3710      	adds	r7, #16
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009ff4:	b590      	push	{r4, r7, lr}
 8009ff6:	b089      	sub	sp, #36	; 0x24
 8009ff8:	af04      	add	r7, sp, #16
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	4608      	mov	r0, r1
 8009ffe:	4611      	mov	r1, r2
 800a000:	461a      	mov	r2, r3
 800a002:	4603      	mov	r3, r0
 800a004:	70fb      	strb	r3, [r7, #3]
 800a006:	460b      	mov	r3, r1
 800a008:	70bb      	strb	r3, [r7, #2]
 800a00a:	4613      	mov	r3, r2
 800a00c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a00e:	2300      	movs	r3, #0
 800a010:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800a01c:	787c      	ldrb	r4, [r7, #1]
 800a01e:	78ba      	ldrb	r2, [r7, #2]
 800a020:	78f9      	ldrb	r1, [r7, #3]
 800a022:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a026:	9303      	str	r3, [sp, #12]
 800a028:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a02a:	9302      	str	r3, [sp, #8]
 800a02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a02e:	9301      	str	r3, [sp, #4]
 800a030:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a034:	9300      	str	r3, [sp, #0]
 800a036:	4623      	mov	r3, r4
 800a038:	f7f7 fb38 	bl	80016ac <HAL_HCD_HC_SubmitRequest>
 800a03c:	4603      	mov	r3, r0
 800a03e:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a040:	7bfb      	ldrb	r3, [r7, #15]
 800a042:	4618      	mov	r0, r3
 800a044:	f000 f870 	bl	800a128 <USBH_Get_USB_Status>
 800a048:	4603      	mov	r3, r0
 800a04a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	bd90      	pop	{r4, r7, pc}

0800a056 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a056:	b580      	push	{r7, lr}
 800a058:	b082      	sub	sp, #8
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
 800a05e:	460b      	mov	r3, r1
 800a060:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a068:	78fa      	ldrb	r2, [r7, #3]
 800a06a:	4611      	mov	r1, r2
 800a06c:	4618      	mov	r0, r3
 800a06e:	f7f7 fde8 	bl	8001c42 <HAL_HCD_HC_GetURBState>
 800a072:	4603      	mov	r3, r0
}
 800a074:	4618      	mov	r0, r3
 800a076:	3708      	adds	r7, #8
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}

0800a07c <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b082      	sub	sp, #8
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	460b      	mov	r3, r1
 800a086:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d103      	bne.n	800a09a <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a092:	78fb      	ldrb	r3, [r7, #3]
 800a094:	4618      	mov	r0, r3
 800a096:	f000 f873 	bl	800a180 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a09a:	20c8      	movs	r0, #200	; 0xc8
 800a09c:	f7f6 fe82 	bl	8000da4 <HAL_Delay>
  return USBH_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3708      	adds	r7, #8
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a0aa:	b480      	push	{r7}
 800a0ac:	b085      	sub	sp, #20
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	70fb      	strb	r3, [r7, #3]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a0c0:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a0c2:	78fa      	ldrb	r2, [r7, #3]
 800a0c4:	68f9      	ldr	r1, [r7, #12]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	005b      	lsls	r3, r3, #1
 800a0ca:	4413      	add	r3, r2
 800a0cc:	011b      	lsls	r3, r3, #4
 800a0ce:	440b      	add	r3, r1
 800a0d0:	333b      	adds	r3, #59	; 0x3b
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d00a      	beq.n	800a0ee <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a0d8:	78fa      	ldrb	r2, [r7, #3]
 800a0da:	68f9      	ldr	r1, [r7, #12]
 800a0dc:	4613      	mov	r3, r2
 800a0de:	005b      	lsls	r3, r3, #1
 800a0e0:	4413      	add	r3, r2
 800a0e2:	011b      	lsls	r3, r3, #4
 800a0e4:	440b      	add	r3, r1
 800a0e6:	3358      	adds	r3, #88	; 0x58
 800a0e8:	78ba      	ldrb	r2, [r7, #2]
 800a0ea:	701a      	strb	r2, [r3, #0]
 800a0ec:	e009      	b.n	800a102 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a0ee:	78fa      	ldrb	r2, [r7, #3]
 800a0f0:	68f9      	ldr	r1, [r7, #12]
 800a0f2:	4613      	mov	r3, r2
 800a0f4:	005b      	lsls	r3, r3, #1
 800a0f6:	4413      	add	r3, r2
 800a0f8:	011b      	lsls	r3, r3, #4
 800a0fa:	440b      	add	r3, r1
 800a0fc:	3359      	adds	r3, #89	; 0x59
 800a0fe:	78ba      	ldrb	r2, [r7, #2]
 800a100:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a102:	2300      	movs	r3, #0
}
 800a104:	4618      	mov	r0, r3
 800a106:	3714      	adds	r7, #20
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7f6 fe43 	bl	8000da4 <HAL_Delay>
}
 800a11e:	bf00      	nop
 800a120:	3708      	adds	r7, #8
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
	...

0800a128 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	4603      	mov	r3, r0
 800a130:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a132:	2300      	movs	r3, #0
 800a134:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a136:	79fb      	ldrb	r3, [r7, #7]
 800a138:	2b03      	cmp	r3, #3
 800a13a:	d817      	bhi.n	800a16c <USBH_Get_USB_Status+0x44>
 800a13c:	a201      	add	r2, pc, #4	; (adr r2, 800a144 <USBH_Get_USB_Status+0x1c>)
 800a13e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a142:	bf00      	nop
 800a144:	0800a155 	.word	0x0800a155
 800a148:	0800a15b 	.word	0x0800a15b
 800a14c:	0800a161 	.word	0x0800a161
 800a150:	0800a167 	.word	0x0800a167
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a154:	2300      	movs	r3, #0
 800a156:	73fb      	strb	r3, [r7, #15]
    break;
 800a158:	e00b      	b.n	800a172 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a15a:	2302      	movs	r3, #2
 800a15c:	73fb      	strb	r3, [r7, #15]
    break;
 800a15e:	e008      	b.n	800a172 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a160:	2301      	movs	r3, #1
 800a162:	73fb      	strb	r3, [r7, #15]
    break;
 800a164:	e005      	b.n	800a172 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a166:	2302      	movs	r3, #2
 800a168:	73fb      	strb	r3, [r7, #15]
    break;
 800a16a:	e002      	b.n	800a172 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a16c:	2302      	movs	r3, #2
 800a16e:	73fb      	strb	r3, [r7, #15]
    break;
 800a170:	bf00      	nop
  }
  return usb_status;
 800a172:	7bfb      	ldrb	r3, [r7, #15]
}
 800a174:	4618      	mov	r0, r3
 800a176:	3714      	adds	r7, #20
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	4603      	mov	r3, r0
 800a188:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a18a:	79fb      	ldrb	r3, [r7, #7]
 800a18c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a18e:	79fb      	ldrb	r3, [r7, #7]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d102      	bne.n	800a19a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a194:	2300      	movs	r3, #0
 800a196:	73fb      	strb	r3, [r7, #15]
 800a198:	e001      	b.n	800a19e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a19a:	2301      	movs	r3, #1
 800a19c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_6,(GPIO_PinState)data);
 800a19e:	7bfb      	ldrb	r3, [r7, #15]
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	2140      	movs	r1, #64	; 0x40
 800a1a4:	4803      	ldr	r0, [pc, #12]	; (800a1b4 <MX_DriverVbusFS+0x34>)
 800a1a6:	f7f7 f905 	bl	80013b4 <HAL_GPIO_WritePin>
}
 800a1aa:	bf00      	nop
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	48001800 	.word	0x48001800

0800a1b8 <malloc>:
 800a1b8:	4b02      	ldr	r3, [pc, #8]	; (800a1c4 <malloc+0xc>)
 800a1ba:	4601      	mov	r1, r0
 800a1bc:	6818      	ldr	r0, [r3, #0]
 800a1be:	f000 b82b 	b.w	800a218 <_malloc_r>
 800a1c2:	bf00      	nop
 800a1c4:	20000078 	.word	0x20000078

0800a1c8 <free>:
 800a1c8:	4b02      	ldr	r3, [pc, #8]	; (800a1d4 <free+0xc>)
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	6818      	ldr	r0, [r3, #0]
 800a1ce:	f000 b8f3 	b.w	800a3b8 <_free_r>
 800a1d2:	bf00      	nop
 800a1d4:	20000078 	.word	0x20000078

0800a1d8 <sbrk_aligned>:
 800a1d8:	b570      	push	{r4, r5, r6, lr}
 800a1da:	4e0e      	ldr	r6, [pc, #56]	; (800a214 <sbrk_aligned+0x3c>)
 800a1dc:	460c      	mov	r4, r1
 800a1de:	6831      	ldr	r1, [r6, #0]
 800a1e0:	4605      	mov	r5, r0
 800a1e2:	b911      	cbnz	r1, 800a1ea <sbrk_aligned+0x12>
 800a1e4:	f000 f8ac 	bl	800a340 <_sbrk_r>
 800a1e8:	6030      	str	r0, [r6, #0]
 800a1ea:	4621      	mov	r1, r4
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	f000 f8a7 	bl	800a340 <_sbrk_r>
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	d00a      	beq.n	800a20c <sbrk_aligned+0x34>
 800a1f6:	1cc4      	adds	r4, r0, #3
 800a1f8:	f024 0403 	bic.w	r4, r4, #3
 800a1fc:	42a0      	cmp	r0, r4
 800a1fe:	d007      	beq.n	800a210 <sbrk_aligned+0x38>
 800a200:	1a21      	subs	r1, r4, r0
 800a202:	4628      	mov	r0, r5
 800a204:	f000 f89c 	bl	800a340 <_sbrk_r>
 800a208:	3001      	adds	r0, #1
 800a20a:	d101      	bne.n	800a210 <sbrk_aligned+0x38>
 800a20c:	f04f 34ff 	mov.w	r4, #4294967295
 800a210:	4620      	mov	r0, r4
 800a212:	bd70      	pop	{r4, r5, r6, pc}
 800a214:	20000a54 	.word	0x20000a54

0800a218 <_malloc_r>:
 800a218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a21c:	1ccd      	adds	r5, r1, #3
 800a21e:	f025 0503 	bic.w	r5, r5, #3
 800a222:	3508      	adds	r5, #8
 800a224:	2d0c      	cmp	r5, #12
 800a226:	bf38      	it	cc
 800a228:	250c      	movcc	r5, #12
 800a22a:	2d00      	cmp	r5, #0
 800a22c:	4607      	mov	r7, r0
 800a22e:	db01      	blt.n	800a234 <_malloc_r+0x1c>
 800a230:	42a9      	cmp	r1, r5
 800a232:	d905      	bls.n	800a240 <_malloc_r+0x28>
 800a234:	230c      	movs	r3, #12
 800a236:	603b      	str	r3, [r7, #0]
 800a238:	2600      	movs	r6, #0
 800a23a:	4630      	mov	r0, r6
 800a23c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a240:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a314 <_malloc_r+0xfc>
 800a244:	f000 f868 	bl	800a318 <__malloc_lock>
 800a248:	f8d8 3000 	ldr.w	r3, [r8]
 800a24c:	461c      	mov	r4, r3
 800a24e:	bb5c      	cbnz	r4, 800a2a8 <_malloc_r+0x90>
 800a250:	4629      	mov	r1, r5
 800a252:	4638      	mov	r0, r7
 800a254:	f7ff ffc0 	bl	800a1d8 <sbrk_aligned>
 800a258:	1c43      	adds	r3, r0, #1
 800a25a:	4604      	mov	r4, r0
 800a25c:	d155      	bne.n	800a30a <_malloc_r+0xf2>
 800a25e:	f8d8 4000 	ldr.w	r4, [r8]
 800a262:	4626      	mov	r6, r4
 800a264:	2e00      	cmp	r6, #0
 800a266:	d145      	bne.n	800a2f4 <_malloc_r+0xdc>
 800a268:	2c00      	cmp	r4, #0
 800a26a:	d048      	beq.n	800a2fe <_malloc_r+0xe6>
 800a26c:	6823      	ldr	r3, [r4, #0]
 800a26e:	4631      	mov	r1, r6
 800a270:	4638      	mov	r0, r7
 800a272:	eb04 0903 	add.w	r9, r4, r3
 800a276:	f000 f863 	bl	800a340 <_sbrk_r>
 800a27a:	4581      	cmp	r9, r0
 800a27c:	d13f      	bne.n	800a2fe <_malloc_r+0xe6>
 800a27e:	6821      	ldr	r1, [r4, #0]
 800a280:	1a6d      	subs	r5, r5, r1
 800a282:	4629      	mov	r1, r5
 800a284:	4638      	mov	r0, r7
 800a286:	f7ff ffa7 	bl	800a1d8 <sbrk_aligned>
 800a28a:	3001      	adds	r0, #1
 800a28c:	d037      	beq.n	800a2fe <_malloc_r+0xe6>
 800a28e:	6823      	ldr	r3, [r4, #0]
 800a290:	442b      	add	r3, r5
 800a292:	6023      	str	r3, [r4, #0]
 800a294:	f8d8 3000 	ldr.w	r3, [r8]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d038      	beq.n	800a30e <_malloc_r+0xf6>
 800a29c:	685a      	ldr	r2, [r3, #4]
 800a29e:	42a2      	cmp	r2, r4
 800a2a0:	d12b      	bne.n	800a2fa <_malloc_r+0xe2>
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	605a      	str	r2, [r3, #4]
 800a2a6:	e00f      	b.n	800a2c8 <_malloc_r+0xb0>
 800a2a8:	6822      	ldr	r2, [r4, #0]
 800a2aa:	1b52      	subs	r2, r2, r5
 800a2ac:	d41f      	bmi.n	800a2ee <_malloc_r+0xd6>
 800a2ae:	2a0b      	cmp	r2, #11
 800a2b0:	d917      	bls.n	800a2e2 <_malloc_r+0xca>
 800a2b2:	1961      	adds	r1, r4, r5
 800a2b4:	42a3      	cmp	r3, r4
 800a2b6:	6025      	str	r5, [r4, #0]
 800a2b8:	bf18      	it	ne
 800a2ba:	6059      	strne	r1, [r3, #4]
 800a2bc:	6863      	ldr	r3, [r4, #4]
 800a2be:	bf08      	it	eq
 800a2c0:	f8c8 1000 	streq.w	r1, [r8]
 800a2c4:	5162      	str	r2, [r4, r5]
 800a2c6:	604b      	str	r3, [r1, #4]
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f104 060b 	add.w	r6, r4, #11
 800a2ce:	f000 f829 	bl	800a324 <__malloc_unlock>
 800a2d2:	f026 0607 	bic.w	r6, r6, #7
 800a2d6:	1d23      	adds	r3, r4, #4
 800a2d8:	1af2      	subs	r2, r6, r3
 800a2da:	d0ae      	beq.n	800a23a <_malloc_r+0x22>
 800a2dc:	1b9b      	subs	r3, r3, r6
 800a2de:	50a3      	str	r3, [r4, r2]
 800a2e0:	e7ab      	b.n	800a23a <_malloc_r+0x22>
 800a2e2:	42a3      	cmp	r3, r4
 800a2e4:	6862      	ldr	r2, [r4, #4]
 800a2e6:	d1dd      	bne.n	800a2a4 <_malloc_r+0x8c>
 800a2e8:	f8c8 2000 	str.w	r2, [r8]
 800a2ec:	e7ec      	b.n	800a2c8 <_malloc_r+0xb0>
 800a2ee:	4623      	mov	r3, r4
 800a2f0:	6864      	ldr	r4, [r4, #4]
 800a2f2:	e7ac      	b.n	800a24e <_malloc_r+0x36>
 800a2f4:	4634      	mov	r4, r6
 800a2f6:	6876      	ldr	r6, [r6, #4]
 800a2f8:	e7b4      	b.n	800a264 <_malloc_r+0x4c>
 800a2fa:	4613      	mov	r3, r2
 800a2fc:	e7cc      	b.n	800a298 <_malloc_r+0x80>
 800a2fe:	230c      	movs	r3, #12
 800a300:	603b      	str	r3, [r7, #0]
 800a302:	4638      	mov	r0, r7
 800a304:	f000 f80e 	bl	800a324 <__malloc_unlock>
 800a308:	e797      	b.n	800a23a <_malloc_r+0x22>
 800a30a:	6025      	str	r5, [r4, #0]
 800a30c:	e7dc      	b.n	800a2c8 <_malloc_r+0xb0>
 800a30e:	605b      	str	r3, [r3, #4]
 800a310:	deff      	udf	#255	; 0xff
 800a312:	bf00      	nop
 800a314:	20000a50 	.word	0x20000a50

0800a318 <__malloc_lock>:
 800a318:	4801      	ldr	r0, [pc, #4]	; (800a320 <__malloc_lock+0x8>)
 800a31a:	f000 b84b 	b.w	800a3b4 <__retarget_lock_acquire_recursive>
 800a31e:	bf00      	nop
 800a320:	20000b94 	.word	0x20000b94

0800a324 <__malloc_unlock>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__malloc_unlock+0x8>)
 800a326:	f000 b846 	b.w	800a3b6 <__retarget_lock_release_recursive>
 800a32a:	bf00      	nop
 800a32c:	20000b94 	.word	0x20000b94

0800a330 <memset>:
 800a330:	4402      	add	r2, r0
 800a332:	4603      	mov	r3, r0
 800a334:	4293      	cmp	r3, r2
 800a336:	d100      	bne.n	800a33a <memset+0xa>
 800a338:	4770      	bx	lr
 800a33a:	f803 1b01 	strb.w	r1, [r3], #1
 800a33e:	e7f9      	b.n	800a334 <memset+0x4>

0800a340 <_sbrk_r>:
 800a340:	b538      	push	{r3, r4, r5, lr}
 800a342:	4d06      	ldr	r5, [pc, #24]	; (800a35c <_sbrk_r+0x1c>)
 800a344:	2300      	movs	r3, #0
 800a346:	4604      	mov	r4, r0
 800a348:	4608      	mov	r0, r1
 800a34a:	602b      	str	r3, [r5, #0]
 800a34c:	f7f6 fc44 	bl	8000bd8 <_sbrk>
 800a350:	1c43      	adds	r3, r0, #1
 800a352:	d102      	bne.n	800a35a <_sbrk_r+0x1a>
 800a354:	682b      	ldr	r3, [r5, #0]
 800a356:	b103      	cbz	r3, 800a35a <_sbrk_r+0x1a>
 800a358:	6023      	str	r3, [r4, #0]
 800a35a:	bd38      	pop	{r3, r4, r5, pc}
 800a35c:	20000b90 	.word	0x20000b90

0800a360 <__errno>:
 800a360:	4b01      	ldr	r3, [pc, #4]	; (800a368 <__errno+0x8>)
 800a362:	6818      	ldr	r0, [r3, #0]
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	20000078 	.word	0x20000078

0800a36c <__libc_init_array>:
 800a36c:	b570      	push	{r4, r5, r6, lr}
 800a36e:	4d0d      	ldr	r5, [pc, #52]	; (800a3a4 <__libc_init_array+0x38>)
 800a370:	4c0d      	ldr	r4, [pc, #52]	; (800a3a8 <__libc_init_array+0x3c>)
 800a372:	1b64      	subs	r4, r4, r5
 800a374:	10a4      	asrs	r4, r4, #2
 800a376:	2600      	movs	r6, #0
 800a378:	42a6      	cmp	r6, r4
 800a37a:	d109      	bne.n	800a390 <__libc_init_array+0x24>
 800a37c:	4d0b      	ldr	r5, [pc, #44]	; (800a3ac <__libc_init_array+0x40>)
 800a37e:	4c0c      	ldr	r4, [pc, #48]	; (800a3b0 <__libc_init_array+0x44>)
 800a380:	f000 f866 	bl	800a450 <_init>
 800a384:	1b64      	subs	r4, r4, r5
 800a386:	10a4      	asrs	r4, r4, #2
 800a388:	2600      	movs	r6, #0
 800a38a:	42a6      	cmp	r6, r4
 800a38c:	d105      	bne.n	800a39a <__libc_init_array+0x2e>
 800a38e:	bd70      	pop	{r4, r5, r6, pc}
 800a390:	f855 3b04 	ldr.w	r3, [r5], #4
 800a394:	4798      	blx	r3
 800a396:	3601      	adds	r6, #1
 800a398:	e7ee      	b.n	800a378 <__libc_init_array+0xc>
 800a39a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a39e:	4798      	blx	r3
 800a3a0:	3601      	adds	r6, #1
 800a3a2:	e7f2      	b.n	800a38a <__libc_init_array+0x1e>
 800a3a4:	0800a4c0 	.word	0x0800a4c0
 800a3a8:	0800a4c0 	.word	0x0800a4c0
 800a3ac:	0800a4c0 	.word	0x0800a4c0
 800a3b0:	0800a4c4 	.word	0x0800a4c4

0800a3b4 <__retarget_lock_acquire_recursive>:
 800a3b4:	4770      	bx	lr

0800a3b6 <__retarget_lock_release_recursive>:
 800a3b6:	4770      	bx	lr

0800a3b8 <_free_r>:
 800a3b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a3ba:	2900      	cmp	r1, #0
 800a3bc:	d044      	beq.n	800a448 <_free_r+0x90>
 800a3be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3c2:	9001      	str	r0, [sp, #4]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f1a1 0404 	sub.w	r4, r1, #4
 800a3ca:	bfb8      	it	lt
 800a3cc:	18e4      	addlt	r4, r4, r3
 800a3ce:	f7ff ffa3 	bl	800a318 <__malloc_lock>
 800a3d2:	4a1e      	ldr	r2, [pc, #120]	; (800a44c <_free_r+0x94>)
 800a3d4:	9801      	ldr	r0, [sp, #4]
 800a3d6:	6813      	ldr	r3, [r2, #0]
 800a3d8:	b933      	cbnz	r3, 800a3e8 <_free_r+0x30>
 800a3da:	6063      	str	r3, [r4, #4]
 800a3dc:	6014      	str	r4, [r2, #0]
 800a3de:	b003      	add	sp, #12
 800a3e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3e4:	f7ff bf9e 	b.w	800a324 <__malloc_unlock>
 800a3e8:	42a3      	cmp	r3, r4
 800a3ea:	d908      	bls.n	800a3fe <_free_r+0x46>
 800a3ec:	6825      	ldr	r5, [r4, #0]
 800a3ee:	1961      	adds	r1, r4, r5
 800a3f0:	428b      	cmp	r3, r1
 800a3f2:	bf01      	itttt	eq
 800a3f4:	6819      	ldreq	r1, [r3, #0]
 800a3f6:	685b      	ldreq	r3, [r3, #4]
 800a3f8:	1949      	addeq	r1, r1, r5
 800a3fa:	6021      	streq	r1, [r4, #0]
 800a3fc:	e7ed      	b.n	800a3da <_free_r+0x22>
 800a3fe:	461a      	mov	r2, r3
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	b10b      	cbz	r3, 800a408 <_free_r+0x50>
 800a404:	42a3      	cmp	r3, r4
 800a406:	d9fa      	bls.n	800a3fe <_free_r+0x46>
 800a408:	6811      	ldr	r1, [r2, #0]
 800a40a:	1855      	adds	r5, r2, r1
 800a40c:	42a5      	cmp	r5, r4
 800a40e:	d10b      	bne.n	800a428 <_free_r+0x70>
 800a410:	6824      	ldr	r4, [r4, #0]
 800a412:	4421      	add	r1, r4
 800a414:	1854      	adds	r4, r2, r1
 800a416:	42a3      	cmp	r3, r4
 800a418:	6011      	str	r1, [r2, #0]
 800a41a:	d1e0      	bne.n	800a3de <_free_r+0x26>
 800a41c:	681c      	ldr	r4, [r3, #0]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	6053      	str	r3, [r2, #4]
 800a422:	440c      	add	r4, r1
 800a424:	6014      	str	r4, [r2, #0]
 800a426:	e7da      	b.n	800a3de <_free_r+0x26>
 800a428:	d902      	bls.n	800a430 <_free_r+0x78>
 800a42a:	230c      	movs	r3, #12
 800a42c:	6003      	str	r3, [r0, #0]
 800a42e:	e7d6      	b.n	800a3de <_free_r+0x26>
 800a430:	6825      	ldr	r5, [r4, #0]
 800a432:	1961      	adds	r1, r4, r5
 800a434:	428b      	cmp	r3, r1
 800a436:	bf04      	itt	eq
 800a438:	6819      	ldreq	r1, [r3, #0]
 800a43a:	685b      	ldreq	r3, [r3, #4]
 800a43c:	6063      	str	r3, [r4, #4]
 800a43e:	bf04      	itt	eq
 800a440:	1949      	addeq	r1, r1, r5
 800a442:	6021      	streq	r1, [r4, #0]
 800a444:	6054      	str	r4, [r2, #4]
 800a446:	e7ca      	b.n	800a3de <_free_r+0x26>
 800a448:	b003      	add	sp, #12
 800a44a:	bd30      	pop	{r4, r5, pc}
 800a44c:	20000a50 	.word	0x20000a50

0800a450 <_init>:
 800a450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a452:	bf00      	nop
 800a454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a456:	bc08      	pop	{r3}
 800a458:	469e      	mov	lr, r3
 800a45a:	4770      	bx	lr

0800a45c <_fini>:
 800a45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45e:	bf00      	nop
 800a460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a462:	bc08      	pop	{r3}
 800a464:	469e      	mov	lr, r3
 800a466:	4770      	bx	lr
