df96e0c2a6cc99652e459b22c1bcb2c1ce5f59f1
[AST] AscentLint, HJSON fixes, and rgn_fips_i port
diff --git a/hw/top_earlgrey/ip/ast/rtl/rng.sv b/hw/top_earlgrey/ip/ast/rtl/rng.sv
index aedf342d3..5b38ee83d 100644
--- a/hw/top_earlgrey/ip/ast/rtl/rng.sv
+++ b/hw/top_earlgrey/ip/ast/rtl/rng.sv
@@ -26,6 +26,8 @@ logic clk, rng_clk_en, rng_clk;
 
 // clock Oschilator
 ////////////////////////////////////////
+logic rng_clk_o;
+
 // For FPGA, it can be replace with clk_src_aon_o/4 (200K/4=50K)
 rng_osc u_rng_osc (
   .vcaon_pok_i ( vcaon_pok_i ),