Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/tes_sup_isim_beh.exe -prj /home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/tes_sup_beh.prj work.tes_sup 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/display.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/bin_dec.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/superior.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/tes_sup.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96744 KB
Fuse CPU Usage: 1270 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture behavioral of entity bin_dec [bin_dec_default]
Compiling architecture behavioral of entity display [display_default]
Compiling architecture behavioral of entity superior [superior_default]
Compiling architecture behavior of entity tes_sup
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/ise/Codigos_VHDL/BloquesCombinacionales/bin_dec/tes_sup_isim_beh.exe
Fuse Memory Usage: 111960 KB
Fuse CPU Usage: 1440 ms
GCC CPU Usage: 2060 ms
