
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ./vivado_runs/M90_W8/run.tcl
# read_verilog -sv ./vivado_runs/M90_W8/sum_signed.sv
# read_xdc ./vivado_runs/M90_W8/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 541910
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.293 ; gain = 239.832 ; free physical = 36007 ; free virtual = 210647
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.836; parent = 2372.642; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.336; parent = 3040.266; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M90_W8/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M90_W8/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3116.230 ; gain = 318.770 ; free physical = 35920 ; free virtual = 210561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.836; parent = 2372.642; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4089.305; parent = 3116.234; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.043 ; gain = 336.582 ; free physical = 35920 ; free virtual = 210561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.836; parent = 2372.642; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.117; parent = 3134.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.043 ; gain = 336.582 ; free physical = 35917 ; free virtual = 210557
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.836; parent = 2372.642; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.117; parent = 3134.047; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.043 ; gain = 0.000 ; free physical = 35927 ; free virtual = 210568
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M90_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M90_W8/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.730 ; gain = 0.000 ; free physical = 35917 ; free virtual = 210558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.730 ; gain = 0.000 ; free physical = 35917 ; free virtual = 210558
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.730 ; gain = 507.270 ; free physical = 35996 ; free virtual = 210636
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.229; parent = 2383.034; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.789; parent = 3272.719; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.730 ; gain = 507.270 ; free physical = 35996 ; free virtual = 210636
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.229; parent = 2383.034; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.789; parent = 3272.719; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.730 ; gain = 507.270 ; free physical = 35996 ; free virtual = 210637
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.229; parent = 2383.034; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.789; parent = 3272.719; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.730 ; gain = 507.270 ; free physical = 36004 ; free virtual = 210645
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.229; parent = 2383.034; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.789; parent = 3272.719; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 11    
	   2 Input   10 Bit       Adders := 22    
	   2 Input    9 Bit       Adders := 45    
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 47    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3304.730 ; gain = 507.270 ; free physical = 36021 ; free virtual = 210667
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.229; parent = 2383.034; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.789; parent = 3272.719; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3670.074 ; gain = 872.613 ; free physical = 35677 ; free virtual = 210323
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.351; parent = 2952.188; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.148; parent = 3670.078; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3674.074 ; gain = 876.613 ; free physical = 35674 ; free virtual = 210320
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.081; parent = 2955.918; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4647.148; parent = 3674.078; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3693.105 ; gain = 895.645 ; free physical = 35661 ; free virtual = 210307
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.327; parent = 2957.164; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.180; parent = 3693.109; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35672 ; free virtual = 210318
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.979; parent = 2957.816; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35672 ; free virtual = 210318
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.995; parent = 2957.832; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35672 ; free virtual = 210318
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.144; parent = 2957.980; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35672 ; free virtual = 210318
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.206; parent = 2958.043; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35672 ; free virtual = 210318
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.216; parent = 2958.056; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35666 ; free virtual = 210312
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.237; parent = 2958.074; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   178|
|3     |LUT1   |    89|
|4     |LUT2   |   797|
|5     |FDRE   |   924|
|6     |IBUF   |   723|
|7     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3700.043 ; gain = 902.582 ; free physical = 35666 ; free virtual = 210312
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.253; parent = 2958.090; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.117; parent = 3700.047; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3700.043 ; gain = 731.895 ; free physical = 35694 ; free virtual = 210340
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3700.051 ; gain = 902.582 ; free physical = 35694 ; free virtual = 210340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3707.980 ; gain = 0.000 ; free physical = 35795 ; free virtual = 210441
INFO: [Netlist 29-17] Analyzing 902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M90_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M90_W8/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.480 ; gain = 0.000 ; free physical = 35734 ; free virtual = 210380
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 724 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 723 instances

Synth Design complete, checksum: 7de6ba70
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3763.480 ; gain = 2058.840 ; free physical = 35861 ; free virtual = 210507
# report_utilization -file ./vivado_runs/M90_W8/util.rpt
# report_timing_summary -file ./vivado_runs/M90_W8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4511.469 ; gain = 747.988 ; free physical = 35425 ; free virtual = 210071
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 25 11:27:33 2025...
