#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd3d43cf0 .scope module, "bcd_test" "bcd_test" 2 48;
 .timescale -9 -9;
P_0x7fffd3d43e70 .param/l "CYCLE" 0 2 49, +C4<00000000000000000000000000010100>;
v0x7fffd3d65650_0 .var "AR", 0 0;
v0x7fffd3d65710_0 .var "CE", 0 0;
v0x7fffd3d657d0_0 .var "CK", 0 0;
RS_0x7fd3df9d00a8 .resolv tri, v0x7fffd3d63cc0_0, v0x7fffd3d646b0_0;
v0x7fffd3d65870_0 .net8 "CO", 0 0, RS_0x7fd3df9d00a8;  2 drivers
v0x7fffd3d65910_0 .net "Qb", 3 0, v0x7fffd3d63d80_0;  1 drivers
v0x7fffd3d659b0_0 .net "Qg", 3 0, v0x7fffd3d64780_0;  1 drivers
S_0x7fffd3d43f10 .scope module, "bc" "BCD_COUNT" 2 54, 2 18 0, S_0x7fffd3d43cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
v0x7fffd3d44160_0 .net "AR", 0 0, v0x7fffd3d65650_0;  1 drivers
v0x7fffd3d63b60_0 .net "CE", 0 0, v0x7fffd3d65710_0;  1 drivers
v0x7fffd3d63c20_0 .net "CK", 0 0, v0x7fffd3d657d0_0;  1 drivers
v0x7fffd3d63cc0_0 .var "CO", 0 0;
v0x7fffd3d63d80_0 .var "Q", 3 0;
E_0x7fffd3d314b0/0 .event negedge, v0x7fffd3d44160_0;
E_0x7fffd3d314b0/1 .event posedge, v0x7fffd3d63c20_0;
E_0x7fffd3d314b0 .event/or E_0x7fffd3d314b0/0, E_0x7fffd3d314b0/1;
S_0x7fffd3d63f50 .scope module, "m" "main" 2 55, 2 36 0, S_0x7fffd3d43cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffd3d35280 .functor AND 1, v0x7fffd3d64d60_0, v0x7fffd3d657d0_0, C4<1>, C4<1>;
v0x7fffd3d65050_0 .net "AR", 0 0, v0x7fffd3d65650_0;  alias, 1 drivers
v0x7fffd3d65160_0 .net "CE", 0 0, v0x7fffd3d65710_0;  alias, 1 drivers
v0x7fffd3d65220_0 .net "CK", 0 0, v0x7fffd3d657d0_0;  alias, 1 drivers
v0x7fffd3d65310_0 .net8 "CO", 0 0, RS_0x7fd3df9d00a8;  alias, 2 drivers
v0x7fffd3d65400_0 .net "GCK", 0 0, v0x7fffd3d64d60_0;  1 drivers
v0x7fffd3d654f0_0 .net "Q", 3 0, v0x7fffd3d64780_0;  alias, 1 drivers
v0x7fffd3d65590_0 .net "nGCK", 0 0, v0x7fffd3d64ea0_0;  1 drivers
S_0x7fffd3d641c0 .scope module, "bc" "BCD_COUNT" 2 45, 2 18 0, S_0x7fffd3d63f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
v0x7fffd3d64450_0 .net "AR", 0 0, v0x7fffd3d65650_0;  alias, 1 drivers
v0x7fffd3d64510_0 .net "CE", 0 0, v0x7fffd3d65710_0;  alias, 1 drivers
v0x7fffd3d645e0_0 .net "CK", 0 0, L_0x7fffd3d35280;  1 drivers
v0x7fffd3d646b0_0 .var "CO", 0 0;
v0x7fffd3d64780_0 .var "Q", 3 0;
E_0x7fffd3d317e0/0 .event negedge, v0x7fffd3d44160_0;
E_0x7fffd3d317e0/1 .event posedge, v0x7fffd3d645e0_0;
E_0x7fffd3d317e0 .event/or E_0x7fffd3d317e0/0, E_0x7fffd3d317e0/1;
S_0x7fffd3d648f0 .scope module, "dgl" "DFF_AR" 2 44, 2 3 0, S_0x7fffd3d63f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "nCr"
    .port_info 3 /OUTPUT 1 "Q"
    .port_info 4 /OUTPUT 1 "nQ"
v0x7fffd3d64b80_0 .net "CK", 0 0, v0x7fffd3d657d0_0;  alias, 1 drivers
v0x7fffd3d64c70_0 .net "D", 0 0, v0x7fffd3d65710_0;  alias, 1 drivers
v0x7fffd3d64d60_0 .var "Q", 0 0;
L_0x7fd3df980018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffd3d64e00_0 .net "nCr", 0 0, L_0x7fd3df980018;  1 drivers
v0x7fffd3d64ea0_0 .var "nQ", 0 0;
E_0x7fffd3d31a60/0 .event negedge, v0x7fffd3d64e00_0;
E_0x7fffd3d31a60/1 .event posedge, v0x7fffd3d63c20_0;
E_0x7fffd3d31a60 .event/or E_0x7fffd3d31a60/0, E_0x7fffd3d31a60/1;
    .scope S_0x7fffd3d43f10;
T_0 ;
    %wait E_0x7fffd3d314b0;
    %load/vec4 v0x7fffd3d44160_0;
    %inv;
    %load/vec4 v0x7fffd3d63d80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffd3d63d80_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffd3d63b60_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd3d63d80_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd3d63b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffd3d63d80_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffd3d63d80_0, 0, 4;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x7fffd3d63d80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffd3d63d80_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffd3d63b60_0;
    %and;
    %store/vec4 v0x7fffd3d63cc0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd3d648f0;
T_1 ;
    %wait E_0x7fffd3d31a60;
    %load/vec4 v0x7fffd3d64e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d64d60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fffd3d64c70_0;
    %store/vec4 v0x7fffd3d64d60_0, 0, 1;
T_1.1 ;
    %load/vec4 v0x7fffd3d64d60_0;
    %inv;
    %store/vec4 v0x7fffd3d64ea0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd3d641c0;
T_2 ;
    %wait E_0x7fffd3d317e0;
    %load/vec4 v0x7fffd3d64450_0;
    %inv;
    %load/vec4 v0x7fffd3d64780_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffd3d64780_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffd3d64510_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd3d64780_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd3d64510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffd3d64780_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffd3d64780_0, 0, 4;
T_2.2 ;
T_2.1 ;
    %load/vec4 v0x7fffd3d64780_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffd3d64780_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffd3d64510_0;
    %and;
    %store/vec4 v0x7fffd3d646b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd3d43cf0;
T_3 ;
    %vpi_call 2 58 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 60 "$monitor", "%4t CK:%b CE:%b AR:%b CO:%b Qb:%b Qg:%b", $time, v0x7fffd3d657d0_0, v0x7fffd3d65710_0, v0x7fffd3d65650_0, v0x7fffd3d65870_0, v0x7fffd3d65910_0, v0x7fffd3d659b0_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d657d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d65710_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d65650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3d65710_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3d65650_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d65710_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3d65710_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d65650_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3d65650_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3d65710_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3d65710_0, 0, 1;
    %delay 120, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffd3d43cf0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x7fffd3d657d0_0;
    %inv;
    %assign/vec4 v0x7fffd3d657d0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/exam6/4b/a.v";
