```verilog
assign one = 1;
endmodule
```

The above code:
- Uses `assign` to set the wire-type output `one` to high (1)
- Ends with `endmodule`
- Follows all syntax rules and requirements
- Has no inputs and only the specified output