<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGFast.cpp source code [llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='ScheduleDAGFast.cpp.html'>ScheduleDAGFast.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----- ScheduleDAGFast.cpp - Fast poor list scheduler -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements a fast scheduler.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="InstrEmitter.h.html">"InstrEmitter.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ScheduleDAGSDNodes.h.html">"ScheduleDAGSDNodes.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="SDNodeDbgValue.h.html">"SDNodeDbgValue.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html">"llvm/CodeGen/SchedulerRegistry.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html">"llvm/CodeGen/SelectionDAGISel.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "pre-RA-sched"</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumUnfolds = {&quot;pre-RA-sched&quot;, &quot;NumUnfolds&quot;, &quot;Number of nodes unfolded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUnfolds" title='NumUnfolds' data-ref="NumUnfolds">NumUnfolds</dfn>,    <q>"Number of nodes unfolded"</q>);</td></tr>
<tr><th id="33">33</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumDups = {&quot;pre-RA-sched&quot;, &quot;NumDups&quot;, &quot;Number of duplicated nodes&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDups" title='NumDups' data-ref="NumDups">NumDups</dfn>,       <q>"Number of duplicated nodes"</q>);</td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPRCopies = {&quot;pre-RA-sched&quot;, &quot;NumPRCopies&quot;, &quot;Number of physical copies&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPRCopies" title='NumPRCopies' data-ref="NumPRCopies">NumPRCopies</dfn>,   <q>"Number of physical copies"</q>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="37">37</th><td>  <dfn class="tu decl def" id="fastDAGScheduler" title='fastDAGScheduler' data-type='llvm::RegisterScheduler' data-ref="fastDAGScheduler">fastDAGScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"fast"</q>, <q>"Fast suboptimal list scheduling"</q>,</td></tr>
<tr><th id="38">38</th><td>                   <a class="ref" href="#_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createFastDAGScheduler' data-ref="_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createFastDAGScheduler</a>);</td></tr>
<tr><th id="39">39</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="40">40</th><td>  <dfn class="tu decl def" id="linearizeDAGScheduler" title='linearizeDAGScheduler' data-type='llvm::RegisterScheduler' data-ref="linearizeDAGScheduler">linearizeDAGScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"linearize"</q>, <q>"Linearize DAG, no scheduling"</q>,</td></tr>
<tr><th id="41">41</th><td>                        <a class="ref" href="#_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createDAGLinearizer' data-ref="_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createDAGLinearizer</a>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>namespace</b> {</td></tr>
<tr><th id="45">45</th><td>  <i class="doc" data-doc="(anonymousnamespace)::FastPriorityQueue">/// FastPriorityQueue - A degenerate priority queue that considers</i></td></tr>
<tr><th id="46">46</th><td><i class="doc" data-doc="(anonymousnamespace)::FastPriorityQueue">  /// all nodes to have the same priority.</i></td></tr>
<tr><th id="47">47</th><td><i class="doc" data-doc="(anonymousnamespace)::FastPriorityQueue">  ///</i></td></tr>
<tr><th id="48">48</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::FastPriorityQueue" title='(anonymous namespace)::FastPriorityQueue' data-ref="(anonymousnamespace)::FastPriorityQueue">FastPriorityQueue</dfn> {</td></tr>
<tr><th id="49">49</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>16</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::FastPriorityQueue::Queue" title='(anonymous namespace)::FastPriorityQueue::Queue' data-type='SmallVector&lt;llvm::SUnit *, 16&gt;' data-ref="(anonymousnamespace)::FastPriorityQueue::Queue">Queue</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117FastPriorityQueue5emptyEv" title='(anonymous namespace)::FastPriorityQueue::empty' data-type='bool (anonymous namespace)::FastPriorityQueue::empty() const' data-ref="_ZNK12_GLOBAL__N_117FastPriorityQueue5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FastPriorityQueue::Queue" title='(anonymous namespace)::FastPriorityQueue::Queue' data-use='m' data-ref="(anonymousnamespace)::FastPriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>(); }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE" title='(anonymous namespace)::FastPriorityQueue::push' data-type='void (anonymous namespace)::FastPriorityQueue::push(llvm::SUnit * U)' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE">push</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="25U" title='U' data-type='llvm::SUnit *' data-ref="25U">U</dfn>) {</td></tr>
<tr><th id="54">54</th><td>      <a class="tu member" href="#(anonymousnamespace)::FastPriorityQueue::Queue" title='(anonymous namespace)::FastPriorityQueue::Queue' data-use='m' data-ref="(anonymousnamespace)::FastPriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#25U" title='U' data-ref="25U">U</a>);</td></tr>
<tr><th id="55">55</th><td>    }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117FastPriorityQueue3popEv" title='(anonymous namespace)::FastPriorityQueue::pop' data-type='llvm::SUnit * (anonymous namespace)::FastPriorityQueue::pop()' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue3popEv">pop</dfn>() {</td></tr>
<tr><th id="58">58</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_117FastPriorityQueue5emptyEv" title='(anonymous namespace)::FastPriorityQueue::empty' data-use='c' data-ref="_ZNK12_GLOBAL__N_117FastPriorityQueue5emptyEv">empty</a>()) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="59">59</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="26V" title='V' data-type='llvm::SUnit *' data-ref="26V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::FastPriorityQueue::Queue" title='(anonymous namespace)::FastPriorityQueue::Queue' data-use='m' data-ref="(anonymousnamespace)::FastPriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="60">60</th><td>      <a class="tu member" href="#(anonymousnamespace)::FastPriorityQueue::Queue" title='(anonymous namespace)::FastPriorityQueue::Queue' data-use='m' data-ref="(anonymousnamespace)::FastPriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="61">61</th><td>      <b>return</b> <a class="local col6 ref" href="#26V" title='V' data-ref="26V">V</a>;</td></tr>
<tr><th id="62">62</th><td>    }</td></tr>
<tr><th id="63">63</th><td>  };</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGFast">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="66">66</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGFast">/// ScheduleDAGFast - The actual "fast" list scheduler implementation.</i></td></tr>
<tr><th id="67">67</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGFast">///</i></td></tr>
<tr><th id="68">68</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</dfn> : <b>public</b> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> {</td></tr>
<tr><th id="69">69</th><td><b>private</b>:</td></tr>
<tr><th id="70">70</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">/// AvailableQueue - The priority queue to use for the available SUnits.</i></td></tr>
<tr><th id="71">71</th><td>  <a class="tu type" href="#(anonymousnamespace)::FastPriorityQueue" title='(anonymous namespace)::FastPriorityQueue' data-ref="(anonymousnamespace)::FastPriorityQueue">FastPriorityQueue</a> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-type='(anonymous namespace)::FastPriorityQueue' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">/// LiveRegDefs - A set of physical registers and their definition</i></td></tr>
<tr><th id="74">74</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">  /// that are "live". These nodes must be scheduled before any other nodes that</i></td></tr>
<tr><th id="75">75</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">  /// modifies the registers can be scheduled.</i></td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGFast::NumLiveRegs' data-type='unsigned int' data-ref="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">NumLiveRegs</dfn>;</td></tr>
<tr><th id="77">77</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</dfn>;</td></tr>
<tr><th id="78">78</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles" title='(anonymous namespace)::ScheduleDAGFast::LiveRegCycles' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles">LiveRegCycles</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>public</b>:</td></tr>
<tr><th id="81">81</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFastC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ScheduleDAGFast::ScheduleDAGFast' data-type='void (anonymous namespace)::ScheduleDAGFast::ScheduleDAGFast(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFastC1ERN4llvm15MachineFunctionE">ScheduleDAGFast</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="27mf">mf</dfn>)</td></tr>
<tr><th id="82">82</th><td>    : <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE">(</a><a class="local col7 ref" href="#27mf" title='mf' data-ref="27mf">mf</a>) {}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv" title='(anonymous namespace)::ScheduleDAGFast::Schedule' data-type='void (anonymous namespace)::ScheduleDAGFast::Schedule()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv">Schedule</a>() override;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">/// AddPred - adds a predecessor edge to SUnit SU.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">  /// This returns true if this is a new predecessor.</i></td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-type='void (anonymous namespace)::ScheduleDAGFast::AddPred(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="28SU" title='SU' data-type='llvm::SUnit *' data-ref="28SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="29D" title='D' data-type='const llvm::SDep &amp;' data-ref="29D">D</dfn>) {</td></tr>
<tr><th id="89">89</th><td>    <a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col9 ref" href="#29D" title='D' data-ref="29D">D</a>);</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">/// RemovePred - removes a predecessor edge from SUnit SU.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">  /// This returns true if an edge was removed.</i></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-type='void (anonymous namespace)::ScheduleDAGFast::RemovePred(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="30SU" title='SU' data-type='llvm::SUnit *' data-ref="30SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="31D" title='D' data-type='const llvm::SDep &amp;' data-ref="31D">D</dfn>) {</td></tr>
<tr><th id="95">95</th><td>    <a class="local col0 ref" href="#30SU" title='SU' data-ref="30SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col1 ref" href="#31D" title='D' data-ref="31D">D</a>);</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><b>private</b>:</td></tr>
<tr><th id="99">99</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::ReleasePred' data-type='void (anonymous namespace)::ScheduleDAGFast::ReleasePred(llvm::SUnit * SU, llvm::SDep * PredEdge)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">ReleasePred</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="32SU" title='SU' data-type='llvm::SUnit *' data-ref="32SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col3 decl" id="33PredEdge" title='PredEdge' data-type='llvm::SDep *' data-ref="33PredEdge">PredEdge</dfn>);</td></tr>
<tr><th id="100">100</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ReleasePredecessors' data-type='void (anonymous namespace)::ScheduleDAGFast::ReleasePredecessors(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj">ReleasePredecessors</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="34SU" title='SU' data-type='llvm::SUnit *' data-ref="34SU">SU</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35CurCycle" title='CurCycle' data-type='unsigned int' data-ref="35CurCycle">CurCycle</dfn>);</td></tr>
<tr><th id="101">101</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ScheduleNodeBottomUp' data-type='void (anonymous namespace)::ScheduleDAGFast::ScheduleNodeBottomUp(llvm::SUnit * , unsigned int )' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj">ScheduleNodeBottomUp</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>);</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGFast::CopyAndMoveSuccessors' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGFast::CopyAndMoveSuccessors(llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE">CopyAndMoveSuccessors</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*);</td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::ScheduleDAGFast::InsertCopiesAndMoveSuccs' data-type='void (anonymous namespace)::ScheduleDAGFast::InsertCopiesAndMoveSuccs(llvm::SUnit * , unsigned int , const llvm::TargetRegisterClass * , const llvm::TargetRegisterClass * , SmallVectorImpl&lt;llvm::SUnit *&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">InsertCopiesAndMoveSuccs</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>,</td></tr>
<tr><th id="104">104</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*,</td></tr>
<tr><th id="105">105</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*,</td></tr>
<tr><th id="106">106</th><td>                                <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;&amp;);</td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::ScheduleDAGFast::DelayForLiveRegsBottomUp' data-type='bool (anonymous namespace)::ScheduleDAGFast::DelayForLiveRegsBottomUp(llvm::SUnit * , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">DelayForLiveRegsBottomUp</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="108">108</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGFast::ListScheduleBottomUp' data-type='void (anonymous namespace)::ScheduleDAGFast::ListScheduleBottomUp()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv">ListScheduleBottomUp</a>();</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115ScheduleDAGFast18forceUnitLatenciesEv">/// forceUnitLatencies - The fast scheduler doesn't care about real latencies.</i></td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115ScheduleDAGFast18forceUnitLatenciesEv" title='(anonymous namespace)::ScheduleDAGFast::forceUnitLatencies' data-type='bool (anonymous namespace)::ScheduleDAGFast::forceUnitLatencies() const' data-ref="_ZNK12_GLOBAL__N_115ScheduleDAGFast18forceUnitLatenciesEv">forceUnitLatencies</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td>}  <i>// end anonymous namespace</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv">/// Schedule - Schedule the DAG using list scheduling.</i></td></tr>
<tr><th id="117">117</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv" title='(anonymous namespace)::ScheduleDAGFast::Schedule' data-type='void (anonymous namespace)::ScheduleDAGFast::Schedule()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv">Schedule</dfn>() {</td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;********** List Scheduling **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** List Scheduling **********\n"</q>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGFast::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">NumLiveRegs</a> = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>nullptr</b>);</td></tr>
<tr><th id="122">122</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles" title='(anonymous namespace)::ScheduleDAGFast::LiveRegCycles' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles">LiveRegCycles</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <var>0</var>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i>// Build the scheduling graph.</i></td></tr>
<tr><th id="125">125</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE" title='llvm::ScheduleDAGSDNodes::BuildSchedGraph' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE">BuildSchedGraph</a>(<b>nullptr</b>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes4dumpEv" title='llvm::ScheduleDAGSDNodes::dump' data-ref="_ZNK4llvm18ScheduleDAGSDNodes4dumpEv">dump</a>());</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i>// Execute the actual scheduling loop.</i></td></tr>
<tr><th id="130">130</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGFast::ListScheduleBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv">ListScheduleBottomUp</a>();</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="134">134</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">//  Bottom-Up Scheduling</i></td></tr>
<tr><th id="135">135</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="136">136</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE"></i></td></tr>
<tr><th id="137">137</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. Add it to</i></td></tr>
<tr><th id="138">138</th><td><i  data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">/// the AvailableQueue if the count reaches zero. Also update its cycle bound.</i></td></tr>
<tr><th id="139">139</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::ReleasePred' data-type='void (anonymous namespace)::ScheduleDAGFast::ReleasePred(llvm::SUnit * SU, llvm::SDep * PredEdge)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">ReleasePred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="36SU" title='SU' data-type='llvm::SUnit *' data-ref="36SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col7 decl" id="37PredEdge" title='PredEdge' data-type='llvm::SDep *' data-ref="37PredEdge">PredEdge</dfn>) {</td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="38PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="38PredSU">PredSU</dfn> = <a class="local col7 ref" href="#37PredEdge" title='PredEdge' data-ref="37PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="142">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="144">144</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="145">145</th><td>    <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a>);</td></tr>
<tr><th id="146">146</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="147">147</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 147)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="142">endif</span></u></td></tr>
<tr><th id="150">150</th><td>  --<a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// If all the node's successors are scheduled, this node is ready</i></td></tr>
<tr><th id="153">153</th><td><i>  // to be scheduled. Ignore the special EntrySU node.</i></td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a> != &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>) {</td></tr>
<tr><th id="155">155</th><td>    <a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="156">156</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE" title='(anonymous namespace)::FastPriorityQueue::push' data-use='c' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE">push</a>(<a class="local col8 ref" href="#38PredSU" title='PredSU' data-ref="38PredSU">PredSU</a>);</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ReleasePredecessors' data-type='void (anonymous namespace)::ScheduleDAGFast::ReleasePredecessors(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj">ReleasePredecessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="39SU" title='SU' data-type='llvm::SUnit *' data-ref="39SU">SU</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40CurCycle" title='CurCycle' data-type='unsigned int' data-ref="40CurCycle">CurCycle</dfn>) {</td></tr>
<tr><th id="161">161</th><td>  <i>// Bottom up: release predecessors</i></td></tr>
<tr><th id="162">162</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="41Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="41Pred">Pred</dfn> : <a class="local col9 ref" href="#39SU" title='SU' data-ref="39SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="163">163</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::ReleasePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE">ReleasePred</a>(<a class="local col9 ref" href="#39SU" title='SU' data-ref="39SU">SU</a>, &amp;<a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>);</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>()) {</td></tr>
<tr><th id="165">165</th><td>      <i>// This is a physical register dependency and it's impossible or</i></td></tr>
<tr><th id="166">166</th><td><i>      // expensive to copy the register. Make sure nothing that can</i></td></tr>
<tr><th id="167">167</th><td><i>      // clobber the register is scheduled between the predecessor and</i></td></tr>
<tr><th id="168">168</th><td><i>      // this node.</i></td></tr>
<tr><th id="169">169</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a>) {</td></tr>
<tr><th id="170">170</th><td>        ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGFast::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="171">171</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="172">172</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles" title='(anonymous namespace)::ScheduleDAGFast::LiveRegCycles' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles">LiveRegCycles</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <a class="local col0 ref" href="#40CurCycle" title='CurCycle' data-ref="40CurCycle">CurCycle</a>;</td></tr>
<tr><th id="173">173</th><td>      }</td></tr>
<tr><th id="174">174</th><td>    }</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj">/// ScheduleNodeBottomUp - Add the node to the schedule. Decrement the pending</i></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj">/// count of its predecessors. If a predecessor pending count is zero, add it to</i></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj">/// the Available queue.</i></td></tr>
<tr><th id="181">181</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ScheduleNodeBottomUp' data-type='void (anonymous namespace)::ScheduleDAGFast::ScheduleNodeBottomUp(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj">ScheduleNodeBottomUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="42SU" title='SU' data-type='llvm::SUnit *' data-ref="42SU">SU</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43CurCycle" title='CurCycle' data-type='unsigned int' data-ref="43CurCycle">CurCycle</dfn>) {</td></tr>
<tr><th id="182">182</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Scheduling [&quot; &lt;&lt; CurCycle &lt;&lt; &quot;]: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#43CurCycle" title='CurCycle' data-ref="43CurCycle">CurCycle</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]: "</q>);</td></tr>
<tr><th id="183">183</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>));</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurCycle &gt;= SU-&gt;getHeight() &amp;&amp; &quot;Node scheduled below its height!&quot;) ? void (0) : __assert_fail (&quot;CurCycle &gt;= SU-&gt;getHeight() &amp;&amp; \&quot;Node scheduled below its height!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#43CurCycle" title='CurCycle' data-ref="43CurCycle">CurCycle</a> &gt;= <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &amp;&amp; <q>"Node scheduled below its height!"</q>);</td></tr>
<tr><th id="186">186</th><td>  <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit18setHeightToAtLeastEj" title='llvm::SUnit::setHeightToAtLeast' data-ref="_ZN4llvm5SUnit18setHeightToAtLeastEj">setHeightToAtLeast</a>(<a class="local col3 ref" href="#43CurCycle" title='CurCycle' data-ref="43CurCycle">CurCycle</a>);</td></tr>
<tr><th id="187">187</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ReleasePredecessors' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj">ReleasePredecessors</a>(<a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>, <a class="local col3 ref" href="#43CurCycle" title='CurCycle' data-ref="43CurCycle">CurCycle</a>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// Release all the implicit physical register defs that are live.</i></td></tr>
<tr><th id="192">192</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="44Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="44Succ">Succ</dfn> : <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>()) {</td></tr>
<tr><th id="194">194</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles" title='(anonymous namespace)::ScheduleDAGFast::LiveRegCycles' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles">LiveRegCycles</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> == <a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>()) {</td></tr>
<tr><th id="195">195</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumLiveRegs &gt; 0 &amp;&amp; &quot;NumLiveRegs is already zero!&quot;) ? void (0) : __assert_fail (&quot;NumLiveRegs &gt; 0 &amp;&amp; \&quot;NumLiveRegs is already zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGFast::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">NumLiveRegs</a> &gt; <var>0</var> &amp;&amp; <q>"NumLiveRegs is already zero!"</q>);</td></tr>
<tr><th id="196">196</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveRegDefs[Succ.getReg()] == SU &amp;&amp; &quot;Physical register dependency violated?&quot;) ? void (0) : __assert_fail (&quot;LiveRegDefs[Succ.getReg()] == SU &amp;&amp; \&quot;Physical register dependency violated?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 197, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a>[<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()] == <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a> &amp;&amp;</td></tr>
<tr><th id="197">197</th><td>               <q>"Physical register dependency violated?"</q>);</td></tr>
<tr><th id="198">198</th><td>        --<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGFast::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="199">199</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="200">200</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles" title='(anonymous namespace)::ScheduleDAGFast::LiveRegCycles' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegCycles">LiveRegCycles</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <var>0</var>;</td></tr>
<tr><th id="201">201</th><td>      }</td></tr>
<tr><th id="202">202</th><td>    }</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>true</b>;</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE">/// CopyAndMoveSuccessors - Clone the specified node and move its scheduled</i></td></tr>
<tr><th id="209">209</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE">/// successors to the newly created node.</i></td></tr>
<tr><th id="210">210</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGFast::CopyAndMoveSuccessors' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGFast::CopyAndMoveSuccessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE">CopyAndMoveSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="45SU" title='SU' data-type='llvm::SUnit *' data-ref="45SU">SU</dfn>) {</td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="46N" title='N' data-type='llvm::SDNode *' data-ref="46N">N</dfn> = <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (!<a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>)</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="47NewSU" title='NewSU' data-type='llvm::SUnit *' data-ref="47NewSU">NewSU</dfn>;</td></tr>
<tr><th id="219">219</th><td>  <em>bool</em> <dfn class="local col8 decl" id="48TryUnfold" title='TryUnfold' data-type='bool' data-ref="48TryUnfold">TryUnfold</dfn> = <b>false</b>;</td></tr>
<tr><th id="220">220</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="49i" title='i' data-type='unsigned int' data-ref="49i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="50e" title='e' data-type='unsigned int' data-ref="50e">e</dfn> = <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a> != <a class="local col0 ref" href="#50e" title='e' data-ref="50e">e</a>; ++<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>) {</td></tr>
<tr><th id="221">221</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="51VT" title='VT' data-type='llvm::MVT' data-ref="51VT">VT</dfn> = <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>);</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<a class="local col1 ref" href="#51VT" title='VT' data-ref="51VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="223">223</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="224">224</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#51VT" title='VT' data-ref="51VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="225">225</th><td>      <a class="local col8 ref" href="#48TryUnfold" title='TryUnfold' data-ref="48TryUnfold">TryUnfold</a> = <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="52Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="52Op">Op</dfn> : <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>()) {</td></tr>
<tr><th id="228">228</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="53VT" title='VT' data-type='llvm::MVT' data-ref="53VT">VT</dfn> = <a class="local col2 ref" href="#52Op" title='Op' data-ref="52Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col2 ref" href="#52Op" title='Op' data-ref="52Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="229">229</th><td>    <b>if</b> (<a class="local col3 ref" href="#53VT" title='VT' data-ref="53VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="230">230</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (<a class="local col8 ref" href="#48TryUnfold" title='TryUnfold' data-ref="48TryUnfold">TryUnfold</a>) {</td></tr>
<tr><th id="234">234</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="54NewNodes" title='NewNodes' data-type='SmallVector&lt;llvm::SDNode *, 2&gt;' data-ref="54NewNodes">NewNodes</dfn>;</td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE">unfoldMemoryOperand</a>(<span class='refarg'>*<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a></span>, <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>, <span class='refarg'><a class="local col4 ref" href="#54NewNodes" title='NewNodes' data-ref="54NewNodes">NewNodes</a></span>))</td></tr>
<tr><th id="236">236</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Unfolding SU # &quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unfolding SU # "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewNodes.size() == 2 &amp;&amp; &quot;Expected a load folding node!&quot;) ? void (0) : __assert_fail (&quot;NewNodes.size() == 2 &amp;&amp; \&quot;Expected a load folding node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 239, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#54NewNodes" title='NewNodes' data-ref="54NewNodes">NewNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Expected a load folding node!"</q>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a> = <a class="local col4 ref" href="#54NewNodes" title='NewNodes' data-ref="54NewNodes">NewNodes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="242">242</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="55LoadNode" title='LoadNode' data-type='llvm::SDNode *' data-ref="55LoadNode">LoadNode</dfn> = <a class="local col4 ref" href="#54NewNodes" title='NewNodes' data-ref="54NewNodes">NewNodes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="243">243</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56NumVals" title='NumVals' data-type='unsigned int' data-ref="56NumVals">NumVals</dfn> = <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="244">244</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57OldNumVals" title='OldNumVals' data-type='unsigned int' data-ref="57OldNumVals">OldNumVals</dfn> = <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="245">245</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58i" title='i' data-type='unsigned int' data-ref="58i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a> != <a class="local col6 ref" href="#56NumVals" title='NumVals' data-ref="56NumVals">NumVals</a>; ++<a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>)</td></tr>
<tr><th id="246">246</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesOfValueWith' data-ref="_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_">ReplaceAllUsesOfValueWith</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>, <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>));</td></tr>
<tr><th id="247">247</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesOfValueWith' data-ref="_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_">ReplaceAllUsesOfValueWith</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col7 ref" href="#57OldNumVals" title='OldNumVals' data-ref="57OldNumVals">OldNumVals</a>-<var>1</var>),</td></tr>
<tr><th id="248">248</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#55LoadNode" title='LoadNode' data-ref="55LoadNode">LoadNode</a>, <var>1</var>));</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="59NewSU" title='NewSU' data-type='llvm::SUnit *' data-ref="59NewSU">NewSU</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>);</td></tr>
<tr><th id="251">251</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getNodeId() == -1 &amp;&amp; &quot;Node already inserted!&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getNodeId() == -1 &amp;&amp; \&quot;Node already inserted!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() == -<var>1</var> &amp;&amp; <q>"Node already inserted!"</q>);</td></tr>
<tr><th id="252">252</th><td>    <a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="60MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="60MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#46N" title='N' data-ref="46N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="255">255</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61i" title='i' data-type='unsigned int' data-ref="61i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a> != <a class="local col0 ref" href="#60MCID" title='MCID' data-ref="60MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>) {</td></tr>
<tr><th id="256">256</th><td>      <b>if</b> (<a class="local col0 ref" href="#60MCID" title='MCID' data-ref="60MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>) {</td></tr>
<tr><th id="257">257</th><td>        <a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a> = <b>true</b>;</td></tr>
<tr><th id="258">258</th><td>        <b>break</b>;</td></tr>
<tr><th id="259">259</th><td>      }</td></tr>
<tr><th id="260">260</th><td>    }</td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (<a class="local col0 ref" href="#60MCID" title='MCID' data-ref="60MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="262">262</th><td>      <a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a> = <b>true</b>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>    <i>// LoadNode may already exist. This can happen when there is another</i></td></tr>
<tr><th id="265">265</th><td><i>    // load from the same location and producing the same type of value</i></td></tr>
<tr><th id="266">266</th><td><i>    // but it has different alignment or volatileness.</i></td></tr>
<tr><th id="267">267</th><td>    <em>bool</em> <dfn class="local col2 decl" id="62isNewLoad" title='isNewLoad' data-type='bool' data-ref="62isNewLoad">isNewLoad</dfn> = <b>true</b>;</td></tr>
<tr><th id="268">268</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="63LoadSU" title='LoadSU' data-type='llvm::SUnit *' data-ref="63LoadSU">LoadSU</dfn>;</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col5 ref" href="#55LoadNode" title='LoadNode' data-ref="55LoadNode">LoadNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != -<var>1</var>) {</td></tr>
<tr><th id="270">270</th><td>      <a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#55LoadNode" title='LoadNode' data-ref="55LoadNode">LoadNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="271">271</th><td>      <a class="local col2 ref" href="#62isNewLoad" title='isNewLoad' data-ref="62isNewLoad">isNewLoad</a> = <b>false</b>;</td></tr>
<tr><th id="272">272</th><td>    } <b>else</b> {</td></tr>
<tr><th id="273">273</th><td>      <a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<a class="local col5 ref" href="#55LoadNode" title='LoadNode' data-ref="55LoadNode">LoadNode</a>);</td></tr>
<tr><th id="274">274</th><td>      <a class="local col5 ref" href="#55LoadNode" title='LoadNode' data-ref="55LoadNode">LoadNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="275">275</th><td>    }</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1Ev" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1Ev"></a><dfn class="local col4 decl" id="64ChainPred" title='ChainPred' data-type='llvm::SDep' data-ref="64ChainPred">ChainPred</dfn>;</td></tr>
<tr><th id="278">278</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="65ChainSuccs" title='ChainSuccs' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="65ChainSuccs">ChainSuccs</dfn>;</td></tr>
<tr><th id="279">279</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="66LoadPreds" title='LoadPreds' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="66LoadPreds">LoadPreds</dfn>;</td></tr>
<tr><th id="280">280</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="67NodePreds" title='NodePreds' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="67NodePreds">NodePreds</dfn>;</td></tr>
<tr><th id="281">281</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="68NodeSuccs" title='NodeSuccs' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="68NodeSuccs">NodeSuccs</dfn>;</td></tr>
<tr><th id="282">282</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="69Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="69Pred">Pred</dfn> : <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="283">283</th><td>      <b>if</b> (<a class="local col9 ref" href="#69Pred" title='Pred' data-ref="69Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="284">284</th><td>        <a class="local col4 ref" href="#64ChainPred" title='ChainPred' data-ref="64ChainPred">ChainPred</a> <a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::operator=' data-ref="_ZN4llvm4SDepaSERKS0_">=</a> <a class="local col9 ref" href="#69Pred" title='Pred' data-ref="69Pred">Pred</a>;</td></tr>
<tr><th id="285">285</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#69Pred" title='Pred' data-ref="69Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() &amp;&amp;</td></tr>
<tr><th id="286">286</th><td>               <a class="local col9 ref" href="#69Pred" title='Pred' data-ref="69Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isOperandOfEPKS0_" title='llvm::SDNode::isOperandOf' data-ref="_ZNK4llvm6SDNode11isOperandOfEPKS0_">isOperandOf</a>(<a class="local col5 ref" href="#55LoadNode" title='LoadNode' data-ref="55LoadNode">LoadNode</a>))</td></tr>
<tr><th id="287">287</th><td>        <a class="local col6 ref" href="#66LoadPreds" title='LoadPreds' data-ref="66LoadPreds">LoadPreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#69Pred" title='Pred' data-ref="69Pred">Pred</a>);</td></tr>
<tr><th id="288">288</th><td>      <b>else</b></td></tr>
<tr><th id="289">289</th><td>        <a class="local col7 ref" href="#67NodePreds" title='NodePreds' data-ref="67NodePreds">NodePreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#69Pred" title='Pred' data-ref="69Pred">Pred</a>);</td></tr>
<tr><th id="290">290</th><td>    }</td></tr>
<tr><th id="291">291</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col0 decl" id="70Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="70Succ">Succ</dfn> : <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="292">292</th><td>      <b>if</b> (<a class="local col0 ref" href="#70Succ" title='Succ' data-ref="70Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="293">293</th><td>        <a class="local col5 ref" href="#65ChainSuccs" title='ChainSuccs' data-ref="65ChainSuccs">ChainSuccs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#70Succ" title='Succ' data-ref="70Succ">Succ</a>);</td></tr>
<tr><th id="294">294</th><td>      <b>else</b></td></tr>
<tr><th id="295">295</th><td>        <a class="local col8 ref" href="#68NodeSuccs" title='NodeSuccs' data-ref="68NodeSuccs">NodeSuccs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#70Succ" title='Succ' data-ref="70Succ">Succ</a>);</td></tr>
<tr><th id="296">296</th><td>    }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (<a class="local col4 ref" href="#64ChainPred" title='ChainPred' data-ref="64ChainPred">ChainPred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) {</td></tr>
<tr><th id="299">299</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>, <a class="local col4 ref" href="#64ChainPred" title='ChainPred' data-ref="64ChainPred">ChainPred</a>);</td></tr>
<tr><th id="300">300</th><td>      <b>if</b> (<a class="local col2 ref" href="#62isNewLoad" title='isNewLoad' data-ref="62isNewLoad">isNewLoad</a>)</td></tr>
<tr><th id="301">301</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a>, <a class="local col4 ref" href="#64ChainPred" title='ChainPred' data-ref="64ChainPred">ChainPred</a>);</td></tr>
<tr><th id="302">302</th><td>    }</td></tr>
<tr><th id="303">303</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="71i" title='i' data-type='unsigned int' data-ref="71i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="72e" title='e' data-type='unsigned int' data-ref="72e">e</dfn> = <a class="local col6 ref" href="#66LoadPreds" title='LoadPreds' data-ref="66LoadPreds">LoadPreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a> != <a class="local col2 ref" href="#72e" title='e' data-ref="72e">e</a>; ++<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>) {</td></tr>
<tr><th id="304">304</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="73Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="73Pred">Pred</dfn> = <a class="local col6 ref" href="#66LoadPreds" title='LoadPreds' data-ref="66LoadPreds">LoadPreds</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a>;</td></tr>
<tr><th id="305">305</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>, <a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>);</td></tr>
<tr><th id="306">306</th><td>      <b>if</b> (<a class="local col2 ref" href="#62isNewLoad" title='isNewLoad' data-ref="62isNewLoad">isNewLoad</a>) {</td></tr>
<tr><th id="307">307</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a>, <a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>);</td></tr>
<tr><th id="308">308</th><td>      }</td></tr>
<tr><th id="309">309</th><td>    }</td></tr>
<tr><th id="310">310</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="74i" title='i' data-type='unsigned int' data-ref="74i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="75e" title='e' data-type='unsigned int' data-ref="75e">e</dfn> = <a class="local col7 ref" href="#67NodePreds" title='NodePreds' data-ref="67NodePreds">NodePreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a> != <a class="local col5 ref" href="#75e" title='e' data-ref="75e">e</a>; ++<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>) {</td></tr>
<tr><th id="311">311</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="76Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="76Pred">Pred</dfn> = <a class="local col7 ref" href="#67NodePreds" title='NodePreds' data-ref="67NodePreds">NodePreds</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>]</a>;</td></tr>
<tr><th id="312">312</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>, <a class="local col6 ref" href="#76Pred" title='Pred' data-ref="76Pred">Pred</a>);</td></tr>
<tr><th id="313">313</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>, <a class="local col6 ref" href="#76Pred" title='Pred' data-ref="76Pred">Pred</a>);</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="77i" title='i' data-type='unsigned int' data-ref="77i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="78e" title='e' data-type='unsigned int' data-ref="78e">e</dfn> = <a class="local col8 ref" href="#68NodeSuccs" title='NodeSuccs' data-ref="68NodeSuccs">NodeSuccs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a> != <a class="local col8 ref" href="#78e" title='e' data-ref="78e">e</a>; ++<a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a>) {</td></tr>
<tr><th id="316">316</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col9 decl" id="79D" title='D' data-type='llvm::SDep' data-ref="79D">D</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col8 ref" href="#68NodeSuccs" title='NodeSuccs' data-ref="68NodeSuccs">NodeSuccs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a>]</a>;</td></tr>
<tr><th id="317">317</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="80SuccDep" title='SuccDep' data-type='llvm::SUnit *' data-ref="80SuccDep">SuccDep</dfn> = <a class="local col9 ref" href="#79D" title='D' data-ref="79D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="318">318</th><td>      <a class="local col9 ref" href="#79D" title='D' data-ref="79D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>);</td></tr>
<tr><th id="319">319</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col0 ref" href="#80SuccDep" title='SuccDep' data-ref="80SuccDep">SuccDep</a>, <a class="local col9 ref" href="#79D" title='D' data-ref="79D">D</a>);</td></tr>
<tr><th id="320">320</th><td>      <a class="local col9 ref" href="#79D" title='D' data-ref="79D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>);</td></tr>
<tr><th id="321">321</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col0 ref" href="#80SuccDep" title='SuccDep' data-ref="80SuccDep">SuccDep</a>, <a class="local col9 ref" href="#79D" title='D' data-ref="79D">D</a>);</td></tr>
<tr><th id="322">322</th><td>    }</td></tr>
<tr><th id="323">323</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81i" title='i' data-type='unsigned int' data-ref="81i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="82e" title='e' data-type='unsigned int' data-ref="82e">e</dfn> = <a class="local col5 ref" href="#65ChainSuccs" title='ChainSuccs' data-ref="65ChainSuccs">ChainSuccs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a> != <a class="local col2 ref" href="#82e" title='e' data-ref="82e">e</a>; ++<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>) {</td></tr>
<tr><th id="324">324</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col3 decl" id="83D" title='D' data-type='llvm::SDep' data-ref="83D">D</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col5 ref" href="#65ChainSuccs" title='ChainSuccs' data-ref="65ChainSuccs">ChainSuccs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a>;</td></tr>
<tr><th id="325">325</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="84SuccDep" title='SuccDep' data-type='llvm::SUnit *' data-ref="84SuccDep">SuccDep</dfn> = <a class="local col3 ref" href="#83D" title='D' data-ref="83D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="326">326</th><td>      <a class="local col3 ref" href="#83D" title='D' data-ref="83D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>);</td></tr>
<tr><th id="327">327</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col4 ref" href="#84SuccDep" title='SuccDep' data-ref="84SuccDep">SuccDep</a>, <a class="local col3 ref" href="#83D" title='D' data-ref="83D">D</a>);</td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (<a class="local col2 ref" href="#62isNewLoad" title='isNewLoad' data-ref="62isNewLoad">isNewLoad</a>) {</td></tr>
<tr><th id="329">329</th><td>        <a class="local col3 ref" href="#83D" title='D' data-ref="83D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a>);</td></tr>
<tr><th id="330">330</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col4 ref" href="#84SuccDep" title='SuccDep' data-ref="84SuccDep">SuccDep</a>, <a class="local col3 ref" href="#83D" title='D' data-ref="83D">D</a>);</td></tr>
<tr><th id="331">331</th><td>      }</td></tr>
<tr><th id="332">332</th><td>    }</td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="local col2 ref" href="#62isNewLoad" title='isNewLoad' data-ref="62isNewLoad">isNewLoad</a>) {</td></tr>
<tr><th id="334">334</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col5 decl" id="85D" title='D' data-type='llvm::SDep' data-ref="85D">D</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="335">335</th><td>      <a class="local col5 ref" href="#85D" title='D' data-ref="85D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col3 ref" href="#63LoadSU" title='LoadSU' data-ref="63LoadSU">LoadSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>);</td></tr>
<tr><th id="336">336</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>, <a class="local col5 ref" href="#85D" title='D' data-ref="85D">D</a>);</td></tr>
<tr><th id="337">337</th><td>    }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#32" title='NumUnfolds' data-ref="NumUnfolds">NumUnfolds</a>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (<a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="342">342</th><td>      <a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="343">343</th><td>      <b>return</b> <a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>;</td></tr>
<tr><th id="344">344</th><td>    }</td></tr>
<tr><th id="345">345</th><td>    <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a> = <a class="local col9 ref" href="#59NewSU" title='NewSU' data-ref="59NewSU">NewSU</a>;</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Duplicating SU # &quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Duplicating SU # "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="349">349</th><td>  <a class="local col7 ref" href="#47NewSU" title='NewSU' data-ref="47NewSU">NewSU</a> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::Clone' data-ref="_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE">Clone</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// New SUnit has the exact same predecessors.</i></td></tr>
<tr><th id="352">352</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="86Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="86Pred">Pred</dfn> : <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (!<a class="local col6 ref" href="#86Pred" title='Pred' data-ref="86Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="354">354</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col7 ref" href="#47NewSU" title='NewSU' data-ref="47NewSU">NewSU</a>, <a class="local col6 ref" href="#86Pred" title='Pred' data-ref="86Pred">Pred</a>);</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i>// Only copy scheduled successors. Cut them from old node's successor</i></td></tr>
<tr><th id="357">357</th><td><i>  // list and move them over.</i></td></tr>
<tr><th id="358">358</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="87DelDeps" title='DelDeps' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 4&gt;' data-ref="87DelDeps">DelDeps</dfn>;</td></tr>
<tr><th id="359">359</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="88Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="88Succ">Succ</dfn> : <a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (<a class="local col8 ref" href="#88Succ" title='Succ' data-ref="88Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="361">361</th><td>      <b>continue</b>;</td></tr>
<tr><th id="362">362</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="89SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="89SuccSU">SuccSU</dfn> = <a class="local col8 ref" href="#88Succ" title='Succ' data-ref="88Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="363">363</th><td>    <b>if</b> (<a class="local col9 ref" href="#89SuccSU" title='SuccSU' data-ref="89SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>) {</td></tr>
<tr><th id="364">364</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col0 decl" id="90D" title='D' data-type='llvm::SDep' data-ref="90D">D</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col8 ref" href="#88Succ" title='Succ' data-ref="88Succ">Succ</a>;</td></tr>
<tr><th id="365">365</th><td>      <a class="local col0 ref" href="#90D" title='D' data-ref="90D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col7 ref" href="#47NewSU" title='NewSU' data-ref="47NewSU">NewSU</a>);</td></tr>
<tr><th id="366">366</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col9 ref" href="#89SuccSU" title='SuccSU' data-ref="89SuccSU">SuccSU</a>, <a class="local col0 ref" href="#90D" title='D' data-ref="90D">D</a>);</td></tr>
<tr><th id="367">367</th><td>      <a class="local col0 ref" href="#90D" title='D' data-ref="90D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col5 ref" href="#45SU" title='SU' data-ref="45SU">SU</a>);</td></tr>
<tr><th id="368">368</th><td>      <a class="local col7 ref" href="#87DelDeps" title='DelDeps' data-ref="87DelDeps">DelDeps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#89SuccSU" title='SuccSU' data-ref="89SuccSU">SuccSU</a></span>, <span class='refarg'><a class="local col0 ref" href="#90D" title='D' data-ref="90D">D</a></span>));</td></tr>
<tr><th id="369">369</th><td>    }</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="91i" title='i' data-type='unsigned int' data-ref="91i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="92e" title='e' data-type='unsigned int' data-ref="92e">e</dfn> = <a class="local col7 ref" href="#87DelDeps" title='DelDeps' data-ref="87DelDeps">DelDeps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a> != <a class="local col2 ref" href="#92e" title='e' data-ref="92e">e</a>; ++<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>)</td></tr>
<tr><th id="372">372</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col7 ref" href="#87DelDeps" title='DelDeps' data-ref="87DelDeps">DelDeps</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col7 ref" href="#87DelDeps" title='DelDeps' data-ref="87DelDeps">DelDeps</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#33" title='NumDups' data-ref="NumDups">NumDups</a>;</td></tr>
<tr><th id="375">375</th><td>  <b>return</b> <a class="local col7 ref" href="#47NewSU" title='NewSU' data-ref="47NewSU">NewSU</a>;</td></tr>
<tr><th id="376">376</th><td>}</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">/// InsertCopiesAndMoveSuccs - Insert register copies and move all</i></td></tr>
<tr><th id="379">379</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">/// scheduled successors of the given SUnit to the last copy.</i></td></tr>
<tr><th id="380">380</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::ScheduleDAGFast::InsertCopiesAndMoveSuccs' data-type='void (anonymous namespace)::ScheduleDAGFast::InsertCopiesAndMoveSuccs(llvm::SUnit * SU, unsigned int Reg, const llvm::TargetRegisterClass * DestRC, const llvm::TargetRegisterClass * SrcRC, SmallVectorImpl&lt;llvm::SUnit *&gt; &amp; Copies)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">InsertCopiesAndMoveSuccs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="93SU" title='SU' data-type='llvm::SUnit *' data-ref="93SU">SU</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94Reg" title='Reg' data-type='unsigned int' data-ref="94Reg">Reg</dfn>,</td></tr>
<tr><th id="381">381</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="95DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="95DestRC">DestRC</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="96SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="96SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col7 decl" id="97Copies" title='Copies' data-type='SmallVectorImpl&lt;llvm::SUnit *&gt; &amp;' data-ref="97Copies">Copies</dfn>) {</td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="98CopyFromSU" title='CopyFromSU' data-type='llvm::SUnit *' data-ref="98CopyFromSU">CopyFromSU</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt;(<b>nullptr</b>));</td></tr>
<tr><th id="385">385</th><td>  <a class="local col8 ref" href="#98CopyFromSU" title='CopyFromSU' data-ref="98CopyFromSU">CopyFromSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopySrcRC" title='llvm::SUnit::CopySrcRC' data-ref="llvm::SUnit::CopySrcRC">CopySrcRC</a> = <a class="local col6 ref" href="#96SrcRC" title='SrcRC' data-ref="96SrcRC">SrcRC</a>;</td></tr>
<tr><th id="386">386</th><td>  <a class="local col8 ref" href="#98CopyFromSU" title='CopyFromSU' data-ref="98CopyFromSU">CopyFromSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</a> = <a class="local col5 ref" href="#95DestRC" title='DestRC' data-ref="95DestRC">DestRC</a>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="99CopyToSU" title='CopyToSU' data-type='llvm::SUnit *' data-ref="99CopyToSU">CopyToSU</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt;(<b>nullptr</b>));</td></tr>
<tr><th id="389">389</th><td>  <a class="local col9 ref" href="#99CopyToSU" title='CopyToSU' data-ref="99CopyToSU">CopyToSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopySrcRC" title='llvm::SUnit::CopySrcRC' data-ref="llvm::SUnit::CopySrcRC">CopySrcRC</a> = <a class="local col5 ref" href="#95DestRC" title='DestRC' data-ref="95DestRC">DestRC</a>;</td></tr>
<tr><th id="390">390</th><td>  <a class="local col9 ref" href="#99CopyToSU" title='CopyToSU' data-ref="99CopyToSU">CopyToSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</a> = <a class="local col6 ref" href="#96SrcRC" title='SrcRC' data-ref="96SrcRC">SrcRC</a>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// Only copy scheduled successors. Cut them from old node's successor</i></td></tr>
<tr><th id="393">393</th><td><i>  // list and move them over.</i></td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="100DelDeps" title='DelDeps' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 4&gt;' data-ref="100DelDeps">DelDeps</dfn>;</td></tr>
<tr><th id="395">395</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="101Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="101Succ">Succ</dfn> : <a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="local col1 ref" href="#101Succ" title='Succ' data-ref="101Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="397">397</th><td>      <b>continue</b>;</td></tr>
<tr><th id="398">398</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="102SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="102SuccSU">SuccSU</dfn> = <a class="local col1 ref" href="#101Succ" title='Succ' data-ref="101Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (<a class="local col2 ref" href="#102SuccSU" title='SuccSU' data-ref="102SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>) {</td></tr>
<tr><th id="400">400</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col3 decl" id="103D" title='D' data-type='llvm::SDep' data-ref="103D">D</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col1 ref" href="#101Succ" title='Succ' data-ref="101Succ">Succ</a>;</td></tr>
<tr><th id="401">401</th><td>      <a class="local col3 ref" href="#103D" title='D' data-ref="103D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col9 ref" href="#99CopyToSU" title='CopyToSU' data-ref="99CopyToSU">CopyToSU</a>);</td></tr>
<tr><th id="402">402</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col2 ref" href="#102SuccSU" title='SuccSU' data-ref="102SuccSU">SuccSU</a>, <a class="local col3 ref" href="#103D" title='D' data-ref="103D">D</a>);</td></tr>
<tr><th id="403">403</th><td>      <a class="local col0 ref" href="#100DelDeps" title='DelDeps' data-ref="100DelDeps">DelDeps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#102SuccSU" title='SuccSU' data-ref="102SuccSU">SuccSU</a></span>, <span class='refarg'><a class="local col1 ref" href="#101Succ" title='Succ' data-ref="101Succ">Succ</a></span>));</td></tr>
<tr><th id="404">404</th><td>    }</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="104i" title='i' data-type='unsigned int' data-ref="104i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="105e" title='e' data-type='unsigned int' data-ref="105e">e</dfn> = <a class="local col0 ref" href="#100DelDeps" title='DelDeps' data-ref="100DelDeps">DelDeps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a> != <a class="local col5 ref" href="#105e" title='e' data-ref="105e">e</a>; ++<a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a>) {</td></tr>
<tr><th id="407">407</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col0 ref" href="#100DelDeps" title='DelDeps' data-ref="100DelDeps">DelDeps</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col0 ref" href="#100DelDeps" title='DelDeps' data-ref="100DelDeps">DelDeps</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col6 decl" id="106FromDep" title='FromDep' data-type='llvm::SDep' data-ref="106FromDep">FromDep</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>);</td></tr>
<tr><th id="410">410</th><td>  <a class="local col6 ref" href="#106FromDep" title='FromDep' data-ref="106FromDep">FromDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>);</td></tr>
<tr><th id="411">411</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col8 ref" href="#98CopyFromSU" title='CopyFromSU' data-ref="98CopyFromSU">CopyFromSU</a>, <a class="local col6 ref" href="#106FromDep" title='FromDep' data-ref="106FromDep">FromDep</a>);</td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col7 decl" id="107ToDep" title='ToDep' data-type='llvm::SDep' data-ref="107ToDep">ToDep</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col8 ref" href="#98CopyFromSU" title='CopyFromSU' data-ref="98CopyFromSU">CopyFromSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <var>0</var>);</td></tr>
<tr><th id="413">413</th><td>  <a class="local col7 ref" href="#107ToDep" title='ToDep' data-ref="107ToDep">ToDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col8 ref" href="#98CopyFromSU" title='CopyFromSU' data-ref="98CopyFromSU">CopyFromSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>);</td></tr>
<tr><th id="414">414</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col9 ref" href="#99CopyToSU" title='CopyToSU' data-ref="99CopyToSU">CopyToSU</a>, <a class="local col7 ref" href="#107ToDep" title='ToDep' data-ref="107ToDep">ToDep</a>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <a class="local col7 ref" href="#97Copies" title='Copies' data-ref="97Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#98CopyFromSU" title='CopyFromSU' data-ref="98CopyFromSU">CopyFromSU</a>);</td></tr>
<tr><th id="417">417</th><td>  <a class="local col7 ref" href="#97Copies" title='Copies' data-ref="97Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#99CopyToSU" title='CopyToSU' data-ref="99CopyToSU">CopyToSU</a>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#34" title='NumPRCopies' data-ref="NumPRCopies">NumPRCopies</a>;</td></tr>
<tr><th id="420">420</th><td>}</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i class="doc" data-doc="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">/// getPhysicalRegisterVT - Returns the ValueType of the physical register</i></td></tr>
<tr><th id="423">423</th><td><i class="doc" data-doc="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">/// definition of the specified node.</i></td></tr>
<tr><th id="424">424</th><td><i class="doc" data-doc="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">/// FIXME: Move to SelectionDAG?</i></td></tr>
<tr><th id="425">425</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="tu decl def" id="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE" title='getPhysicalRegisterVT' data-type='llvm::MVT getPhysicalRegisterVT(llvm::SDNode * N, unsigned int Reg, const llvm::TargetInstrInfo * TII)' data-ref="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">getPhysicalRegisterVT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="108N" title='N' data-type='llvm::SDNode *' data-ref="108N">N</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109Reg" title='Reg' data-type='unsigned int' data-ref="109Reg">Reg</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="110TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="110TII">TII</dfn>) {</td></tr>
<tr><th id="427">427</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111NumRes" title='NumRes' data-type='unsigned int' data-ref="111NumRes">NumRes</dfn>;</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (<a class="local col8 ref" href="#108N" title='N' data-ref="108N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="429">429</th><td>    <i>// CopyFromReg has: "chain, Val, glue" so operand 1 gives the type.</i></td></tr>
<tr><th id="430">430</th><td>    <a class="local col1 ref" href="#111NumRes" title='NumRes' data-ref="111NumRes">NumRes</a> = <var>1</var>;</td></tr>
<tr><th id="431">431</th><td>  } <b>else</b> {</td></tr>
<tr><th id="432">432</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="112MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="112MCID">MCID</dfn> = <a class="local col0 ref" href="#110TII" title='TII' data-ref="110TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#108N" title='N' data-ref="108N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="433">433</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MCID.ImplicitDefs &amp;&amp; &quot;Physical reg def must be in implicit def list!&quot;) ? void (0) : __assert_fail (&quot;MCID.ImplicitDefs &amp;&amp; \&quot;Physical reg def must be in implicit def list!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 433, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#112MCID" title='MCID' data-ref="112MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a> &amp;&amp; <q>"Physical reg def must be in implicit def list!"</q>);</td></tr>
<tr><th id="434">434</th><td>    <a class="local col1 ref" href="#111NumRes" title='NumRes' data-ref="111NumRes">NumRes</a> = <a class="local col2 ref" href="#112MCID" title='MCID' data-ref="112MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="435">435</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col3 decl" id="113ImpDef" title='ImpDef' data-type='const MCPhysReg *' data-ref="113ImpDef">ImpDef</dfn> = <a class="local col2 ref" href="#112MCID" title='MCID' data-ref="112MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>(); *<a class="local col3 ref" href="#113ImpDef" title='ImpDef' data-ref="113ImpDef">ImpDef</a>; ++<a class="local col3 ref" href="#113ImpDef" title='ImpDef' data-ref="113ImpDef">ImpDef</a>) {</td></tr>
<tr><th id="436">436</th><td>      <b>if</b> (<a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg">Reg</a> == *<a class="local col3 ref" href="#113ImpDef" title='ImpDef' data-ref="113ImpDef">ImpDef</a>)</td></tr>
<tr><th id="437">437</th><td>        <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>      ++<a class="local col1 ref" href="#111NumRes" title='NumRes' data-ref="111NumRes">NumRes</a>;</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td>  <b>return</b> <a class="local col8 ref" href="#108N" title='N' data-ref="108N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col1 ref" href="#111NumRes" title='NumRes' data-ref="111NumRes">NumRes</a>);</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i class="doc" data-doc="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">/// CheckForLiveRegDef - Return true and update live register vector if the</i></td></tr>
<tr><th id="445">445</th><td><i class="doc" data-doc="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">/// specified register def of the specified SUnit clobbers any "live" registers.</i></td></tr>
<tr><th id="446">446</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-type='bool CheckForLiveRegDef(llvm::SUnit * SU, unsigned int Reg, std::vector&lt;SUnit *&gt; &amp; LiveRegDefs, SmallSet&lt;unsigned int, 4&gt; &amp; RegAdded, SmallVectorImpl&lt;unsigned int&gt; &amp; LRegs, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="114SU" title='SU' data-type='llvm::SUnit *' data-ref="114SU">SU</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="115Reg" title='Reg' data-type='unsigned int' data-ref="115Reg">Reg</dfn>,</td></tr>
<tr><th id="447">447</th><td>                               <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col6 decl" id="116LiveRegDefs" title='LiveRegDefs' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="116LiveRegDefs">LiveRegDefs</dfn>,</td></tr>
<tr><th id="448">448</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col7 decl" id="117RegAdded" title='RegAdded' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="117RegAdded">RegAdded</dfn>,</td></tr>
<tr><th id="449">449</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="118LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="118LRegs">LRegs</dfn>,</td></tr>
<tr><th id="450">450</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="119TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="119TRI">TRI</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <em>bool</em> <dfn class="local col0 decl" id="120Added" title='Added' data-type='bool' data-ref="120Added">Added</dfn> = <b>false</b>;</td></tr>
<tr><th id="452">452</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="121AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="121AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>, <a class="local col9 ref" href="#119TRI" title='TRI' data-ref="119TRI">TRI</a>, <b>true</b>); <a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>) {</td></tr>
<tr><th id="453">453</th><td>    <b>if</b> (<a class="local col6 ref" href="#116LiveRegDefs" title='LiveRegDefs' data-ref="116LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>]</a> &amp;&amp; <a class="local col6 ref" href="#116LiveRegDefs" title='LiveRegDefs' data-ref="116LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>]</a> != <a class="local col4 ref" href="#114SU" title='SU' data-ref="114SU">SU</a>) {</td></tr>
<tr><th id="454">454</th><td>      <b>if</b> (<a class="local col7 ref" href="#117RegAdded" title='RegAdded' data-ref="117RegAdded">RegAdded</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="455">455</th><td>        <a class="local col8 ref" href="#118LRegs" title='LRegs' data-ref="118LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>);</td></tr>
<tr><th id="456">456</th><td>        <a class="local col0 ref" href="#120Added" title='Added' data-ref="120Added">Added</a> = <b>true</b>;</td></tr>
<tr><th id="457">457</th><td>      }</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td>  <b>return</b> <a class="local col0 ref" href="#120Added" title='Added' data-ref="120Added">Added</a>;</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// DelayForLiveRegsBottomUp - Returns true if it is necessary to delay</i></td></tr>
<tr><th id="464">464</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// scheduling of the given node to satisfy live physical register dependencies.</i></td></tr>
<tr><th id="465">465</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// If the specific node is the last one that's available to schedule, do</i></td></tr>
<tr><th id="466">466</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// whatever is necessary (i.e. backtracking or cloning) to make it possible.</i></td></tr>
<tr><th id="467">467</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::ScheduleDAGFast::DelayForLiveRegsBottomUp' data-type='bool (anonymous namespace)::ScheduleDAGFast::DelayForLiveRegsBottomUp(llvm::SUnit * SU, SmallVectorImpl&lt;unsigned int&gt; &amp; LRegs)' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">DelayForLiveRegsBottomUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="122SU" title='SU' data-type='llvm::SUnit *' data-ref="122SU">SU</dfn>,</td></tr>
<tr><th id="468">468</th><td>                                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="123LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="123LRegs">LRegs</dfn>){</td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGFast::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGFast::NumLiveRegs">NumLiveRegs</a> == <var>0</var>)</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="124RegAdded" title='RegAdded' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="124RegAdded">RegAdded</dfn>;</td></tr>
<tr><th id="473">473</th><td>  <i>// If this node would clobber any "live" register, then it's not ready.</i></td></tr>
<tr><th id="474">474</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="125Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="125Pred">Pred</dfn> : <a class="local col2 ref" href="#122SU" title='SU' data-ref="122SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (<a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>()) {</td></tr>
<tr><th id="476">476</th><td>      <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='a' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a></span>,</td></tr>
<tr><th id="477">477</th><td>                         <span class='refarg'><a class="local col4 ref" href="#124RegAdded" title='RegAdded' data-ref="124RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col3 ref" href="#123LRegs" title='LRegs' data-ref="123LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="478">478</th><td>    }</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="126Node" title='Node' data-type='llvm::SDNode *' data-ref="126Node">Node</dfn> = <a class="local col2 ref" href="#122SU" title='SU' data-ref="122SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>; <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a> = <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="482">482</th><td>    <b>if</b> (<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a> ||</td></tr>
<tr><th id="483">483</th><td>        <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>) {</td></tr>
<tr><th id="484">484</th><td>      <i>// Inline asm can clobber physical defs.</i></td></tr>
<tr><th id="485">485</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="127NumOps" title='NumOps' data-type='unsigned int' data-ref="127NumOps">NumOps</dfn> = <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="486">486</th><td>      <b>if</b> (<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#127NumOps" title='NumOps' data-ref="127NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="487">487</th><td>        --<a class="local col7 ref" href="#127NumOps" title='NumOps' data-ref="127NumOps">NumOps</a>;  <i>// Ignore the glue operand.</i></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="128i" title='i' data-type='unsigned int' data-ref="128i">i</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_FirstOperand" title='llvm::InlineAsm::Op_FirstOperand' data-ref="llvm::InlineAsm::Op_FirstOperand">Op_FirstOperand</a>; <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> != <a class="local col7 ref" href="#127NumOps" title='NumOps' data-ref="127NumOps">NumOps</a>;) {</td></tr>
<tr><th id="490">490</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="129Flags" title='Flags' data-type='unsigned int' data-ref="129Flags">Flags</dfn> =</td></tr>
<tr><th id="491">491</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="492">492</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="130NumVals" title='NumVals' data-type='unsigned int' data-ref="130NumVals">NumVals</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getNumOperandRegistersEj" title='llvm::InlineAsm::getNumOperandRegisters' data-ref="_ZN4llvm9InlineAsm22getNumOperandRegistersEj">getNumOperandRegisters</a>(<a class="local col9 ref" href="#129Flags" title='Flags' data-ref="129Flags">Flags</a>);</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>        ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>; <i>// Skip the ID value.</i></td></tr>
<tr><th id="495">495</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm12isRegDefKindEj" title='llvm::InlineAsm::isRegDefKind' data-ref="_ZN4llvm9InlineAsm12isRegDefKindEj">isRegDefKind</a>(<a class="local col9 ref" href="#129Flags" title='Flags' data-ref="129Flags">Flags</a>) ||</td></tr>
<tr><th id="496">496</th><td>            <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj" title='llvm::InlineAsm::isRegDefEarlyClobberKind' data-ref="_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj">isRegDefEarlyClobberKind</a>(<a class="local col9 ref" href="#129Flags" title='Flags' data-ref="129Flags">Flags</a>) ||</td></tr>
<tr><th id="497">497</th><td>            <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm13isClobberKindEj" title='llvm::InlineAsm::isClobberKind' data-ref="_ZN4llvm9InlineAsm13isClobberKindEj">isClobberKind</a>(<a class="local col9 ref" href="#129Flags" title='Flags' data-ref="129Flags">Flags</a>)) {</td></tr>
<tr><th id="498">498</th><td>          <i>// Check for def of register or earlyclobber register.</i></td></tr>
<tr><th id="499">499</th><td>          <b>for</b> (; <a class="local col0 ref" href="#130NumVals" title='NumVals' data-ref="130NumVals">NumVals</a>; --<a class="local col0 ref" href="#130NumVals" title='NumVals' data-ref="130NumVals">NumVals</a>, ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>) {</td></tr>
<tr><th id="500">500</th><td>            <em>unsigned</em> <dfn class="local col1 decl" id="131Reg" title='Reg' data-type='unsigned int' data-ref="131Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="501">501</th><td>            <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#131Reg" title='Reg' data-ref="131Reg">Reg</a>))</td></tr>
<tr><th id="502">502</th><td>              <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col2 ref" href="#122SU" title='SU' data-ref="122SU">SU</a>, <a class="local col1 ref" href="#131Reg" title='Reg' data-ref="131Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='a' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a></span>, <span class='refarg'><a class="local col4 ref" href="#124RegAdded" title='RegAdded' data-ref="124RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col3 ref" href="#123LRegs" title='LRegs' data-ref="123LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="503">503</th><td>          }</td></tr>
<tr><th id="504">504</th><td>        } <b>else</b></td></tr>
<tr><th id="505">505</th><td>          <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> += <a class="local col0 ref" href="#130NumVals" title='NumVals' data-ref="130NumVals">NumVals</a>;</td></tr>
<tr><th id="506">506</th><td>      }</td></tr>
<tr><th id="507">507</th><td>      <b>continue</b>;</td></tr>
<tr><th id="508">508</th><td>    }</td></tr>
<tr><th id="509">509</th><td>    <b>if</b> (!<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="510">510</th><td>      <b>continue</b>;</td></tr>
<tr><th id="511">511</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="132MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="132MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132MCID" title='MCID' data-ref="132MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="513">513</th><td>      <b>continue</b>;</td></tr>
<tr><th id="514">514</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col3 decl" id="133Reg" title='Reg' data-type='const MCPhysReg *' data-ref="133Reg">Reg</dfn> = <a class="local col2 ref" href="#132MCID" title='MCID' data-ref="132MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>(); *<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>; ++<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>) {</td></tr>
<tr><th id="515">515</th><td>      <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col2 ref" href="#122SU" title='SU' data-ref="122SU">SU</a>, *<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='a' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a></span>, <span class='refarg'><a class="local col4 ref" href="#124RegAdded" title='RegAdded' data-ref="124RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col3 ref" href="#123LRegs" title='LRegs' data-ref="123LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="516">516</th><td>    }</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td>  <b>return</b> !<a class="local col3 ref" href="#123LRegs" title='LRegs' data-ref="123LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv">/// ListScheduleBottomUp - The main loop of list scheduling for bottom-up</i></td></tr>
<tr><th id="523">523</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv">/// schedulers.</i></td></tr>
<tr><th id="524">524</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGFast::ListScheduleBottomUp' data-type='void (anonymous namespace)::ScheduleDAGFast::ListScheduleBottomUp()' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv">ListScheduleBottomUp</dfn>() {</td></tr>
<tr><th id="525">525</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134CurCycle" title='CurCycle' data-type='unsigned int' data-ref="134CurCycle">CurCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <i>// Release any predecessors of the special Exit node.</i></td></tr>
<tr><th id="528">528</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ReleasePredecessors' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast19ReleasePredecessorsEPN4llvm5SUnitEj">ReleasePredecessors</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>, <a class="local col4 ref" href="#134CurCycle" title='CurCycle' data-ref="134CurCycle">CurCycle</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// Add root to Available queue.</i></td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="532">532</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="135RootSU" title='RootSU' data-type='llvm::SUnit *' data-ref="135RootSU">RootSU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getRootEv" title='llvm::SelectionDAG::getRoot' data-ref="_ZNK4llvm12SelectionDAG7getRootEv">getRoot</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="533">533</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RootSU-&gt;Succs.empty() &amp;&amp; &quot;Graph root shouldn&apos;t have successors!&quot;) ? void (0) : __assert_fail (&quot;RootSU-&gt;Succs.empty() &amp;&amp; \&quot;Graph root shouldn&apos;t have successors!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 533, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#135RootSU" title='RootSU' data-ref="135RootSU">RootSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Graph root shouldn't have successors!"</q>);</td></tr>
<tr><th id="534">534</th><td>    <a class="local col5 ref" href="#135RootSU" title='RootSU' data-ref="135RootSU">RootSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="535">535</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE" title='(anonymous namespace)::FastPriorityQueue::push' data-use='c' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE">push</a>(<a class="local col5 ref" href="#135RootSU" title='RootSU' data-ref="135RootSU">RootSU</a>);</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i>// While Available queue is not empty, grab the node with the highest</i></td></tr>
<tr><th id="539">539</th><td><i>  // priority. If it is not ready put it back.  Schedule the node.</i></td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="136NotReady" title='NotReady' data-type='SmallVector&lt;llvm::SUnit *, 4&gt;' data-ref="136NotReady">NotReady</dfn>;</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col7 decl" id="137LRegsMap" title='LRegsMap' data-type='DenseMap&lt;llvm::SUnit *, SmallVector&lt;unsigned int, 4&gt; &gt;' data-ref="137LRegsMap">LRegsMap</dfn>;</td></tr>
<tr><th id="542">542</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="543">543</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_117FastPriorityQueue5emptyEv" title='(anonymous namespace)::FastPriorityQueue::empty' data-use='c' data-ref="_ZNK12_GLOBAL__N_117FastPriorityQueue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="544">544</th><td>    <em>bool</em> <dfn class="local col8 decl" id="138Delayed" title='Delayed' data-type='bool' data-ref="138Delayed">Delayed</dfn> = <b>false</b>;</td></tr>
<tr><th id="545">545</th><td>    <a class="local col7 ref" href="#137LRegsMap" title='LRegsMap' data-ref="137LRegsMap">LRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="546">546</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="139CurSU" title='CurSU' data-type='llvm::SUnit *' data-ref="139CurSU">CurSU</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_117FastPriorityQueue3popEv" title='(anonymous namespace)::FastPriorityQueue::pop' data-use='c' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="547">547</th><td>    <b>while</b> (<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>) {</td></tr>
<tr><th id="548">548</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="140LRegs" title='LRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="140LRegs">LRegs</dfn>;</td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::ScheduleDAGFast::DelayForLiveRegsBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">DelayForLiveRegsBottomUp</a>(<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>, <span class='refarg'><a class="local col0 ref" href="#140LRegs" title='LRegs' data-ref="140LRegs">LRegs</a></span>))</td></tr>
<tr><th id="550">550</th><td>        <b>break</b>;</td></tr>
<tr><th id="551">551</th><td>      <a class="local col8 ref" href="#138Delayed" title='Delayed' data-ref="138Delayed">Delayed</a> = <b>true</b>;</td></tr>
<tr><th id="552">552</th><td>      <a class="local col7 ref" href="#137LRegsMap" title='LRegsMap' data-ref="137LRegsMap">LRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a></span>, <span class='refarg'><a class="local col0 ref" href="#140LRegs" title='LRegs' data-ref="140LRegs">LRegs</a></span>));</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>      <a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>true</b>;  <i>// This SU is not in AvailableQueue right now.</i></td></tr>
<tr><th id="555">555</th><td>      <a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>);</td></tr>
<tr><th id="556">556</th><td>      <a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_117FastPriorityQueue3popEv" title='(anonymous namespace)::FastPriorityQueue::pop' data-use='c' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <i>// All candidates are delayed due to live physical reg dependencies.</i></td></tr>
<tr><th id="560">560</th><td><i>    // Try code duplication or inserting cross class copies</i></td></tr>
<tr><th id="561">561</th><td><i>    // to resolve it.</i></td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (<a class="local col8 ref" href="#138Delayed" title='Delayed' data-ref="138Delayed">Delayed</a> &amp;&amp; !<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>) {</td></tr>
<tr><th id="563">563</th><td>      <b>if</b> (!<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>) {</td></tr>
<tr><th id="564">564</th><td>        <i>// Try duplicating the nodes that produces these</i></td></tr>
<tr><th id="565">565</th><td><i>        // "expensive to copy" values to break the dependency. In case even</i></td></tr>
<tr><th id="566">566</th><td><i>        // that doesn't work, insert cross class copies.</i></td></tr>
<tr><th id="567">567</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="141TrySU" title='TrySU' data-type='llvm::SUnit *' data-ref="141TrySU">TrySU</dfn> = <a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="568">568</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="142LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="142LRegs">LRegs</dfn> = <a class="local col7 ref" href="#137LRegsMap" title='LRegsMap' data-ref="137LRegsMap">LRegsMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#141TrySU" title='TrySU' data-ref="141TrySU">TrySU</a>]</a>;</td></tr>
<tr><th id="569">569</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRegs.size() == 1 &amp;&amp; &quot;Can&apos;t handle this yet!&quot;) ? void (0) : __assert_fail (&quot;LRegs.size() == 1 &amp;&amp; \&quot;Can&apos;t handle this yet!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 569, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142LRegs" title='LRegs' data-ref="142LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Can't handle this yet!"</q>);</td></tr>
<tr><th id="570">570</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="143Reg" title='Reg' data-type='unsigned int' data-ref="143Reg">Reg</dfn> = <a class="local col2 ref" href="#142LRegs" title='LRegs' data-ref="142LRegs">LRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="571">571</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="144LRDef" title='LRDef' data-type='llvm::SUnit *' data-ref="144LRDef">LRDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>]</a>;</td></tr>
<tr><th id="572">572</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="145VT" title='VT' data-type='llvm::MVT' data-ref="145VT">VT</dfn> = <a class="tu ref" href="#_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE" title='getPhysicalRegisterVT' data-use='c' data-ref="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">getPhysicalRegisterVT</a>(<a class="local col4 ref" href="#144LRDef" title='LRDef' data-ref="144LRDef">LRDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>);</td></tr>
<tr><th id="573">573</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="146RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="146RC">RC</dfn> =</td></tr>
<tr><th id="574">574</th><td>          <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#145VT" title='VT' data-ref="145VT">VT</a>);</td></tr>
<tr><th id="575">575</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="147DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="147DestRC">DestRC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</a>(<a class="local col6 ref" href="#146RC" title='RC' data-ref="146RC">RC</a>);</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>        <i>// If cross copy register class is the same as RC, then it must be</i></td></tr>
<tr><th id="578">578</th><td><i>        // possible copy the value directly. Do not try duplicate the def.</i></td></tr>
<tr><th id="579">579</th><td><i>        // If cross copy register class is not the same as RC, then it's</i></td></tr>
<tr><th id="580">580</th><td><i>        // possible to copy the value but it require cross register class copies</i></td></tr>
<tr><th id="581">581</th><td><i>        // and it is expensive.</i></td></tr>
<tr><th id="582">582</th><td><i>        // If cross copy register class is null, then it's not possible to copy</i></td></tr>
<tr><th id="583">583</th><td><i>        // the value at all.</i></td></tr>
<tr><th id="584">584</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="148NewDef" title='NewDef' data-type='llvm::SUnit *' data-ref="148NewDef">NewDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="585">585</th><td>        <b>if</b> (<a class="local col7 ref" href="#147DestRC" title='DestRC' data-ref="147DestRC">DestRC</a> != <a class="local col6 ref" href="#146RC" title='RC' data-ref="146RC">RC</a>) {</td></tr>
<tr><th id="586">586</th><td>          <a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGFast::CopyAndMoveSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE">CopyAndMoveSuccessors</a>(<a class="local col4 ref" href="#144LRDef" title='LRDef' data-ref="144LRDef">LRDef</a>);</td></tr>
<tr><th id="587">587</th><td>          <b>if</b> (!<a class="local col7 ref" href="#147DestRC" title='DestRC' data-ref="147DestRC">DestRC</a> &amp;&amp; !<a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a>)</td></tr>
<tr><th id="588">588</th><td>            <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Can't handle live physical "</q></td></tr>
<tr><th id="589">589</th><td>                               <q>"register dependency!"</q>);</td></tr>
<tr><th id="590">590</th><td>        }</td></tr>
<tr><th id="591">591</th><td>        <b>if</b> (!<a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a>) {</td></tr>
<tr><th id="592">592</th><td>          <i>// Issue copies, these can be expensive cross register class copies.</i></td></tr>
<tr><th id="593">593</th><td>          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="149Copies" title='Copies' data-type='SmallVector&lt;llvm::SUnit *, 2&gt;' data-ref="149Copies">Copies</dfn>;</td></tr>
<tr><th id="594">594</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::ScheduleDAGFast::InsertCopiesAndMoveSuccs' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">InsertCopiesAndMoveSuccs</a>(<a class="local col4 ref" href="#144LRDef" title='LRDef' data-ref="144LRDef">LRDef</a>, <a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>, <a class="local col7 ref" href="#147DestRC" title='DestRC' data-ref="147DestRC">DestRC</a>, <a class="local col6 ref" href="#146RC" title='RC' data-ref="146RC">RC</a>, <span class='refarg'><a class="local col9 ref" href="#149Copies" title='Copies' data-ref="149Copies">Copies</a></span>);</td></tr>
<tr><th id="595">595</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Adding an edge from SU # &quot; &lt;&lt; TrySU-&gt;NodeNum &lt;&lt; &quot; to SU #&quot; &lt;&lt; Copies.front()-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding an edge from SU # "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#141TrySU" title='TrySU' data-ref="141TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="596">596</th><td>                            <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#149Copies" title='Copies' data-ref="149Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="597">597</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col1 ref" href="#141TrySU" title='TrySU' data-ref="141TrySU">TrySU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col9 ref" href="#149Copies" title='Copies' data-ref="149Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>(), <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="598">598</th><td>          <a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a> = <a class="local col9 ref" href="#149Copies" title='Copies' data-ref="149Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="599">599</th><td>        }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Adding an edge from SU # &quot; &lt;&lt; NewDef-&gt;NodeNum &lt;&lt; &quot; to SU #&quot; &lt;&lt; TrySU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding an edge from SU # "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="602">602</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#141TrySU" title='TrySU' data-ref="141TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="603">603</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGFast::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>]</a> = <a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a>;</td></tr>
<tr><th id="604">604</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGFast::AddPred' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</a>(<a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col1 ref" href="#141TrySU" title='TrySU' data-ref="141TrySU">TrySU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="605">605</th><td>        <a class="local col1 ref" href="#141TrySU" title='TrySU' data-ref="141TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>false</b>;</td></tr>
<tr><th id="606">606</th><td>        <a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a> = <a class="local col8 ref" href="#148NewDef" title='NewDef' data-ref="148NewDef">NewDef</a>;</td></tr>
<tr><th id="607">607</th><td>      }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>      <b>if</b> (!<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>) {</td></tr>
<tr><th id="610">610</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unable to resolve live physical register dependencies!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 610)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unable to resolve live physical register dependencies!"</q>);</td></tr>
<tr><th id="611">611</th><td>      }</td></tr>
<tr><th id="612">612</th><td>    }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>    <i>// Add the nodes that aren't ready back onto the available list.</i></td></tr>
<tr><th id="615">615</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="150i" title='i' data-type='unsigned int' data-ref="150i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="151e" title='e' data-type='unsigned int' data-ref="151e">e</dfn> = <a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a> != <a class="local col1 ref" href="#151e" title='e' data-ref="151e">e</a>; ++<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>) {</td></tr>
<tr><th id="616">616</th><td>      <a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>false</b>;</td></tr>
<tr><th id="617">617</th><td>      <i>// May no longer be available due to backtracking.</i></td></tr>
<tr><th id="618">618</th><td>      <b>if</b> (<a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>)</td></tr>
<tr><th id="619">619</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGFast::AvailableQueue" title='(anonymous namespace)::ScheduleDAGFast::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGFast::AvailableQueue">AvailableQueue</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE" title='(anonymous namespace)::FastPriorityQueue::push' data-use='c' data-ref="_ZN12_GLOBAL__N_117FastPriorityQueue4pushEPN4llvm5SUnitE">push</a>(<a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>]</a>);</td></tr>
<tr><th id="620">620</th><td>    }</td></tr>
<tr><th id="621">621</th><td>    <a class="local col6 ref" href="#136NotReady" title='NotReady' data-ref="136NotReady">NotReady</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>    <b>if</b> (<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>)</td></tr>
<tr><th id="624">624</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj" title='(anonymous namespace)::ScheduleDAGFast::ScheduleNodeBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFast20ScheduleNodeBottomUpEPN4llvm5SUnitEj">ScheduleNodeBottomUp</a>(<a class="local col9 ref" href="#139CurSU" title='CurSU' data-ref="139CurSU">CurSU</a>, <a class="local col4 ref" href="#134CurCycle" title='CurCycle' data-ref="134CurCycle">CurCycle</a>);</td></tr>
<tr><th id="625">625</th><td>    ++<a class="local col4 ref" href="#134CurCycle" title='CurCycle' data-ref="134CurCycle">CurCycle</a>;</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <i>// Reverse the order since it is bottom up.</i></td></tr>
<tr><th id="629">629</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7reverseT_S_" title='std::reverse' data-ref="_ZSt7reverseT_S_">reverse</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#<span data-ppcond="631">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="632">632</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb" title='llvm::ScheduleDAGSDNodes::VerifyScheduledSequence' data-ref="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb">VerifyScheduledSequence</a>(<i>/*isBottomUp=*/</i><b>true</b>);</td></tr>
<tr><th id="633">633</th><td><u>#<span data-ppcond="631">endif</span></u></td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><b>namespace</b> {</td></tr>
<tr><th id="638">638</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGLinearize">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="639">639</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGLinearize">// ScheduleDAGLinearize - No scheduling scheduler, it simply linearize the</i></td></tr>
<tr><th id="640">640</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGLinearize">// DAG in topological order.</i></td></tr>
<tr><th id="641">641</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGLinearize">// IMPORTANT: this may not work for targets with phyreg dependency.</i></td></tr>
<tr><th id="642">642</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGLinearize">//</i></td></tr>
<tr><th id="643">643</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ScheduleDAGLinearize" title='(anonymous namespace)::ScheduleDAGLinearize' data-ref="(anonymousnamespace)::ScheduleDAGLinearize">ScheduleDAGLinearize</dfn> : <b>public</b> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> {</td></tr>
<tr><th id="644">644</th><td><b>public</b>:</td></tr>
<tr><th id="645">645</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120ScheduleDAGLinearizeC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleDAGLinearize' data-type='void (anonymous namespace)::ScheduleDAGLinearize::ScheduleDAGLinearize(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearizeC1ERN4llvm15MachineFunctionE">ScheduleDAGLinearize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="152mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="152mf">mf</dfn>) : <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE">(</a><a class="local col2 ref" href="#152mf" title='mf' data-ref="152mf">mf</a>) {}</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearize8ScheduleEv" title='(anonymous namespace)::ScheduleDAGLinearize::Schedule' data-type='void (anonymous namespace)::ScheduleDAGLinearize::Schedule()' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize8ScheduleEv">Schedule</a>() override;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="650">650</th><td>    <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearize12EmitScheduleERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ScheduleDAGLinearize::EmitSchedule' data-type='llvm::MachineBasicBlock * (anonymous namespace)::ScheduleDAGLinearize::EmitSchedule(MachineBasicBlock::iterator &amp; InsertPos)' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12EmitScheduleERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">EmitSchedule</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="153InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator &amp;' data-ref="153InsertPos">InsertPos</dfn>) override;</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><b>private</b>:</td></tr>
<tr><th id="653">653</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGLinearize::Sequence" title='(anonymous namespace)::ScheduleDAGLinearize::Sequence' data-type='std::vector&lt;SDNode *&gt;' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::Sequence">Sequence</dfn>;</td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap" title='(anonymous namespace)::ScheduleDAGLinearize::GluedMap' data-type='DenseMap&lt;llvm::SDNode *, llvm::SDNode *&gt;' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap">GluedMap</dfn>;  <i  data-doc="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap">// Cache glue to its user</i></td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleNode' data-type='void (anonymous namespace)::ScheduleDAGLinearize::ScheduleNode(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE">ScheduleNode</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="154N" title='N' data-type='llvm::SDNode *' data-ref="154N">N</dfn>);</td></tr>
<tr><th id="657">657</th><td>};</td></tr>
<tr><th id="658">658</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGLinearize" title='(anonymous namespace)::ScheduleDAGLinearize' data-ref="(anonymousnamespace)::ScheduleDAGLinearize">ScheduleDAGLinearize</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleNode' data-type='void (anonymous namespace)::ScheduleDAGLinearize::ScheduleNode(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE">ScheduleNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="155N" title='N' data-type='llvm::SDNode *' data-ref="155N">N</dfn>) {</td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != <var>0</var>)</td></tr>
<tr><th id="662">662</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 662)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (!<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="665">665</th><td>      (<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EntryToken" title='llvm::ISD::NodeType::EntryToken' data-ref="llvm::ISD::NodeType::EntryToken">EntryToken</a> || <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::isPassiveNode' data-ref="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE">isPassiveNode</a>(<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>)))</td></tr>
<tr><th id="666">666</th><td>    <i>// These nodes do not need to be translated into MIs.</i></td></tr>
<tr><th id="667">667</th><td>    <b>return</b>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\n*** Scheduling: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Scheduling: "</q>);</td></tr>
<tr><th id="670">670</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { N-&gt;dump(DAG); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE" title='llvm::SDNode::dump' data-ref="_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE">dump</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>));</td></tr>
<tr><th id="671">671</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::Sequence" title='(anonymous namespace)::ScheduleDAGLinearize::Sequence' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>);</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156NumOps" title='NumOps' data-type='unsigned int' data-ref="156NumOps">NumOps</dfn> = <a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="674">674</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col7 decl" id="157NumLeft" title='NumLeft' data-type='unsigned int' data-ref="157NumLeft"><a class="local col7 ref" href="#157NumLeft" title='NumLeft' data-ref="157NumLeft">NumLeft</a></dfn> = <a class="local col6 ref" href="#156NumOps" title='NumOps' data-ref="156NumOps">NumOps</a>) {</td></tr>
<tr><th id="675">675</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="158GluedOpN" title='GluedOpN' data-type='llvm::SDNode *' data-ref="158GluedOpN">GluedOpN</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="676">676</th><td>    <b>do</b> {</td></tr>
<tr><th id="677">677</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="159Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="159Op">Op</dfn> = <a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#157NumLeft" title='NumLeft' data-ref="157NumLeft">NumLeft</a>-<var>1</var>);</td></tr>
<tr><th id="678">678</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="160OpN" title='OpN' data-type='llvm::SDNode *' data-ref="160OpN">OpN</dfn> = <a class="local col9 ref" href="#159Op" title='Op' data-ref="159Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>      <b>if</b> (<a class="local col7 ref" href="#157NumLeft" title='NumLeft' data-ref="157NumLeft">NumLeft</a> == <a class="local col6 ref" href="#156NumOps" title='NumOps' data-ref="156NumOps">NumOps</a> &amp;&amp; <a class="local col9 ref" href="#159Op" title='Op' data-ref="159Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) {</td></tr>
<tr><th id="681">681</th><td>        <i>// Schedule glue operand right above N.</i></td></tr>
<tr><th id="682">682</th><td>        <a class="local col8 ref" href="#158GluedOpN" title='GluedOpN' data-ref="158GluedOpN">GluedOpN</a> = <a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>;</td></tr>
<tr><th id="683">683</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpN-&gt;getNodeId() != 0 &amp;&amp; &quot;Glue operand not ready?&quot;) ? void (0) : __assert_fail (&quot;OpN-&gt;getNodeId() != 0 &amp;&amp; \&quot;Glue operand not ready?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 683, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != <var>0</var> &amp;&amp; <q>"Glue operand not ready?"</q>);</td></tr>
<tr><th id="684">684</th><td>        <a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<var>0</var>);</td></tr>
<tr><th id="685">685</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleNode' data-use='c' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE">ScheduleNode</a>(<a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>);</td></tr>
<tr><th id="686">686</th><td>        <b>continue</b>;</td></tr>
<tr><th id="687">687</th><td>      }</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>      <b>if</b> (<a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a> == <a class="local col8 ref" href="#158GluedOpN" title='GluedOpN' data-ref="158GluedOpN">GluedOpN</a>)</td></tr>
<tr><th id="690">690</th><td>        <i>// Glue operand is already scheduled.</i></td></tr>
<tr><th id="691">691</th><td>        <b>continue</b>;</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SDNode*,llvm::SDNode*,llvm::DenseMapInfo{llvm::SDNode*},llvm::detail::DenseMapPair{llvm::SDNode*,llvm::SDNode*3364276" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SDNode *, llvm::SDNode *, llvm::DenseMapInfo&lt;llvm::SDNode *&gt;, llvm::detail::DenseMapPair&lt;llvm::SDNode *, llvm::SDNode *&gt; &gt;, llvm::SDNode *, llvm::SDNode *, llvm::DenseMapInfo&lt;llvm::SDNode *&gt;, llvm::detail::DenseMapPair&lt;llvm::SDNode *, llvm::SDNode *&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SDNode *, llvm::SDNode *, llvm::DenseMapInfo&lt;llvm::SDNode *&gt;, llvm::detail::DenseMapPair&lt;llvm::SDNode *, llvm::SDNode *&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SDNode*,llvm::SDNode*,llvm::DenseMapInfo{llvm::SDNode*},llvm::detail::DenseMapPair{llvm::SDNode*,llvm::SDNode*3364276">iterator</a> <dfn class="local col1 decl" id="161DI" title='DI' data-type='DenseMap&lt;SDNode *, SDNode *&gt;::iterator' data-ref="161DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::GluedMap" title='(anonymous namespace)::ScheduleDAGLinearize::GluedMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap">GluedMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>);</td></tr>
<tr><th id="694">694</th><td>      <b>if</b> (<a class="local col1 ref" href="#161DI" title='DI' data-ref="161DI">DI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::GluedMap" title='(anonymous namespace)::ScheduleDAGLinearize::GluedMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap">GluedMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <a class="local col1 ref" href="#161DI" title='DI' data-ref="161DI">DI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SDNode *, llvm::SDNode *&gt;::second' data-ref="std::pair::second">second</a> != <a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>)</td></tr>
<tr><th id="695">695</th><td>        <i>// Users of glues are counted against the glued users.</i></td></tr>
<tr><th id="696">696</th><td>        <a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a> = <a class="local col1 ref" href="#161DI" title='DI' data-ref="161DI">DI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SDNode *, llvm::SDNode *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="162Degree" title='Degree' data-type='unsigned int' data-ref="162Degree">Degree</dfn> = <a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>();</td></tr>
<tr><th id="699">699</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Degree &gt; 0 &amp;&amp; &quot;Predecessor over-released!&quot;) ? void (0) : __assert_fail (&quot;Degree &gt; 0 &amp;&amp; \&quot;Predecessor over-released!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp&quot;, 699, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162Degree" title='Degree' data-ref="162Degree">Degree</a> &gt; <var>0</var> &amp;&amp; <q>"Predecessor over-released!"</q>);</td></tr>
<tr><th id="700">700</th><td>      <a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(--<a class="local col2 ref" href="#162Degree" title='Degree' data-ref="162Degree">Degree</a>);</td></tr>
<tr><th id="701">701</th><td>      <b>if</b> (<a class="local col2 ref" href="#162Degree" title='Degree' data-ref="162Degree">Degree</a> == <var>0</var>)</td></tr>
<tr><th id="702">702</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleNode' data-use='c' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE">ScheduleNode</a>(<a class="local col0 ref" href="#160OpN" title='OpN' data-ref="160OpN">OpN</a>);</td></tr>
<tr><th id="703">703</th><td>    } <b>while</b> (--<a class="local col7 ref" href="#157NumLeft" title='NumLeft' data-ref="157NumLeft">NumLeft</a>);</td></tr>
<tr><th id="704">704</th><td>  }</td></tr>
<tr><th id="705">705</th><td>}</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i class="doc" data-doc="_ZL13findGluedUserPN4llvm6SDNodeE">/// findGluedUser - Find the representative use of a glue value by walking</i></td></tr>
<tr><th id="708">708</th><td><i class="doc" data-doc="_ZL13findGluedUserPN4llvm6SDNodeE">/// the use chain.</i></td></tr>
<tr><th id="709">709</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="tu decl def" id="_ZL13findGluedUserPN4llvm6SDNodeE" title='findGluedUser' data-type='llvm::SDNode * findGluedUser(llvm::SDNode * N)' data-ref="_ZL13findGluedUserPN4llvm6SDNodeE">findGluedUser</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="163N" title='N' data-type='llvm::SDNode *' data-ref="163N">N</dfn>) {</td></tr>
<tr><th id="710">710</th><td>  <b>while</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="164Glued" title='Glued' data-type='llvm::SDNode *' data-ref="164Glued"><a class="local col4 ref" href="#164Glued" title='Glued' data-ref="164Glued">Glued</a></dfn> = <a class="local col3 ref" href="#163N" title='N' data-ref="163N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedUserEv" title='llvm::SDNode::getGluedUser' data-ref="_ZNK4llvm6SDNode12getGluedUserEv">getGluedUser</a>())</td></tr>
<tr><th id="711">711</th><td>    <a class="local col3 ref" href="#163N" title='N' data-ref="163N">N</a> = <a class="local col4 ref" href="#164Glued" title='Glued' data-ref="164Glued">Glued</a>;</td></tr>
<tr><th id="712">712</th><td>  <b>return</b> <a class="local col3 ref" href="#163N" title='N' data-ref="163N">N</a>;</td></tr>
<tr><th id="713">713</th><td>}</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGLinearize" title='(anonymous namespace)::ScheduleDAGLinearize' data-ref="(anonymousnamespace)::ScheduleDAGLinearize">ScheduleDAGLinearize</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120ScheduleDAGLinearize8ScheduleEv" title='(anonymous namespace)::ScheduleDAGLinearize::Schedule' data-type='void (anonymous namespace)::ScheduleDAGLinearize::Schedule()' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize8ScheduleEv">Schedule</dfn>() {</td></tr>
<tr><th id="716">716</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;********** DAG Linearization **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** DAG Linearization **********\n"</q>);</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="165Glues" title='Glues' data-type='SmallVector&lt;llvm::SDNode *, 8&gt;' data-ref="165Glues">Glues</dfn>;</td></tr>
<tr><th id="719">719</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166DAGSize" title='DAGSize' data-type='unsigned int' data-ref="166DAGSize">DAGSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="720">720</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> &amp;<dfn class="local col7 decl" id="167Node" title='Node' data-type='llvm::SDNode &amp;' data-ref="167Node">Node</dfn> : <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8allnodesEv" title='llvm::SelectionDAG::allnodes' data-ref="_ZN4llvm12SelectionDAG8allnodesEv">allnodes</a>()) {</td></tr>
<tr><th id="721">721</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="168N" title='N' data-type='llvm::SDNode *' data-ref="168N">N</dfn> = &amp;<a class="local col7 ref" href="#167Node" title='Node' data-ref="167Node">Node</a>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <i>// Use node id to record degree.</i></td></tr>
<tr><th id="724">724</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="169Degree" title='Degree' data-type='unsigned int' data-ref="169Degree">Degree</dfn> = <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8use_sizeEv" title='llvm::SDNode::use_size' data-ref="_ZNK4llvm6SDNode8use_sizeEv">use_size</a>();</td></tr>
<tr><th id="725">725</th><td>    <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col9 ref" href="#169Degree" title='Degree' data-ref="169Degree">Degree</a>);</td></tr>
<tr><th id="726">726</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="170NumVals" title='NumVals' data-type='unsigned int' data-ref="170NumVals">NumVals</dfn> = <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="727">727</th><td>    <b>if</b> (<a class="local col0 ref" href="#170NumVals" title='NumVals' data-ref="170NumVals">NumVals</a> &amp;&amp; <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col0 ref" href="#170NumVals" title='NumVals' data-ref="170NumVals">NumVals</a>-<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> &amp;&amp;</td></tr>
<tr><th id="728">728</th><td>        <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col0 ref" href="#170NumVals" title='NumVals' data-ref="170NumVals">NumVals</a>-<var>1</var>)) {</td></tr>
<tr><th id="729">729</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="171User" title='User' data-type='llvm::SDNode *' data-ref="171User">User</dfn> = <a class="tu ref" href="#_ZL13findGluedUserPN4llvm6SDNodeE" title='findGluedUser' data-use='c' data-ref="_ZL13findGluedUserPN4llvm6SDNodeE">findGluedUser</a>(<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>);</td></tr>
<tr><th id="730">730</th><td>      <b>if</b> (<a class="local col1 ref" href="#171User" title='User' data-ref="171User">User</a>) {</td></tr>
<tr><th id="731">731</th><td>        <a class="local col5 ref" href="#165Glues" title='Glues' data-ref="165Glues">Glues</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>);</td></tr>
<tr><th id="732">732</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::GluedMap" title='(anonymous namespace)::ScheduleDAGLinearize::GluedMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap">GluedMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a></span>, <span class='refarg'><a class="local col1 ref" href="#171User" title='User' data-ref="171User">User</a></span>));</td></tr>
<tr><th id="733">733</th><td>      }</td></tr>
<tr><th id="734">734</th><td>    }</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>    <b>if</b> (<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() ||</td></tr>
<tr><th id="737">737</th><td>        (<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EntryToken" title='llvm::ISD::NodeType::EntryToken' data-ref="llvm::ISD::NodeType::EntryToken">EntryToken</a> &amp;&amp; !<a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::isPassiveNode' data-ref="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE">isPassiveNode</a>(<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>)))</td></tr>
<tr><th id="738">738</th><td>      ++<a class="local col6 ref" href="#166DAGSize" title='DAGSize' data-ref="166DAGSize">DAGSize</a>;</td></tr>
<tr><th id="739">739</th><td>  }</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="172i" title='i' data-type='unsigned int' data-ref="172i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="173e" title='e' data-type='unsigned int' data-ref="173e">e</dfn> = <a class="local col5 ref" href="#165Glues" title='Glues' data-ref="165Glues">Glues</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#172i" title='i' data-ref="172i">i</a> != <a class="local col3 ref" href="#173e" title='e' data-ref="173e">e</a>; ++<a class="local col2 ref" href="#172i" title='i' data-ref="172i">i</a>) {</td></tr>
<tr><th id="742">742</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="174Glue" title='Glue' data-type='llvm::SDNode *' data-ref="174Glue">Glue</dfn> = <a class="local col5 ref" href="#165Glues" title='Glues' data-ref="165Glues">Glues</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#172i" title='i' data-ref="172i">i</a>]</a>;</td></tr>
<tr><th id="743">743</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="175GUser" title='GUser' data-type='llvm::SDNode *' data-ref="175GUser">GUser</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::GluedMap" title='(anonymous namespace)::ScheduleDAGLinearize::GluedMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::GluedMap">GluedMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#174Glue" title='Glue' data-ref="174Glue">Glue</a>]</a>;</td></tr>
<tr><th id="744">744</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="176Degree" title='Degree' data-type='unsigned int' data-ref="176Degree">Degree</dfn> = <a class="local col4 ref" href="#174Glue" title='Glue' data-ref="174Glue">Glue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>();</td></tr>
<tr><th id="745">745</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="177UDegree" title='UDegree' data-type='unsigned int' data-ref="177UDegree">UDegree</dfn> = <a class="local col5 ref" href="#175GUser" title='GUser' data-ref="175GUser">GUser</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>();</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>    <i>// Glue user must be scheduled together with the glue operand. So other</i></td></tr>
<tr><th id="748">748</th><td><i>    // users of the glue operand must be treated as its users.</i></td></tr>
<tr><th id="749">749</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="178ImmGUser" title='ImmGUser' data-type='llvm::SDNode *' data-ref="178ImmGUser">ImmGUser</dfn> = <a class="local col4 ref" href="#174Glue" title='Glue' data-ref="174Glue">Glue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedUserEv" title='llvm::SDNode::getGluedUser' data-ref="_ZNK4llvm6SDNode12getGluedUserEv">getGluedUser</a>();</td></tr>
<tr><th id="750">750</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="179U" title='U' data-type='const llvm::SDNode *' data-ref="179U">U</dfn> : <a class="local col4 ref" href="#174Glue" title='Glue' data-ref="174Glue">Glue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>())</td></tr>
<tr><th id="751">751</th><td>      <b>if</b> (<a class="local col9 ref" href="#179U" title='U' data-ref="179U">U</a> == <a class="local col8 ref" href="#178ImmGUser" title='ImmGUser' data-ref="178ImmGUser">ImmGUser</a>)</td></tr>
<tr><th id="752">752</th><td>        --<a class="local col6 ref" href="#176Degree" title='Degree' data-ref="176Degree">Degree</a>;</td></tr>
<tr><th id="753">753</th><td>    <a class="local col5 ref" href="#175GUser" title='GUser' data-ref="175GUser">GUser</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col7 ref" href="#177UDegree" title='UDegree' data-ref="177UDegree">UDegree</a> + <a class="local col6 ref" href="#176Degree" title='Degree' data-ref="176Degree">Degree</a>);</td></tr>
<tr><th id="754">754</th><td>    <a class="local col4 ref" href="#174Glue" title='Glue' data-ref="174Glue">Glue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<var>1</var>);</td></tr>
<tr><th id="755">755</th><td>  }</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::Sequence" title='(anonymous namespace)::ScheduleDAGLinearize::Sequence' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col6 ref" href="#166DAGSize" title='DAGSize' data-ref="166DAGSize">DAGSize</a>);</td></tr>
<tr><th id="758">758</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleNode' data-use='c' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12ScheduleNodeEPN4llvm6SDNodeE">ScheduleNode</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getRootEv" title='llvm::SelectionDAG::getRoot' data-ref="_ZNK4llvm12SelectionDAG7getRootEv">getRoot</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="759">759</th><td>}</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*</td></tr>
<tr><th id="762">762</th><td><a class="tu type" href="#(anonymousnamespace)::ScheduleDAGLinearize" title='(anonymous namespace)::ScheduleDAGLinearize' data-ref="(anonymousnamespace)::ScheduleDAGLinearize">ScheduleDAGLinearize</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12EmitScheduleERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ScheduleDAGLinearize::EmitSchedule' data-type='llvm::MachineBasicBlock * (anonymous namespace)::ScheduleDAGLinearize::EmitSchedule(MachineBasicBlock::iterator &amp; InsertPos)' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearize12EmitScheduleERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">EmitSchedule</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="180InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator &amp;' data-ref="180InsertPos">InsertPos</dfn>) {</td></tr>
<tr><th id="763">763</th><td>  <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a> <dfn class="local col1 decl" id="181Emitter" title='Emitter' data-type='llvm::InstrEmitter' data-ref="181Emitter">Emitter</dfn><a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::InstrEmitter::InstrEmitter' data-ref="_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#180InsertPos" title='InsertPos' data-ref="180InsertPos">InsertPos</a>);</td></tr>
<tr><th id="764">764</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="182VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt;' data-ref="182VRBaseMap">VRBaseMap</dfn>;</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { { dbgs() &lt;&lt; &quot;\n*** Final schedule ***\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({ <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Final schedule ***\n"</q>; });</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183NumNodes" title='NumNodes' data-type='unsigned int' data-ref="183NumNodes">NumNodes</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::Sequence" title='(anonymous namespace)::ScheduleDAGLinearize::Sequence' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="184BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="184BB">BB</dfn> = <a class="local col1 ref" href="#181Emitter" title='Emitter' data-ref="181Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="770">770</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="185i" title='i' data-type='unsigned int' data-ref="185i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a> != <a class="local col3 ref" href="#183NumNodes" title='NumNodes' data-ref="183NumNodes">NumNodes</a>; ++<a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a>) {</td></tr>
<tr><th id="771">771</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="186N" title='N' data-type='llvm::SDNode *' data-ref="186N">N</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGLinearize::Sequence" title='(anonymous namespace)::ScheduleDAGLinearize::Sequence' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGLinearize::Sequence">Sequence</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#183NumNodes" title='NumNodes' data-ref="183NumNodes">NumNodes</a>-<a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="772">772</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { N-&gt;dump(DAG); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#186N" title='N' data-ref="186N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE" title='llvm::SDNode::dump' data-ref="_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE">dump</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>));</td></tr>
<tr><th id="773">773</th><td>    <a class="local col1 ref" href="#181Emitter" title='Emitter' data-ref="181Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8EmitNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitNode' data-ref="_ZN4llvm12InstrEmitter8EmitNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitNode</a>(<a class="local col6 ref" href="#186N" title='N' data-ref="186N">N</a>, <b>false</b>, <b>false</b>, <span class='refarg'><a class="local col2 ref" href="#182VRBaseMap" title='VRBaseMap' data-ref="182VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>    <i>// Emit any debug values associated with the node.</i></td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (<a class="local col6 ref" href="#186N" title='N' data-ref="186N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getHasDebugValueEv" title='llvm::SDNode::getHasDebugValue' data-ref="_ZNK4llvm6SDNode16getHasDebugValueEv">getHasDebugValue</a>()) {</td></tr>
<tr><th id="777">777</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="187InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="187InsertPos">InsertPos</dfn> = <a class="local col1 ref" href="#181Emitter" title='Emitter' data-ref="181Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>();</td></tr>
<tr><th id="778">778</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="188DV" title='DV' data-type='llvm::SDDbgValue *' data-ref="188DV">DV</dfn> : <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12GetDbgValuesEPKNS_6SDNodeE" title='llvm::SelectionDAG::GetDbgValues' data-ref="_ZNK4llvm12SelectionDAG12GetDbgValuesEPKNS_6SDNodeE">GetDbgValues</a>(<a class="local col6 ref" href="#186N" title='N' data-ref="186N">N</a>)) {</td></tr>
<tr><th id="779">779</th><td>        <b>if</b> (!<a class="local col8 ref" href="#188DV" title='DV' data-ref="188DV">DV</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue9isEmittedEv" title='llvm::SDDbgValue::isEmitted' data-ref="_ZNK4llvm10SDDbgValue9isEmittedEv">isEmitted</a>())</td></tr>
<tr><th id="780">780</th><td>          <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="189DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="189DbgMI"><a class="local col9 ref" href="#189DbgMI" title='DbgMI' data-ref="189DbgMI">DbgMI</a></dfn> = <a class="local col1 ref" href="#181Emitter" title='Emitter' data-ref="181Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</a>(<a class="local col8 ref" href="#188DV" title='DV' data-ref="188DV">DV</a>, <span class='refarg'><a class="local col2 ref" href="#182VRBaseMap" title='VRBaseMap' data-ref="182VRBaseMap">VRBaseMap</a></span>))</td></tr>
<tr><th id="781">781</th><td>            <a class="local col4 ref" href="#184BB" title='BB' data-ref="184BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187InsertPos" title='InsertPos' data-ref="187InsertPos">InsertPos</a>, <a class="local col9 ref" href="#189DbgMI" title='DbgMI' data-ref="189DbgMI">DbgMI</a>);</td></tr>
<tr><th id="782">782</th><td>      }</td></tr>
<tr><th id="783">783</th><td>    }</td></tr>
<tr><th id="784">784</th><td>  }</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>  <a class="local col0 ref" href="#180InsertPos" title='InsertPos' data-ref="180InsertPos">InsertPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#181Emitter" title='Emitter' data-ref="181Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>();</td></tr>
<tr><th id="789">789</th><td>  <b>return</b> <a class="local col1 ref" href="#181Emitter" title='Emitter' data-ref="181Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="790">790</th><td>}</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="793">793</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="794">794</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><span class="namespace">llvm::</span><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="797">797</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createFastDAGScheduler' data-ref="_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createFastDAGScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col0 decl" id="190IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="190IS">IS</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a>) {</td></tr>
<tr><th id="798">798</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGFast" title='(anonymous namespace)::ScheduleDAGFast' data-ref="(anonymousnamespace)::ScheduleDAGFast">ScheduleDAGFast</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ScheduleDAGFastC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ScheduleDAGFast::ScheduleDAGFast' data-use='c' data-ref="_ZN12_GLOBAL__N_115ScheduleDAGFastC1ERN4llvm15MachineFunctionE">(</a>*<a class="local col0 ref" href="#190IS" title='IS' data-ref="190IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>);</td></tr>
<tr><th id="799">799</th><td>}</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><span class="namespace">llvm::</span><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="802">802</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createDAGLinearizer' data-ref="_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createDAGLinearizer</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col1 decl" id="191IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="191IS">IS</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a>) {</td></tr>
<tr><th id="803">803</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGLinearize" title='(anonymous namespace)::ScheduleDAGLinearize' data-ref="(anonymousnamespace)::ScheduleDAGLinearize">ScheduleDAGLinearize</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120ScheduleDAGLinearizeC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ScheduleDAGLinearize::ScheduleDAGLinearize' data-use='c' data-ref="_ZN12_GLOBAL__N_120ScheduleDAGLinearizeC1ERN4llvm15MachineFunctionE">(</a>*<a class="local col1 ref" href="#191IS" title='IS' data-ref="191IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>);</td></tr>
<tr><th id="804">804</th><td>}</td></tr>
<tr><th id="805">805</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
