# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.2.srcs/sources_1/imports/new/AND_operator.vhd" \
"../../../../project_1.2.srcs/sources_1/imports/new/Boolean_operator.vhd" \
"../../../../project_1.2.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../project_1.2.srcs/sources_1/imports/new/NOR_operator.vhd" \
"../../../../project_1.2.srcs/sources_1/imports/new/OR_operator.vhd" \
"../../../../project_1.2.srcs/sources_1/imports/new/XOR_operator.vhd" \
"../../../../project_1.2.srcs/sim_1/imports/new/TB_Boolean_operator.vhd" \

# Do not sort compile order
nosort
