# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ejercicio_1.srcs/sources_1/new/Ejercicio_1.vhd" \
"../../../../Ejercicio_1.srcs/sources_1/new/Ejecrc-1-test-bench.vhd" \

# Do not sort compile order
nosort
