# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name in_data_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_0 \
    op interface \
    ports { in_data_0 { O 8 vector } in_data_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name in_data_55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_55 \
    op interface \
    ports { in_data_55 { O 8 vector } in_data_55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name in_data_54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_54 \
    op interface \
    ports { in_data_54 { O 8 vector } in_data_54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name in_data_53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_53 \
    op interface \
    ports { in_data_53 { O 8 vector } in_data_53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name in_data_52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_52 \
    op interface \
    ports { in_data_52 { O 8 vector } in_data_52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name in_data_51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_51 \
    op interface \
    ports { in_data_51 { O 8 vector } in_data_51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name in_data_50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_50 \
    op interface \
    ports { in_data_50 { O 8 vector } in_data_50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name in_data_49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_49 \
    op interface \
    ports { in_data_49 { O 8 vector } in_data_49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name in_data_48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_48 \
    op interface \
    ports { in_data_48 { O 8 vector } in_data_48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name in_data_47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_47 \
    op interface \
    ports { in_data_47 { O 8 vector } in_data_47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name in_data_46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_46 \
    op interface \
    ports { in_data_46 { O 8 vector } in_data_46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name in_data_45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_45 \
    op interface \
    ports { in_data_45 { O 8 vector } in_data_45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name in_data_44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_44 \
    op interface \
    ports { in_data_44 { O 8 vector } in_data_44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name in_data_43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_43 \
    op interface \
    ports { in_data_43 { O 8 vector } in_data_43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name in_data_42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_42 \
    op interface \
    ports { in_data_42 { O 8 vector } in_data_42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name in_data_41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_41 \
    op interface \
    ports { in_data_41 { O 8 vector } in_data_41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name in_data_40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_40 \
    op interface \
    ports { in_data_40 { O 8 vector } in_data_40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name in_data_39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_39 \
    op interface \
    ports { in_data_39 { O 8 vector } in_data_39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name in_data_38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_38 \
    op interface \
    ports { in_data_38 { O 8 vector } in_data_38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name in_data_37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_37 \
    op interface \
    ports { in_data_37 { O 8 vector } in_data_37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name in_data_36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_36 \
    op interface \
    ports { in_data_36 { O 8 vector } in_data_36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name in_data_35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_35 \
    op interface \
    ports { in_data_35 { O 8 vector } in_data_35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name in_data_34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_34 \
    op interface \
    ports { in_data_34 { O 8 vector } in_data_34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name in_data_33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_33 \
    op interface \
    ports { in_data_33 { O 8 vector } in_data_33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name in_data_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_32 \
    op interface \
    ports { in_data_32 { O 8 vector } in_data_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name in_data_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_31 \
    op interface \
    ports { in_data_31 { O 8 vector } in_data_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name in_data_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_30 \
    op interface \
    ports { in_data_30 { O 8 vector } in_data_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name in_data_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_29 \
    op interface \
    ports { in_data_29 { O 8 vector } in_data_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name in_data_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_28 \
    op interface \
    ports { in_data_28 { O 8 vector } in_data_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name in_data_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_27 \
    op interface \
    ports { in_data_27 { O 8 vector } in_data_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name in_data_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_26 \
    op interface \
    ports { in_data_26 { O 8 vector } in_data_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name in_data_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_25 \
    op interface \
    ports { in_data_25 { O 8 vector } in_data_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name in_data_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_24 \
    op interface \
    ports { in_data_24 { O 8 vector } in_data_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name in_data_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_23 \
    op interface \
    ports { in_data_23 { O 8 vector } in_data_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name in_data_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_22 \
    op interface \
    ports { in_data_22 { O 8 vector } in_data_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name in_data_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_21 \
    op interface \
    ports { in_data_21 { O 8 vector } in_data_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name in_data_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_20 \
    op interface \
    ports { in_data_20 { O 8 vector } in_data_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name in_data_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_19 \
    op interface \
    ports { in_data_19 { O 8 vector } in_data_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name in_data_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_18 \
    op interface \
    ports { in_data_18 { O 8 vector } in_data_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name in_data_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_17 \
    op interface \
    ports { in_data_17 { O 8 vector } in_data_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name in_data_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_16 \
    op interface \
    ports { in_data_16 { O 8 vector } in_data_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name in_data_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_15 \
    op interface \
    ports { in_data_15 { O 8 vector } in_data_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name in_data_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_14 \
    op interface \
    ports { in_data_14 { O 8 vector } in_data_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name in_data_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_13 \
    op interface \
    ports { in_data_13 { O 8 vector } in_data_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name in_data_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_12 \
    op interface \
    ports { in_data_12 { O 8 vector } in_data_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name in_data_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_11 \
    op interface \
    ports { in_data_11 { O 8 vector } in_data_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name in_data_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_10 \
    op interface \
    ports { in_data_10 { O 8 vector } in_data_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name in_data_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_9 \
    op interface \
    ports { in_data_9 { O 8 vector } in_data_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name in_data_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_8 \
    op interface \
    ports { in_data_8 { O 8 vector } in_data_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name in_data_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_7 \
    op interface \
    ports { in_data_7 { O 8 vector } in_data_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name in_data_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_6 \
    op interface \
    ports { in_data_6 { O 8 vector } in_data_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name in_data_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_5 \
    op interface \
    ports { in_data_5 { O 8 vector } in_data_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name in_data_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_4 \
    op interface \
    ports { in_data_4 { O 8 vector } in_data_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name in_data_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_3 \
    op interface \
    ports { in_data_3 { O 8 vector } in_data_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name in_data_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_2 \
    op interface \
    ports { in_data_2 { O 8 vector } in_data_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name in_data_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_1 \
    op interface \
    ports { in_data_1 { O 8 vector } in_data_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha256_top_flow_control_loop_pipe_sequential_init_U
set CompName sha256_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha256_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


