Nitin Agrawal , Vijayan Prabhakaran , Ted Wobber , John D. Davis , Mark Manasse , Rina Panigrahy, Design tradeoffs for SSD performance, USENIX 2008 Annual Technical Conference on Annual Technical Conference, p.57-70, June 22-27, 2008, Boston, Massachusetts
Mahmud Assar, Petro Estakhri, Siamack Nemazie, et al. 1996. Flash memory mass storage architecture incorporating wear leveling technique without using CAM cells. (January 1996). United States Patent No. 5,485,595.
Mahmud Assar, Siamack Nemazie, and Petro Estakhri. 1995. Flash memory mass storage architecture. (February 1995). United States Patent No. 5,388,083.
Amir Ban. 1995. Flash file system. (April 1995). United States Patent No. 5,404,485.
Amir Ban. 1999. Flash file system optimized for page-mode flash technologies. (August 1999). United States Patent No. 5,937,425.
Andrew Birrell , Michael Isard , Chuck Thacker , Ted Wobber, A design for high-performance flash disks, ACM SIGOPS Operating Systems Review, v.41 n.2, p.88-93, April 2007[doi>10.1145/1243418.1243429]
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
Luc Bouganim, Björn pór, Jónsson, and Philippe Bonnet. 2009. uFLIP: Understanding flash IO patterns. In Proceedings of the 4th Biennial Conference on Innovative Data Systems Research.
Li-Pin Chang , Tei-Wei Kuo, An efficient management scheme for large-scale flash-memory storage systems, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus[doi>10.1145/967900.968076]
Hyunjin Cho , Dongkun Shin , Young Ik Eom, KAST: K-Associative Sector Translation for NAND flash memory in real-time systems, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Hyun Jin Choi , Seung-Ho Lim , Kyu Ho Park, JFTL: A flash translation layer based on a journal remapping for flash memory, ACM Transactions on Storage (TOS), v.4 n.4, p.1-22, January 2009[doi>10.1145/1480439.1480443]
Siddharth Choudhuri , Tony Givargis, Performance improvement of block based NAND flash translation layer, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289878]
Tae-Sun Chung , Dong-Joo Park , Sangwon Park , Dong-Ho Lee , Sang-Won Lee , Ha-Joo Song, System software for flash memory: a survey, Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing, August 01-04, 2006, Seoul, Korea[doi>10.1007/11802167_41]
Tae-Sun Chung, Stein Park, Myung-Jin Jung, et al. 2004. STAFF: State transition applied fast flash translation layer. In Proceedings of the International Conference on Architecture of Computing Systems. 199--212.
Raz Dan and Rochelle Singer. 2003. Implementing MLC NAND flash for cost-effective, high-capacity memory. M-Systems White Paper 91-SR-014-02-8L, REV 1.0. (January 2003).
Jörn Engel and Robert Mertens. 2005. LogFS—Finally a scalable flash file system. Retrieved from http://www. informatik.uni-osnabrueck.de/papers_pdf/2005_07.pdf.
Petro Estakhri and Mahmud Assar. 1998. Direct logical block addressing flash memory mass storage architecture. (December 1998). United States Patent No. 5,845,313.
Petro Estakhri and Berhanu Iman. 1999. Moving sequential sectors within a block of information in a flash memory mass storage architecture. (July 1999). United States Patent No. 5,930,815.
Petro Estakhri, Berhau Iman, and Ali R. Ganjuei. 1999. Moving sectors within a block of information in a flash memory mass storage architecture. (May 1999). United States Patent No. 5,907,856.
Eran Gal , Sivan Toledo, Algorithms and data structures for flash memories, ACM Computing Surveys (CSUR), v.37 n.2, p.138-163, June 2005[doi>10.1145/1089733.1089735]
Laura M. Grupp , Adrian M. Caulfield , Joel Coburn , Steven Swanson , Eitan Yaakobi , Paul H. Siegel , Jack K. Wolf, Characterizing flash memory: anomalies, observations, and applications, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669118]
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
Jen-Wei Hsieh , Tei-Wei Kuo , Li-Pin Chang, Efficient identification of hot data for flash memory storage systems, ACM Transactions on Storage (TOS), v.2 n.1, p.22-40, February 2006[doi>10.1145/1138041.1138043]
Intel Corporation. 1998. Understanding the Flash Translation Layer (FTL) Specification. Technical report AP-864 (December 1998).
Intel Corporation. 2012. Enhanced power-loss data protection in the Intel Solid-State Drive 320 Series. http://www.intel.com/content/dam/www/public/us/en/documents/technology-briefs/ssd-320-series-power-loss-data-protection-brief.pdf
Intel. 2012. Enhanced power-loss data protection in the Intel solid-state drive 320 series. (2012).
Dongwon Kang , Dawoon Jung , Jeong-Uk Kang , Jin-Soo Kim, μ-tree: an ordered index structure for NAND flash memory, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289927.1289953]
Jeong-Uk Kang , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, A superblock-based flash translation layer for NAND flash memory, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176911]
Bum-Soo Kim and Gui-Young Lee. 2002. Method of driving remapping in flash memory and flash memory architecture suitable therefor. (April 2002). United States Patent No. 6,381,176 B1.
Gye-Jeong Kim , Seung-Cheon Baek , Hyun-Sook Lee , Han-Deok Lee , Moon Jeung Joe,LGeDBMS: a small DBMS for embedded system with flash memory, Proceedings of the 32nd international conference on Very large data bases, September 12-15, 2006, Seoul, Korea
Jesung Kim , Jong Min Kim , S. H. Noh , Sang Lyul Min , Yookun Cho, A space-efficient flash translation layer for CompactFlash systems, IEEE Transactions on Consumer Electronics, v.48 n.2, p.366-375, May 2002[doi>10.1109/TCE.2002.1010143]
Duckhoi Koo and Dongkun Shin. 2009. Adaptive log block mapping scheme for log buffer-based FTL (flash translation layer). In Proceedings of the International Workshop on Software Support for Portable Storage.
Hunki Kwon , Eunsam Kim , Jongmoo Choi , Donghee Lee , Sam H. Noh, Janus-FTL: finding the optimal point on the spectrum between page and block mapping schemes, Proceedings of the tenth ACM international conference on Embedded software, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1879021.1879044]
Hyun-Seob Lee , Hyun-Sik Yun , Dong-Ho Lee, HFTL: hybrid flash translation layer based on hot data identification for flash memory, IEEE Transactions on Consumer Electronics, v.55 n.4, p.2005-2011, November 2009[doi>10.1109/TCE.2009.5373762]
Sungjin Lee , Dongkun Shin , Young-Jin Kim , Jihong Kim, LAST: locality-aware sector translation for NAND flash memory-based storage systems, ACM SIGOPS Operating Systems Review, v.42 n.6, October 2008[doi>10.1145/1453775.1453783]
Sang-Won Lee , Bongki Moon, Design of flash-based DBMS: an in-page logging approach, Proceedings of the 2007 ACM SIGMOD international conference on Management of data, June 11-14, 2007, Beijing, China[doi>10.1145/1247480.1247488]
Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007[doi>10.1145/1275986.1275990]
Yong-Goo Lee , Dawoon Jung , Dongwon Kang , Jin-Soo Kim, μ-FTL:: a memory-efficient flash translation layer supporting multiple mapping granularities, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450063]
Sang-Phil Lim , Sang-Won Lee , Bongki Moon, FASTer FTL for Enterprise-Class Flash Memory SSDs, Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os, p.3-12, May 03-03, 2010[doi>10.1109/SNAPI.2010.9]
Ren-Shuo Liu , Chia-Lin Yang , Wei Wu, Optimizing NAND flash-based SSDs via retention relaxation, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.11-11, February 14-17, 2012, San Jose, CA
LogFS Specification. 2012. The LogFS Flash File System Specification. Retrieved from http://www.kernel.org/doc/Documentation/filesystems/logfs.txt.
Dongzhe Ma , Jianhua Feng , Guoliang Li, LazyFTL: a page-level flash translation layer optimized for NAND flash memory, Proceedings of the 2011 ACM SIGMOD International Conference on Management of data, June 12-16, 2011, Athens, Greece[doi>10.1145/1989323.1989325]
Charles Manning. 2012. How Yaffs works. Retrieved from http://www.yaffs.net/documents/how-yaffs-works.
Micron Technology, Inc. 2007. Small-Block vs. Large-Block NAND Flash Devices. Technical Note TN-29-07 (May 2007).
Micron Technology, Inc. 2011. NAND Flash Translation Layer (NFTL) 4.6.0. NFTL User Guide Rev. L. (February 2011).
Vidyabhushan Mohan, Sriram Sankar, and Sudhanva Gurumurthi. 2012. reFresh SSDs: Enabling High Endurance, Low Cost Flash in Datacenters. Technical Report CS-2012-05. University of Virginia and Microsoft Corporation.
Hans Olav Norheim. 2008. How Flash Memory Changes the DBMS World. Retrieved from http://www.hansolav.net/blog/content/binary/HowFlashMemory.pdf.
Kevin OBrien. 2012. Samsung SSD SM825 Enterprise SSD Review. Retrieved from http://www.storagereview.com/samsung_ssd_sm825_enterprise_ssd_review.
Yangyang Pan , Guiqiang Dong , Qi Wu , Tong Zhang, Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-10, February 25-29, 2012[doi>10.1109/HPCA.2012.6168954]
Chanik Park , Wonmoon Cheon , Jeonguk Kang , Kangho Roh , Wonhee Cho , Jin-Soo Kim, A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.4, p.1-23, July 2008[doi>10.1145/1376804.1376806]
Sunhwa Park, Ji Hyun Yu, and Seong Yong Ohm. 2005. Atomic write FTL for robust flash file system. In Proceedings of the 9th International Symposium on Consumer Electronics. 155--160.
Zhiwei Qin , Yi Wang , Duo Liu , Zili Shao, Demand-based block-level address mapping in large-scale NAND flash storage systems, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878991]
Zhiwei Qin , Yi Wang , Duo Liu , Zili Shao , Yong Guan, MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024730]
Mendel Rosenblum , John K. Ousterhout, The design and implementation of a log-structured file system, ACM Transactions on Computer Systems (TOCS), v.10 n.1, p.26-52, Feb. 1992[doi>10.1145/146941.146943]
Samsung Electronics Co., Ltd. 1999. Application Note for NAND Flash Memory, Rev. 2.0 (December 1999).
Samsung Semiconductor, Inc. 2003. Selecting the Right Flash Partner to Turn Technology Advantages into Profits. Position Paper CG2020-A (January 2003).
Samsung Electronics Co., Ltd. 2009. Page Program Addressing for MLC NAND (Version 0.2). Application Note (November 2009).
Ji-Yong Shin , Zeng-Lin Xia , Ning-Yi Xu , Rui Gao , Xiong-Fei Cai , Seungryoul Maeng , Feng-Hsiung Hsu, FTL design exploration in reconfigurable high-performance SSD for server applications, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542324]
Takayuki Shinohara. 1999. Flash memory card with block memory address arrangement. (May 1999). United States Patent No. 5,905,993.
Kyoungmoon Sun , Seungjae Baek , Jongmoo Choi , Donghee Lee , Sam H. Noh , Sang Lyul Min, LTFTL: lightweight time-shift flash translation layer for flash memory based embedded storage, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450066]
Arie Tal. 2003. Two Technologies Compared: NOR vs. NAND. M-Systems White Paper 91-SR-012-04-8L, Rev 1.1 (July 2003).
Super Talent Technology, Inc. SLC vs. 2008. MLC: An analysis of flash memory. White Paper (March 2008).
UBIFS. 2013. The UBIFS Documentation. Retrieved from http://www.linux-mtd.infradead.org/doc/ubifs.html.
Yi Wang , Duo Liu , Meng Wang , Zhiwei Qin , Zili Shao , Yong Guan, RNFTL: a reuse-aware NAND flash translation layer for flash memory, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755912]
Michael Wei , Laura M. Grupp , Frederick E. Spada , Steven Swanson, Reliably erasing data from flash-based solid state drives, Proceedings of the 9th USENIX conference on File and stroage technologies, p.8-8, February 15-17, 2011, San Jose, California
Steven Wells, Robert N. Hasbun, and Kurt Robinson. 1998. Sector-based storage device emulator having variable-sized sector. (October 1998). United States Patent No. 5,822,781.
Wikipedia. 2012a. CompactFlash. Retrieved from http://en.wikipedia.org/wiki/CompactFlash.
Wikipedia. 2012b. Content-addressable Memory. Retrieved from http://en.wikipedia.org/wiki/Content- addressable_memory.
Wikipedia. 2012c. Flash Memory. Retrieved from http://en.wikipedia.org/wiki/Flash_memory.
Wikipedia. 2012d. TRIM. Retrieved from http://en.wikipedia.org/wiki/TRIM.
Wikipedia. 2012e. Write amplification. Retrieved from http://en.wikipedia.org/wiki/Write_amplification.
David Woodhouse. 2001. JFFS: The journalling flash file system. Retrieved from http://sources.redhat.com/jffs2/jffs2.pdf.
Chin-Hsien Wu, A self-adjusting flash translation layer for resource-limited embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.4, p.1-26, March 2010[doi>10.1145/1721695.1721697]
Chin-Hsien Wu , Tei-Wei Kuo, An adaptive two-level management for the flash translation layer in embedded systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233624]
Michael Wu , Willy Zwaenepoel, eNVy: a non-volatile, main memory storage system, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.86-97, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195506]
Po-Liang Wu , Yuan-Hao Chang , Tei-Wei Kuo, A file-system-aware FTL design for flash-memory storage systems, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Zhiyong Xu, Ruixuan Li, and Cheng-Zhong Xu. 2012. CAST: A page-level FTL with compact address mapping and parallel data blocks. In Proceedings of the 2012 IEEE International Performance Computing and Communications Conference. 142--151.
Yiying Zhang , Leo Prasath Arulraj , Andrea C. Arpaci-Dusseau , Remzi H. Arpaci-Dusseau, De-indirection for flash-based SSDs with nameless writes, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.1-1, February 14-17, 2012, San Jose, CA
