TRACE::2020-04-09.12:16:09::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:09::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:09::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:11::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:11::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:11::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-09.12:16:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-04-09.12:16:13::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed"
		}]
}
TRACE::2020-04-09.12:16:13::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-04-09.12:16:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-09.12:16:13::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-09.12:16:13::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-09.12:16:13::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:13::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:13::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:13::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:13::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-04-09.12:16:13::SCWPlatform::Generating the sources  .
TRACE::2020-04-09.12:16:13::SCWBDomain::Generating boot domain sources.
TRACE::2020-04-09.12:16:13::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-04-09.12:16:13::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:13::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:13::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:13::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-09.12:16:13::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::mss does not exists at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::Creating sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::Adding the swdes entry, created swdb /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::updating the scw layer changes to swdes at   /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::Writing mss at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:13::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-09.12:16:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-04-09.12:16:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-04-09.12:16:13::SCWBDomain::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-09.12:16:18::SCWPlatform::Generating sources Done.
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-04-09.12:16:18::SCWMssOS::Could not open the swdb for /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-04-09.12:16:18::SCWMssOS::Could not open the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-04-09.12:16:18::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:16:18::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-09.12:16:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:18::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:16:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-09.12:16:18::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-09.12:16:18::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::mss does not exists at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Creating sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Adding the swdes entry, created swdb /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::updating the scw layer changes to swdes at   /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Writing mss at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.12:16:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-04-09.12:16:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"openamp_matrix_multiply",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.12:16:18::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-04-09.12:16:18::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-04-09.12:16:18::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-09.12:16:18::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-04-09.12:16:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-09.12:16:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-09.12:16:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-09.12:16:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-04-09.12:16:18::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-04-09.12:16:18::SCWSystem::Not a boot domain 
LOG::2020-04-09.12:16:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-04-09.12:16:18::SCWDomain::Generating domain artifcats
TRACE::2020-04-09.12:16:18::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-09.12:16:18::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-04-09.12:16:18::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-04-09.12:16:18::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-09.12:16:18::SCWMssOS::Could not open the swdb for /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2020-04-09.12:16:18::SCWMssOS::Could not open the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2020-04-09.12:16:18::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:16:18::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:16:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:18::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.12:16:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-09.12:16:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-09.12:16:18::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2020-04-09.12:16:18::SCWMssOS::skipping the bsp build ... 
TRACE::2020-04-09.12:16:18::SCWMssOS::Copying to export directory.
TRACE::2020-04-09.12:16:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-09.12:16:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-04-09.12:16:18::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-04-09.12:16:18::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-04-09.12:16:18::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-04-09.12:16:18::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-04-09.12:16:18::SCWPlatform::Started preparing the platform 
TRACE::2020-04-09.12:16:18::SCWSystem::Writing the bif file for system config zed
TRACE::2020-04-09.12:16:18::SCWSystem::dir created 
TRACE::2020-04-09.12:16:18::SCWSystem::Writing the bif 
TRACE::2020-04-09.12:16:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-09.12:16:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-09.12:16:18::SCWPlatform::Completed generating the platform
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_matrix_multiply",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-09.12:16:18::SCWPlatform::updated the xpfm file.
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_matrix_multiply",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_matrix_multiply",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-04-09.12:16:18::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-04-09.12:16:18::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-09.12:16:18::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-04-09.12:16:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-04-09.12:16:18::SCWDomain::Generating domain artifcats
TRACE::2020-04-09.12:16:18::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-09.12:16:18::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-04-09.12:16:18::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-04-09.12:16:18::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.12:16:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-09.12:16:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-09.12:16:18::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-04-09.12:16:18::SCWMssOS::skipping the bsp build ... 
TRACE::2020-04-09.12:16:18::SCWMssOS::Copying to export directory.
TRACE::2020-04-09.12:16:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-09.12:16:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-04-09.12:16:18::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-04-09.12:16:18::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-04-09.12:16:18::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-04-09.12:16:18::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-04-09.12:16:18::SCWPlatform::Started preparing the platform 
TRACE::2020-04-09.12:16:18::SCWSystem::Writing the bif file for system config zed
TRACE::2020-04-09.12:16:18::SCWSystem::dir created 
TRACE::2020-04-09.12:16:18::SCWSystem::Writing the bif 
TRACE::2020-04-09.12:16:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-09.12:16:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-09.12:16:18::SCWPlatform::Completed generating the platform
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_matrix_multiply",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-09.12:16:18::SCWPlatform::updated the xpfm file.
TRACE::2020-04-09.12:16:34::SCWPlatform::Clearing the existing platform
TRACE::2020-04-09.12:16:34::SCWSystem::Clearing the existing sysconfig
TRACE::2020-04-09.12:16:34::SCWBDomain::clearing the fsbl build
TRACE::2020-04-09.12:16:34::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:34::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:34::SCWSystem::Clearing the domains completed.
TRACE::2020-04-09.12:16:34::SCWPlatform::Clearing the opened hw db.
TRACE::2020-04-09.12:16:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform:: Platform location is /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:34::SCWPlatform::Removing the HwDB with name /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWReader::Active system found as  zed
TRACE::2020-04-09.12:16:36::SCWReader::Handling sysconfig zed
TRACE::2020-04-09.12:16:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-09.12:16:36::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-09.12:16:36::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-09.12:16:36::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-09.12:16:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:36::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-09.12:16:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-09.12:16:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWReader::No isolation master present  
TRACE::2020-04-09.12:16:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-09.12:16:36::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-09.12:16:36::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:16:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:36::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-09.12:16:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWReader::No isolation master present  
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:36::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::In reload Mss file.
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-09.12:16:37::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-04-09.12:16:37::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-04-09.12:16:37::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:16:37::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:16:37::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:37::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::In reload Mss file.
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:16:37::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:37::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:37::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:41::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:41::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:41::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:41::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:16:41::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:16:41::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:16:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:16:41::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:16:41::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:41::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:16:41::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:41::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:41::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:16:41::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:16:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:16:41::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:01::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:01::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:01::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:01::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:01::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:01::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:01::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:01::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:01::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:01::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:01::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:22::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:22::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:22::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:22::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:22::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:22::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:22::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:22::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:22::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:22::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:22::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:28::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:28::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:28::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:28::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:28::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:28::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::In reload Mss file.
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-09.12:20:34::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-04-09.12:20:34::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-04-09.12:20:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:20:34::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:20:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:20:34::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:34::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:36::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:36::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:36::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:36::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:36::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:36::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:36::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:36::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:36::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:36::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:36::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:36::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:20:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:20:36::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:20:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:20:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:20:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:20:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:20:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:20:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:20:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:20:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:10::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:10::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:10::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:10::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:10::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:10::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:10::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:10::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:10::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:10::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:10::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:10::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"ps7_cortexa9_1":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "ps7_cortexa9_1"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:10::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:10::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:10::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:10::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:10::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:12::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:12::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:12::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:12::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:12::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:12::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:12::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:12::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:12::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:12::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:12::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:12::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:21:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:21:12::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:24::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:24::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:24::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:24::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:24::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:24::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:24::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:24::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:24::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:24::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:24::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:34::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:34::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:34::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:34::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:34::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:34::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::In reload Mss file.
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-09.12:21:56::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-04-09.12:21:56::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-04-09.12:21:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:21:56::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:21:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:21:56::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:56::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:21:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:21:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:21:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:21:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:21:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:21:57::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:57::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:57::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:21:57::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:21:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:21:57::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:05::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:05::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:05::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:05::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:05::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:05::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:05::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:05::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:05::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:05::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:05::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:14::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:14::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:14::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:14::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:14::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:14::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:14::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:14::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:14::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:14::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:14::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::In reload Mss file.
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-09.12:22:23::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-04-09.12:22:23::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-04-09.12:22:23::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:22:23::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:22:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:22:23::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:23::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:25::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:25::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:25::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:25::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:22:25::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:22:25::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:22:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:22:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:22:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:22:25::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:25::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:22:25::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:25::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:25::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:22:25::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:22:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:22:25::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:23:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:06::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:09::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:09::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:09::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:09::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:09::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:09::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:09::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:09::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:09::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:09::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:09::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:09::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:23:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:23:09::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:25::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:25::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:25::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:25::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:25::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:25::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:25::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:25::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:25::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:25::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:25::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"ps7_cortexa9_1":	{
							"extra_compiler_flags":	"-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "ps7_cortexa9_1"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::In reload Mss file.
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:23:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:23:30::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:23:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:23:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:23:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:23:30::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:30::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:23:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:23:31::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:23:31::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.12:23:31::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-04-09.12:23:31::SCWMssOS::Removing file /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system_0.mss
LOG::2020-04-09.12:24:19::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-04-09.12:24:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-09.12:24:19::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-04-09.12:24:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-09.12:24:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-09.12:24:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-09.12:24:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-09.12:24:19::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:19::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:19::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:19::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:24:19::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:19::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:24:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:24:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:24:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:24:19::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:24:19::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:24:19::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:24:19::SCWBDomain::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-09.12:24:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-09.12:24:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-09.12:24:19::SCWBDomain::System Command Ran  cd  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl ; bash -c "make  " 
TRACE::2020-04-09.12:24:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-04-09.12:24:19::SCWBDomain::make[1]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-09.12:24:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-04-09.12:24:19::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-09.12:24:19::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-04-09.12:24:19::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-04-09.12:24:19::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[3]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[3]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/standalone_v7_1/src/profile'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-09.12:24:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-04-09.12:24:19::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:19::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.12:24:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-09.12:24:19::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-04-09.12:24:19::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-04-09.12:24:19::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/emacps_v3_10/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-04-09.12:24:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-09.12:24:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/usbps_v2_4/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-09.12:24:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-04-09.12:24:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:19::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-04-09.12:24:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:19::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-04-09.12:24:19::SCWBDomain::Compiling XilFFs Library

TRACE::2020-04-09.12:24:20::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:20::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-04-09.12:24:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-04-09.12:24:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.12:24:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-09.12:24:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:20::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:20::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-04-09.12:24:20::SCWBDomain::Compiling ddrps

TRACE::2020-04-09.12:24:20::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:20::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2020-04-09.12:24:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-04-09.12:24:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-04-09.12:24:20::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-04-09.12:24:20::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:20::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:20::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-09.12:24:20::SCWBDomain::Compiling cpu_cortexa9

TRACE::2020-04-09.12:24:20::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:20::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-04-09.12:24:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-04-09.12:24:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-04-09.12:24:20::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-04-09.12:24:20::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:20::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:20::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-04-09.12:24:20::SCWBDomain::Compiling standalone

TRACE::2020-04-09.12:24:22::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:22::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-04-09.12:24:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-04-09.12:24:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.12:24:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-09.12:24:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:22::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:22::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-04-09.12:24:22::SCWBDomain::Compiling dmaps

TRACE::2020-04-09.12:24:23::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:23::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2020-04-09.12:24:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-04-09.12:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:23::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:23::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-09.12:24:23::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:23::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2020-04-09.12:24:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-04-09.12:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-04-09.12:24:23::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-04-09.12:24:23::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:23::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:23::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-09.12:24:23::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-04-09.12:24:23::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:23::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-04-09.12:24:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-04-09.12:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-09.12:24:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-04-09.12:24:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:23::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:23::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-04-09.12:24:23::SCWBDomain::Compiling sdps

TRACE::2020-04-09.12:24:24::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:24::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-04-09.12:24:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2020-04-09.12:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.12:24:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-04-09.12:24:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:24::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:24::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-04-09.12:24:24::SCWBDomain::Compiling emacps

TRACE::2020-04-09.12:24:24::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:24::SCWBDomain::/libsrc/emacps_v3_10/src'

TRACE::2020-04-09.12:24:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-04-09.12:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:24::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:24::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2020-04-09.12:24:24::SCWBDomain::Compiling ttcps

TRACE::2020-04-09.12:24:25::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:25::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-04-09.12:24:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-04-09.12:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:25::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:25::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-04-09.12:24:25::SCWBDomain::Compiling scugic

TRACE::2020-04-09.12:24:25::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:25::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-04-09.12:24:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-04-09.12:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:25::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:25::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-04-09.12:24:25::SCWBDomain::Compiling qspips

TRACE::2020-04-09.12:24:26::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:26::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2020-04-09.12:24:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-04-09.12:24:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:26::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:26::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-04-09.12:24:26::SCWBDomain::Compiling xadcps

TRACE::2020-04-09.12:24:26::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:26::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2020-04-09.12:24:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-04-09.12:24:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:26::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:26::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-04-09.12:24:26::SCWBDomain::Compiling gpiops

TRACE::2020-04-09.12:24:27::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:27::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-04-09.12:24:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-04-09.12:24:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:27::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:27::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-04-09.12:24:27::SCWBDomain::Compiling devcfg

TRACE::2020-04-09.12:24:27::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:27::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2020-04-09.12:24:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-04-09.12:24:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:27::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:27::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-09.12:24:27::SCWBDomain::Compiling scuwdt

TRACE::2020-04-09.12:24:27::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:27::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2020-04-09.12:24:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-04-09.12:24:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-04-09.12:24:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:27::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:27::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-04-09.12:24:27::SCWBDomain::Compiling uartps

TRACE::2020-04-09.12:24:28::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:28::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-04-09.12:24:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-04-09.12:24:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.12:24:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-04-09.12:24:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:28::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:28::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-04-09.12:24:28::SCWBDomain::Compiling usbps

TRACE::2020-04-09.12:24:28::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:28::SCWBDomain::/libsrc/usbps_v2_4/src'

TRACE::2020-04-09.12:24:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-04-09.12:24:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:28::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-04-09.12:24:28::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-04-09.12:24:28::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:28::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-04-09.12:24:28::SCWBDomain::Compiling scutimer

TRACE::2020-04-09.12:24:29::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-04-09.12:24:29::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2020-04-09.12:24:29::SCWBDomain::Finished building libraries

TRACE::2020-04-09.12:24:29::SCWBDomain::make[1]: Leaving directory '/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-09.12:24:29::SCWBDomain::9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-09.12:24:29::SCWBDomain::9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-09.12:24:29::SCWBDomain::9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:29::SCWBDomain::0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-04-09.12:24:29::SCWBDomain::9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:29::SCWBDomain::0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-04-09.12:24:29::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-04-09.12:24:29::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-04-09.12:24:29::SCWBDomain::0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-04-09.12:24:29::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-04-09.12:24:29::SCWBDomain::include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-04-09.12:24:29::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-04-09.12:24:29::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  nand.o  qspi.o  rsa.o  main.o  md5.o  image_mover.o  ps7_init.o  nor.o  fsbl_hooks
TRACE::2020-04-09.12:24:29::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-04-09.12:24:29::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2020-04-09.12:24:29::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sectio
TRACE::2020-04-09.12:24:29::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-04-09.12:24:29::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-04-09.12:24:29::SCWSystem::Not a boot domain 
LOG::2020-04-09.12:24:29::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-04-09.12:24:29::SCWDomain::Generating domain artifcats
TRACE::2020-04-09.12:24:29::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-09.12:24:29::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-04-09.12:24:29::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-04-09.12:24:29::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-09.12:24:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:29::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:29::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:24:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:24:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-04-09.12:24:29::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-04-09.12:24:29::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-04-09.12:24:29::SCWMssOS::Cleared the swdb table entry
TRACE::2020-04-09.12:24:29::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:29::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:29::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:29::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.12:24:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.12:24:29::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:29::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.12:24:29::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-09.12:24:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-09.12:24:29::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-04-09.12:24:29::SCWMssOS::doing bsp build ... 
TRACE::2020-04-09.12:24:29::SCWMssOS::System Command Ran  cd  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.12:24:29::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/openamp_v1_5/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/openamp_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-04-09.12:24:29::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mflo
TRACE::2020-04-09.12:24:29::SCWMssOS::at-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-04-09.12:24:29::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 
TRACE::2020-04-09.12:24:29::SCWMssOS::-mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.12:24:29::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-04-09.12:24:29::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfp
TRACE::2020-04-09.12:24:29::SCWMssOS::v3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.12:24:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2020-04-09.12:24:29::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/emacps_v3_10/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-04-09.12:24:29::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mflo
TRACE::2020-04-09.12:24:29::SCWMssOS::at-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.12:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.12:24:29::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/libmetal_v2_0/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/libmetal_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-09.12:24:29::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfl
TRACE::2020-04-09.12:24:29::SCWMssOS::oat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.12:24:29::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2020-04-09.12:24:29::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=v
TRACE::2020-04-09.12:24:29::SCWMssOS::fpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::include

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-09.12:24:29::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfl
TRACE::2020-04-09.12:24:29::SCWMssOS::oat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.12:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-04-09.12:24:29::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Compiling ddrps

TRACE::2020-04-09.12:24:29::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/openamp_v1_5/src

TRACE::2020-04-09.12:24:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/openamp_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.12:24:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2020-04-09.12:24:29::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:29::SCWMssOS::Scanning dependencies of target open_amp-static

TRACE::2020-04-09.12:24:29::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/open_amp-static.dir/virtio/virtio.c.obj

TRACE::2020-04-09.12:24:29::SCWMssOS::[ 20%] Building C object lib/CMakeFiles/open_amp-static.dir/virtio/virtqueue.c.obj

TRACE::2020-04-09.12:24:29::SCWMssOS::[ 30%] Building C object lib/CMakeFiles/open_amp-static.dir/rpmsg/rpmsg.c.obj

TRACE::2020-04-09.12:24:30::SCWMssOS::[ 40%] Building C object lib/CMakeFiles/open_amp-static.dir/rpmsg/rpmsg_virtio.c.obj

TRACE::2020-04-09.12:24:30::SCWMssOS::[ 50%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/elf_loader.c.obj

TRACE::2020-04-09.12:24:30::SCWMssOS::[ 60%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/remoteproc.c.obj

TRACE::2020-04-09.12:24:31::SCWMssOS::[ 70%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/remoteproc_virtio.c.obj

TRACE::2020-04-09.12:24:31::SCWMssOS::[ 80%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/rsc_table_parser.c.obj

TRACE::2020-04-09.12:24:31::SCWMssOS::[ 90%] Building C object lib/CMakeFiles/open_amp-static.dir/proxy/rpmsg_retarget.c.obj

TRACE::2020-04-09.12:24:31::SCWMssOS::[100%] Linking C static library libopen_amp.a

TRACE::2020-04-09.12:24:31::SCWMssOS::/opt/Xilinx_Vitis_2019/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ar cq libopen_amp.a  CMakeFiles/open_am
TRACE::2020-04-09.12:24:31::SCWMssOS::p-static.dir/virtio/virtio.c.obj CMakeFiles/open_amp-static.dir/virtio/virtqueue.c.obj CMakeFiles/open_amp-static.dir/rpmsg/rpm
TRACE::2020-04-09.12:24:31::SCWMssOS::sg.c.obj CMakeFiles/open_amp-static.dir/rpmsg/rpmsg_virtio.c.obj CMakeFiles/open_amp-static.dir/remoteproc/elf_loader.c.obj CMa
TRACE::2020-04-09.12:24:31::SCWMssOS::keFiles/open_amp-static.dir/remoteproc/remoteproc.c.obj CMakeFiles/open_amp-static.dir/remoteproc/remoteproc_virtio.c.obj CMake
TRACE::2020-04-09.12:24:31::SCWMssOS::Files/open_amp-static.dir/remoteproc/rsc_table_parser.c.obj CMakeFiles/open_amp-static.dir/proxy/rpmsg_retarget.c.obj

TRACE::2020-04-09.12:24:31::SCWMssOS::/opt/Xilinx_Vitis_2019/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ranlib libopen_amp.a

TRACE::2020-04-09.12:24:31::SCWMssOS::[100%] Built target open_amp-static

TRACE::2020-04-09.12:24:31::SCWMssOS::Install the project...

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../lib/libopen_amp.a

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Up-to-date: ../../../include/openamp

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc_virtio.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/elf_loader.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/virtio_ring.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/open_amp.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg_virtio.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/rsc_table_parser.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/virtqueue.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/virtio.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg_retarget.h

TRACE::2020-04-09.12:24:31::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc_loader.h

TRACE::2020-04-09.12:24:31::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-04-09.12:24:31::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-04-09.12:24:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mf
TRACE::2020-04-09.12:24:31::SCWMssOS::loat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:31::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-04-09.12:24:31::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-04-09.12:24:31::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.12:24:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-04-09.12:24:31::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:31::SCWMssOS::Compiling dmaps

TRACE::2020-04-09.12:24:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-04-09.12:24:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-04-09.12:24:32::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 
TRACE::2020-04-09.12:24:32::SCWMssOS::-mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:32::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-04-09.12:24:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-04-09.12:24:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-09.12:24:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-04-09.12:24:32::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:32::SCWMssOS::Compiling sdps

TRACE::2020-04-09.12:24:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/emacps_v3_10/src

TRACE::2020-04-09.12:24:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.12:24:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2020-04-09.12:24:32::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:32::SCWMssOS::Compiling emacps

TRACE::2020-04-09.12:24:33::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-04-09.12:24:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:33::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:33::SCWMssOS::Compiling ttcps

TRACE::2020-04-09.12:24:33::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-04-09.12:24:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:33::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:33::SCWMssOS::Compiling scugic

TRACE::2020-04-09.12:24:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-04-09.12:24:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:34::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:34::SCWMssOS::Compiling qspips

TRACE::2020-04-09.12:24:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-04-09.12:24:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:34::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:34::SCWMssOS::Compiling xadcps

TRACE::2020-04-09.12:24:35::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-04-09.12:24:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:35::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:35::SCWMssOS::Compiling gpiops

TRACE::2020-04-09.12:24:36::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-04-09.12:24:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:36::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:36::SCWMssOS::Compiling devcfg

TRACE::2020-04-09.12:24:36::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-04-09.12:24:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:36::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:36::SCWMssOS::Compiling scuwdt

TRACE::2020-04-09.12:24:36::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-04-09.12:24:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.12:24:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.12:24:36::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:36::SCWMssOS::Compiling uartps

TRACE::2020-04-09.12:24:37::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/libmetal_v2_0/src

TRACE::2020-04-09.12:24:37::SCWMssOS::make -C ps7_cortexa9_1/libsrc/libmetal_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.12:24:37::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:37::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-04-09.12:24:37::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-04-09.12:24:37::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/condition.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/device.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/init.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/io.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/irq.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/time.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/zynq7/sys.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/xlnx_common/irq.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-04-09.12:24:38::SCWMssOS::/opt/Xilinx_Vitis_2019/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ar cq libmetal.a  CMakeFiles/metal-stat
TRACE::2020-04-09.12:24:38::SCWMssOS::ic.dir/dma.c.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io
TRACE::2020-04-09.12:24:38::SCWMssOS::.c.obj CMakeFiles/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMak
TRACE::2020-04-09.12:24:38::SCWMssOS::eFiles/metal-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.ob
TRACE::2020-04-09.12:24:38::SCWMssOS::j CMakeFiles/metal-static.dir/system/freertos/condition.c.obj CMakeFiles/metal-static.dir/system/freertos/device.c.obj CMakeFil
TRACE::2020-04-09.12:24:38::SCWMssOS::es/metal-static.dir/system/freertos/init.c.obj CMakeFiles/metal-static.dir/system/freertos/io.c.obj CMakeFiles/metal-static.dir
TRACE::2020-04-09.12:24:38::SCWMssOS::/system/freertos/irq.c.obj CMakeFiles/metal-static.dir/system/freertos/time.c.obj CMakeFiles/metal-static.dir/system/freertos/z
TRACE::2020-04-09.12:24:38::SCWMssOS::ynq7/sys.c.obj CMakeFiles/metal-static.dir/system/freertos/xlnx_common/irq.c.obj

TRACE::2020-04-09.12:24:38::SCWMssOS::/opt/Xilinx_Vitis_2019/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ranlib libmetal.a

TRACE::2020-04-09.12:24:38::SCWMssOS::[100%] Built target metal-static

TRACE::2020-04-09.12:24:38::SCWMssOS::Install the project...

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/alloc.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/assert.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/cache.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/condition.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/io.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/irq.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/log.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/mutex.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sleep.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sys.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/zynq7/sys.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/xlnx_common/sys.h

TRACE::2020-04-09.12:24:38::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-04-09.12:24:38::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-04-09.12:24:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.12:24:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-04-09.12:24:38::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:38::SCWMssOS::Compiling usbps

TRACE::2020-04-09.12:24:38::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src

TRACE::2020-04-09.12:24:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2020-04-09.12:24:38::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv
TRACE::2020-04-09.12:24:38::SCWMssOS::3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:38::SCWMssOS::Compiling standalone

TRACE::2020-04-09.12:24:40::SCWMssOS::Compiling FreeRTOS

TRACE::2020-04-09.12:24:42::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-04-09.12:24:42::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.12:24:42::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.12:24:42::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.12:24:42::SCWMssOS::Compiling scutimer

TRACE::2020-04-09.12:24:42::SCWMssOS::Finished building libraries

TRACE::2020-04-09.12:24:42::SCWMssOS::Copying to export directory.
TRACE::2020-04-09.12:24:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-09.12:24:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-09.12:24:42::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-04-09.12:24:42::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-04-09.12:24:42::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-04-09.12:24:42::SCWPlatform::Started preparing the platform 
TRACE::2020-04-09.12:24:42::SCWSystem::Writing the bif file for system config zed
TRACE::2020-04-09.12:24:42::SCWSystem::dir created 
TRACE::2020-04-09.12:24:42::SCWSystem::Writing the bif 
TRACE::2020-04-09.12:24:42::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-09.12:24:42::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-09.12:24:42::SCWPlatform::Completed generating the platform
TRACE::2020-04-09.12:24:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:24:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:24:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:24:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:24:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.12:24:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:24:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:24:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:24:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:42::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"a7c181cfd52da4ec2f40a91db710619d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"ps7_cortexa9_1":	{
							"extra_compiler_flags":	"-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "ps7_cortexa9_1"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-09.12:24:42::SCWPlatform::updated the xpfm file.
TRACE::2020-04-09.12:24:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.12:24:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.12:24:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-04-09.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-04-09.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.12:24:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.12:24:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.12:24:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:54::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:54::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:54::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:56::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWReader::Active system found as  zed
TRACE::2020-04-09.15:42:57::SCWReader::Handling sysconfig zed
TRACE::2020-04-09.15:42:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-09.15:42:57::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-09.15:42:57::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-04-09.15:42:57::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-04-09.15:42:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.15:42:57::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-04-09.15:42:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-09.15:42:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWReader::No isolation master present  
TRACE::2020-04-09.15:42:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-04-09.15:42:57::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-04-09.15:42:57::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-04-09.15:42:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-04-09.15:42:57::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-04-09.15:42:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWReader::No isolation master present  
LOG::2020-04-09.15:42:57::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-04-09.15:42:57::SCWPlatform::Sanity checking of platform is completed
LOG::2020-04-09.15:42:57::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-04-09.15:42:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-04-09.15:42:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-04-09.15:42:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-09.15:42:57::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWBDomain::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-04-09.15:42:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-09.15:42:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-04-09.15:42:57::SCWBDomain::System Command Ran  cd  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl ; bash -c "make  " 
TRACE::2020-04-09.15:42:57::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-04-09.15:42:57::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-04-09.15:42:57::SCWSystem::Not a boot domain 
LOG::2020-04-09.15:42:57::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-04-09.15:42:57::SCWDomain::Generating domain artifcats
TRACE::2020-04-09.15:42:57::SCWMssOS::Generating standalone artifcats
TRACE::2020-04-09.15:42:57::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-04-09.15:42:57::SCWMssOS::Copying the qemu file from  /opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-04-09.15:42:57::SCWMssOS:: Copying the user libraries. 
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:42:57::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:42:57::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:42:57::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:42:57::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-04-09.15:42:57::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:42:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-04-09.15:42:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-04-09.15:42:57::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-04-09.15:42:57::SCWMssOS::doing bsp build ... 
TRACE::2020-04-09.15:42:57::SCWMssOS::System Command Ran  cd  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.15:42:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.15:42:57::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/openamp_v1_5/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/openamp_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-04-09.15:42:57::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mflo
TRACE::2020-04-09.15:42:57::SCWMssOS::at-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-04-09.15:42:57::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 
TRACE::2020-04-09.15:42:57::SCWMssOS::-mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.15:42:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.15:42:57::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-04-09.15:42:57::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfp
TRACE::2020-04-09.15:42:57::SCWMssOS::v3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.15:42:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2020-04-09.15:42:57::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/emacps_v3_10/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-04-09.15:42:57::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mflo
TRACE::2020-04-09.15:42:57::SCWMssOS::at-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-04-09.15:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2020-04-09.15:42:57::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/libmetal_v2_0/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/libmetal_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-09.15:42:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfl
TRACE::2020-04-09.15:42:57::SCWMssOS::oat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.15:42:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.15:42:57::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2020-04-09.15:42:57::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=v
TRACE::2020-04-09.15:42:57::SCWMssOS::fpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:57::SCWMssOS::include

TRACE::2020-04-09.15:42:57::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-04-09.15:42:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-04-09.15:42:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfl
TRACE::2020-04-09.15:42:57::SCWMssOS::oat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-04-09.15:42:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.15:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-04-09.15:42:58::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::Compiling ddrps

TRACE::2020-04-09.15:42:58::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/openamp_v1_5/src

TRACE::2020-04-09.15:42:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/openamp_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.15:42:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2020-04-09.15:42:58::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::[100%] Built target open_amp-static

TRACE::2020-04-09.15:42:58::SCWMssOS::Install the project...

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Up-to-date: ../../../lib/libopen_amp.a

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Up-to-date: ../../../include/openamp

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc_virtio.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/elf_loader.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/virtio_ring.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/open_amp.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg_virtio.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/rsc_table_parser.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/virtqueue.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/virtio.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg_retarget.h

TRACE::2020-04-09.15:42:58::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc_loader.h

TRACE::2020-04-09.15:42:58::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-04-09.15:42:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-04-09.15:42:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mf
TRACE::2020-04-09.15:42:58::SCWMssOS::loat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-04-09.15:42:58::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-04-09.15:42:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.15:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-04-09.15:42:58::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::Compiling dmaps

TRACE::2020-04-09.15:42:58::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-04-09.15:42:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-04-09.15:42:58::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 
TRACE::2020-04-09.15:42:58::SCWMssOS::-mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-04-09.15:42:58::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-04-09.15:42:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-04-09.15:42:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-04-09.15:42:58::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:58::SCWMssOS::Compiling sdps

TRACE::2020-04-09.15:42:59::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/emacps_v3_10/src

TRACE::2020-04-09.15:42:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-04-09.15:42:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2020-04-09.15:42:59::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:42:59::SCWMssOS::Compiling emacps

TRACE::2020-04-09.15:43:00::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-04-09.15:43:00::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:00::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:00::SCWMssOS::Compiling ttcps

TRACE::2020-04-09.15:43:00::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-04-09.15:43:00::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:00::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:00::SCWMssOS::Compiling scugic

TRACE::2020-04-09.15:43:00::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-04-09.15:43:00::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:00::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:00::SCWMssOS::Compiling qspips

TRACE::2020-04-09.15:43:01::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-04-09.15:43:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:01::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:01::SCWMssOS::Compiling xadcps

TRACE::2020-04-09.15:43:02::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-04-09.15:43:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:02::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:02::SCWMssOS::Compiling gpiops

TRACE::2020-04-09.15:43:02::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-04-09.15:43:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:02::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:02::SCWMssOS::Compiling devcfg

TRACE::2020-04-09.15:43:03::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-04-09.15:43:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:03::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:03::SCWMssOS::Compiling scuwdt

TRACE::2020-04-09.15:43:03::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-04-09.15:43:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-04-09.15:43:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-04-09.15:43:03::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:03::SCWMssOS::Compiling uartps

TRACE::2020-04-09.15:43:03::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/libmetal_v2_0/src

TRACE::2020-04-09.15:43:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/libmetal_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.15:43:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.15:43:03::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:03::SCWMssOS::[100%] Built target metal-static

TRACE::2020-04-09.15:43:03::SCWMssOS::Install the project...

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/alloc.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/assert.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/cache.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/condition.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/io.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/irq.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/log.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/mutex.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sleep.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sys.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/zynq7/sys.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/xlnx_common/sys.h

TRACE::2020-04-09.15:43:03::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2020-04-09.15:43:03::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-04-09.15:43:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-04-09.15:43:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-04-09.15:43:03::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:03::SCWMssOS::Compiling usbps

TRACE::2020-04-09.15:43:04::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src

TRACE::2020-04-09.15:43:04::SCWMssOS::make -C ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2020-04-09.15:43:04::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv
TRACE::2020-04-09.15:43:04::SCWMssOS::3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:04::SCWMssOS::Compiling standalone

TRACE::2020-04-09.15:43:06::SCWMssOS::Compiling FreeRTOS

TRACE::2020-04-09.15:43:07::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-04-09.15:43:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-04-09.15:43:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-04-09.15:43:07::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUNDEFINE_FILE_OPS"

TRACE::2020-04-09.15:43:07::SCWMssOS::Compiling scutimer

TRACE::2020-04-09.15:43:07::SCWMssOS::Finished building libraries

TRACE::2020-04-09.15:43:07::SCWMssOS::Copying to export directory.
TRACE::2020-04-09.15:43:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-04-09.15:43:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-04-09.15:43:08::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-04-09.15:43:08::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-04-09.15:43:08::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-04-09.15:43:08::SCWPlatform::Started preparing the platform 
TRACE::2020-04-09.15:43:08::SCWSystem::Writing the bif file for system config zed
TRACE::2020-04-09.15:43:08::SCWSystem::dir created 
TRACE::2020-04-09.15:43:08::SCWSystem::Writing the bif 
TRACE::2020-04-09.15:43:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-04-09.15:43:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-04-09.15:43:08::SCWPlatform::Completed generating the platform
TRACE::2020-04-09.15:43:08::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:43:08::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:43:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:43:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:43:08::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:43:08::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:43:08::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-04-09.15:43:08::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:43:08::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:43:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:43:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:43:08::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:43:08::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:43:08::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:43:08::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx_Vitis_2019/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"a7c181cfd52da4ec2f40a91db710619d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"ps7_cortexa9_1":	{
							"extra_compiler_flags":	"-DUSE_AMP=1 -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "ps7_cortexa9_1"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-04-09.15:43:08::SCWPlatform::updated the xpfm file.
TRACE::2020-04-09.15:43:08::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA given /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform::DSA directory /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw
TRACE::2020-04-09.15:43:08::SCWPlatform:: Platform Path /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/hw/zed.xsa
TRACE::2020-04-09.15:43:08::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-04-09.15:43:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-04-09.15:43:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-04-09.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-04-09.15:43:08::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-04-09.15:43:08::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-04-09.15:43:08::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/multipliy2019/org_SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
