<root><simulation><result_generated_time />2023-05-16 17:44:53<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />41/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [128, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('C', 2), ('OY', 5), ('OX', 5), ('OX', 10), ('OY', 10)], [('FY', 3)], [('FX', 3)]]<I />[[('K', 2), ('C', 2), ('OY', 5), ('OX', 5)], [('OX', 10), ('OY', 10), ('FY', 3)], [('FX', 3)]]<O />[[('K', 2), ('C', 2)], [('OY', 5), ('OX', 5), ('OX', 10), ('OY', 10), ('FY', 3), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 2500, 1, 1], 'I': [8.0, 2.0, 1.0, 1.0], 'O': [128.0, 2, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 98304, 294912], 'I': [400, 15360000, 46080000], 'O': [16, 320000, 320000], 'O_partial': [16, 320000, 0], 'O_final': [0, 0, 320000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.78, 0.46, 0.0], 'O': [0.03, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.47, 0.0], 'I': [0.78, 0.47, 0.0], 'O': [0.03, 0.47, 0.0]}<effective_mem_size_bit />{'W': [32, 32768, 98304], 'I': [400, 15360000, 46080000], 'O': [16, 320000, 320000], 'O_partial': [16, 320000, 0], 'O_final': [0, 0, 320000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [128, 128, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[92160000, 36864], [36864, 36864], [36864, 0]]<I />[[5760000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(680000, 720000), (360000, 320000)], [(320000, 360000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(680000, 720000), (360000, 320000)], [(320000, 360000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[11520000, 4608], [576, 576], [144, 0]]<I />[[720000, 720000], [90000, 90000], [22500, 0]]<O />[[(85000, 90000), (45000, 40000)], [(5000, 5625), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([85000, 90000], [45000, 40000]), ([5000, 5625], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />0</mac_count></basic_info><energy><total_energy />201515660.5<mem_energy_breakdown><W />[3872.7, 114.2, 191.8]<I />[504.4, 17836.9, 29966.6]<O />[91.1, 1114.8, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />0.0<total />201461760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7458<utilization_without_data_loading />0.9954<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7458<mac_utilize_temporal_without_data_loading />0.9954</mac_array_utilization><latency><latency_cycle_with_data_loading />120668<latency_cycle_without_data_loading />90412<ideal_computing_cycle />90000<data_loading><load_cycle_total />30256<load_cycle_individual />{'W': [64, 192, 0], 'I': [100, 30000, 0]}<load_cycle_combined />{'W': 192, 'I': 30000}</data_loading><mem_stalling><mem_stall_cycle_total />412<mem_stall_cycle_individual />{'W': [[-89999], [-80000, -79488], [-59616, -59904]], 'I': [[-89999], [-84506, 0], [0, -45000]], 'O': [[-90000], [-90000, -90000], [-89375, -89844]]}<mem_stall_cycle_shared />{'W': [[-89999], [-80000, 412], [0, 0]], 'I': [[-89999], [-84506, 412], [0, 0]], 'O': [[-90000], [-90000, -90000], [-89375, -89844]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 98304, 294912], 'I': [400, 15360000, 46080000], 'O': [16, 320000, 320000], 'O_partial': [16, 320000, 0], 'O_final': [0, 0, 320000]}<data_size_each_level_total />{'W': [32768, 98304, 294912], 'I': [51200, 15360000, 46080000], 'O': [128, 320000, 320000]}<loop_cycles_each_level />{'W': [10000, 30000, 90000], 'I': [100, 30000, 90000], 'O': [4, 90000, 90000]}<top_ir_loop_size />{'W': [2500, 1, 1], 'I': [1, 3, 3], 'O': [2, 9, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [3.3, 3.3], [3.3, 3.3]], 'I': [[8.0, 4.0], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 4.0], [32.0, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 3.3], [3.3, 3.3]], 'I': [[8.0, 4.0], [512.0, 1536.0], [1536.0, 1536.0]], 'O': [[8.0, 8.0], [64.0, 32.0], [32.0, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [3.3, 3.3], [3.3, 0]], 'I': [[8.0, 4.0], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 4.0], [32.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [550.8, 547.3], [515.3, 3.6]], 'I': [[8.0, 4.0], [550.8, 547.3], [515.3, 3.6]], 'O': [[8.0, 4.0], [550.8, 547.3], [515.3, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 90000], [10000, 10000, 9], [30000, 30000, 3]], 'I': [[1, 1, 90000], [100, 100, 900], [30000, 30000, 3]], 'O': [[1, 1, 90000], [4, 4, 22500], [90000, 90000, 1]]}<trans_time_real />{'W': [[0, 1, 90000], [[0, 10000, 9], [64, 10000, 9]], [[192, 30000, 3], [48, 30000, 3]]], 'I': [[0, 1, 90000], [[6, 100, 900], [100, 100, 900]], [[30000, 30000, 3], [7500, 30000, 3]]], 'O': [[0, 1, 90000], [[0, 4, 22500], [0, 4, 22500]], [[625, 90000, 1], [156, 90000, 1]]]}<single_stall_cycle />{'W': [[-1], [-10000, -9936], [-29808, -29952]], 'I': [[-1], [-94, 0], [0, -22500]], 'O': [[-1], [-4, -4], [-89375, -89844]]}<single_stall_count />{'W': [89999, 8, 2], 'I': [89999, 899, 2], 'O': [90000, 22500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [384, 0], 'I': [60000, 0], 'O': [625, 0]}, 1: {'W': [512, 384], 'I': [89900, 60000], 'O': [0, 625]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-29616, -90000], [-89375, -90000]], 1: [[412, -29616], [-90000, -89375]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>