<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</data>
<data>125.0 MHz</data>
<data>744.6 MHz</data>
<data>6.657</data>
</row>
<row>
<data>PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV</data>
<data>62.5 MHz</data>
<data>157.9 MHz</data>
<data>7.664</data>
</row>
<row>
<data>PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0</data>
<data>500.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1</data>
<data>500.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2</data>
<data>125.0 MHz</data>
<data>320.7 MHz</data>
<data>4.882</data>
</row>
<row>
<data>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160/CLK</data>
<data>160.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>RX_CLK_P</data>
<data>250.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
