
---------- Begin Simulation Statistics ----------
final_tick                               3501147618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59474                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702196                       # Number of bytes of host memory used
host_op_rate                                    59666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39596.03                       # Real time elapsed on the host
host_tick_rate                               88421687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354936205                       # Number of instructions simulated
sim_ops                                    2362545120                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.501148                       # Number of seconds simulated
sim_ticks                                3501147618000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.343103                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292593703                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334993485                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18880596                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462071579                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39307859                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39822482                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          514623                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587926433                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3970084                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801865                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13448679                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555046401                       # Number of branches committed
system.cpu0.commit.bw_lim_events             71951198                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105247740                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224866391                       # Number of instructions committed
system.cpu0.commit.committedOps            2228673543                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4315620293                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.516420                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.331391                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3300925389     76.49%     76.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    575859733     13.34%     89.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    147748054      3.42%     93.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    153816556      3.56%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32697032      0.76%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     14301281      0.33%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10283433      0.24%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8037617      0.19%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     71951198      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4315620293                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44164752                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150968029                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691560363                       # Number of loads committed
system.cpu0.commit.membars                    7608881                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608887      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238812572     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695362220     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264771578     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228673543                       # Class of committed instruction
system.cpu0.commit.refs                     960133826                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224866391                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228673543                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.143688                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.143688                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            695838518                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5456826                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291234565                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2368303411                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1998933228                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1616382109                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13468639                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18148791                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12067177                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587926433                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422798115                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2349807387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5831349                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2396250669                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          565                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37801284                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.084058                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1967980917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331901562                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.342601                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4336689671                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.553431                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2648525333     61.07%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1252025078     28.87%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229806321      5.30%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167228921      3.86%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24255066      0.56%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7003567      0.16%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  227194      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612888      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5303      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4336689671                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                     2657595714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13644637                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               568436396                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.330736                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008609689                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 279892156                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              567648827                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            730365294                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810927                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6659690                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           282211549                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2333884412                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            728717533                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10263929                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2313264070                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3733666                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14768124                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13468639                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22576993                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       214360                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        39704870                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62824                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        19254                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9111022                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38804931                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13638086                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         19254                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2005249                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11639388                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1023936133                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296317111                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853840                       # average fanout of values written-back
system.cpu0.iew.wb_producers                874277830                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.328313                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2296461405                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2828701747                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1465192092                       # number of integer regfile writes
system.cpu0.ipc                              0.318098                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.318098                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611907      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1280195016     55.10%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18339499      0.79%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802508      0.16%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           737103316     31.72%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          276475704     11.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2323528000                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8274636                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003561                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 838243     10.13%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               6952085     84.02%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               484306      5.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2324190677                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8992329588                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296317061                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2439113003                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2322464180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2323528000                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420232                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105210865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           309384                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           741                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41321163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4336689671                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.535784                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.810397                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2664729760     61.45%     61.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1183410643     27.29%     88.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          376811616      8.69%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           73422539      1.69%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           29558044      0.68%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5888244      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1882806      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             631876      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             354143      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4336689671                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.332204                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         56975938                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9141333                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           730365294                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          282211549                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      6994285385                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8010927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              618550442                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421369469                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26095963                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              2014718758                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26102042                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63159                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2878366947                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2352484126                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1507721925                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1610203733                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26638642                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13468639                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79532278                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                86352451                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2878366903                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        215821                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8875                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55017946                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8829                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6577553146                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4688971002                       # The number of ROB writes
system.cpu0.timesIdled                       78234792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.488120                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17905057                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19152227                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1775435                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32521288                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910910                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         923878                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12968                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35729536                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48288                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801578                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378818                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517749                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3421421                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14797864                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130069814                       # Number of instructions committed
system.cpu1.commit.committedOps             133871577                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    683353019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.195904                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.879584                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    628546075     91.98%     91.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27093208      3.96%     95.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8913116      1.30%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8742112      1.28%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2032083      0.30%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       737972      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3532983      0.52%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       334049      0.05%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3421421      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    683353019                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457209                       # Number of function calls committed.
system.cpu1.commit.int_insts                125275708                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890504                       # Number of loads committed
system.cpu1.commit.membars                    7603289                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603289      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77453176     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692082     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122886      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133871577                       # Class of committed instruction
system.cpu1.commit.refs                      48814980                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130069814                       # Number of Instructions Simulated
system.cpu1.committedOps                    133871577                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.283139                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.283139                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            604883572                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               414700                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17254451                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154423356                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21154308                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49908515                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380424                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1109435                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8825332                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35729536                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21049818                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    662008875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               144710                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155294386                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3554082                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051995                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22366234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18815967                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.225989                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         686152151                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.231868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.678994                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               591287184     86.17%     86.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54055755      7.88%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24717716      3.60%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10768462      1.57%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3385208      0.49%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1870103      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66226      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     705      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     792      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           686152151                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1024814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1507758                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31599237                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209800                       # Inst execution rate
system.cpu1.iew.exec_refs                    51942959                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12317044                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518263823                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40156574                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802238                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1109517                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12614427                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148656640                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39625915                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1451424                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144169790                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3455482                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5241025                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380424                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12844651                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        58278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1124057                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31803                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1925                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4941                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3266070                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       689951                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1925                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       524610                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        983148                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83180337                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143151790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848724                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70597169                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208319                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143196745                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179255117                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96253533                       # number of integer regfile writes
system.cpu1.ipc                              0.189281                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189281                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603395      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85639471     58.81%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43821619     30.09%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8556582      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145621214                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4232342                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029064                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 812823     19.21%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3061477     72.34%     91.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               358040      8.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142250147                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         981927275                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143151778                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163443307                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137250980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145621214                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405660                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14785062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           300380                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           230                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6059130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    686152151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212229                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.685131                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          598222599     87.19%     87.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56263266      8.20%     95.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17953750      2.62%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6009292      0.88%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5313761      0.77%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             832035      0.12%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1056102      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             340027      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             161319      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      686152151                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.211912                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23710680                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2283025                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40156574                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12614427                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       687176965                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  6315111125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              557778107                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89327041                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24949023                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24372404                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4489028                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46026                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189636980                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152121647                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102249997                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53566459                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18649724                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380424                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49029363                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12922956                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189636968                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25394                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49430461                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   828600844                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300147496                       # The number of ROB writes
system.cpu1.timesIdled                          16658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7260860                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                32398                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9036833                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              21610331                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     36704605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      73327767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       314980                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83460                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    125293399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     32210855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    250625865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32294315                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           31553430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5914653                       # Transaction distribution
system.membus.trans_dist::CleanEvict         30708381                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              356                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5150287                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5150285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31553430                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           398                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    110031482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              110031482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2727575552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2727575552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          36704733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                36704733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            36704733                       # Request fanout histogram
system.membus.respLayer1.occupancy       196875720014                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        108429625889                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1335155000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457832701.194443                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    812092000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1663129000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3497142153000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4005465000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356671855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356671855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356671855                       # number of overall hits
system.cpu0.icache.overall_hits::total      356671855                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66126260                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66126260                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66126260                       # number of overall misses
system.cpu0.icache.overall_misses::total     66126260                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 2471137300996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 2471137300996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 2471137300996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 2471137300996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422798115                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422798115                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422798115                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422798115                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156402                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156402                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156402                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156402                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37369.984345                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37369.984345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37369.984345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37369.984345                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1996                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.900000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62277130                       # number of writebacks
system.cpu0.icache.writebacks::total         62277130                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3849096                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3849096                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3849096                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3849096                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62277164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62277164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62277164                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62277164                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 2112583908498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 2112583908498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 2112583908498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 2112583908498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147298                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147298                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147298                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147298                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33922.288248                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33922.288248                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33922.288248                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33922.288248                       # average overall mshr miss latency
system.cpu0.icache.replacements              62277130                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356671855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356671855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66126260                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66126260                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 2471137300996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 2471137300996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422798115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422798115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156402                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156402                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37369.984345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37369.984345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3849096                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3849096                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62277164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62277164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 2112583908498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 2112583908498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147298                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147298                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33922.288248                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33922.288248                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999984                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418948788                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62277130                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.727169                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907873392                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907873392                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    845404611                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       845404611                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    845404611                       # number of overall hits
system.cpu0.dcache.overall_hits::total      845404611                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     98372499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      98372499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     98372499                       # number of overall misses
system.cpu0.dcache.overall_misses::total     98372499                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2824398857271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2824398857271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2824398857271                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2824398857271                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    943777110                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    943777110                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    943777110                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    943777110                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104233                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104233                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104233                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104233                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28711.264693                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28711.264693                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28711.264693                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28711.264693                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14653943                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1284898                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           242982                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15439                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.308759                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.224173                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     59305199                       # number of writebacks
system.cpu0.dcache.writebacks::total         59305199                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     40528409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     40528409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     40528409                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     40528409                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     57844090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     57844090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     57844090                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     57844090                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1446183144474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1446183144474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1446183144474                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1446183144474                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.061290                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061290                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.061290                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061290                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25001.398492                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25001.398492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25001.398492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25001.398492                       # average overall mshr miss latency
system.cpu0.dcache.replacements              59305199                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    595506053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      595506053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     83505332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     83505332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2116104143000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2116104143000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    679011385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    679011385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.122981                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.122981                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25340.946408                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25340.946408                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     31802213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     31802213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51703119                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51703119                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1214875453500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1214875453500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23497.140540                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23497.140540                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249898558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249898558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14867167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14867167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 708294714271                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 708294714271                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264765725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264765725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47641.538853                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47641.538853                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8726196                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8726196                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6140971                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6140971                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 231307690974                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 231307690974                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37666.305699                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37666.305699                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12704000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12704000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461900                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461900                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4616.279070                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4616.279070                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 89058.823529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89058.823529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       650500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       650500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4613.475177                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4613.475177                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3613.475177                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3613.475177                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129940103000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129940103000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801865                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801865                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88502.396115                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88502.396115                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128471893000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128471893000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87502.396115                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87502.396115                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997341                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          907058805                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         59312044                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.292995                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997341                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999917                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1954493688                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1954493688                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            43219288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            49691215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              711717                       # number of demand (read+write) hits
system.l2.demand_hits::total                 93637291                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           43219288                       # number of overall hits
system.l2.overall_hits::.cpu0.data           49691215                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15071                       # number of overall hits
system.l2.overall_hits::.cpu1.data             711717                       # number of overall hits
system.l2.overall_hits::total                93637291                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          19057875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9613278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2988476                       # number of demand (read+write) misses
system.l2.demand_misses::total               31667489                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         19057875                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9613278                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7860                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2988476                       # number of overall misses
system.l2.overall_misses::total              31667489                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 1560652330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 938438153991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    741802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 306457236997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2806289522988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 1560652330000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 938438153991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    741802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 306457236997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2806289522988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62277163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        59304493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3700193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            125304780                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62277163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       59304493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3700193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           125304780                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.306017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.162100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.342767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.807654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252724                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.306017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.162100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.342767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.807654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252724                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81890.154595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97618.955157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94376.844784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102546.326956                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88617.367894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81890.154595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97618.955157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94376.844784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102546.326956                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88617.367894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5590                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        89                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.808989                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4407001                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5914653                       # number of writebacks
system.l2.writebacks::total                   5914653                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         175310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          77328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              252708                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        175310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         77328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             252708                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     19057851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9437968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2911148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31414781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     19057851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9437968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2911148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5319824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         36734605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 1370073009500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 829741545497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    661435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 269371381499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2469847371996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 1370073009500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 829741545497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    661435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 269371381499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 456010537790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2925857909786                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.306017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.159144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.340761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.786756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.306017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.159144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.340761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.786756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71890.215193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87915.274294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84647.491682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92530.981420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78620.550371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71890.215193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87915.274294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84647.491682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92530.981420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85719.102322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79648.546916                       # average overall mshr miss latency
system.l2.replacements                       68863893                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     16468755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16468755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16468755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16468755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108551157                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108551157                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108551157                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108551157                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5319824                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5319824                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 456010537790                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 456010537790                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85719.102322                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85719.102322                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 65                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.936170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.878378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2079.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1407.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       881000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       415000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1296000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.936170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.878378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19761.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19938.461538                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       279500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       338000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19964.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19882.352941                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4486092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           294747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4780839                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3130924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2205780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5336704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 296161174997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 225720010000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  521881184997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7617016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10117543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.411043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.527470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94592.259345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102331.152699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97790.918327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125381                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        64867                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           190248                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3005543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2140913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5146456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 254676613998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 197095163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 451771777498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.394583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.856185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84735.641446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92061.267086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87783.083640                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      43219288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15071                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           43234359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     19057875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         19065735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 1560652330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    741802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1561394132000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62277163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62300094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.306017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.342767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.306031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81890.154595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94376.844784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81895.302332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     19057851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     19065665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 1370073009500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    661435500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1370734445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.306017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.340761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.306029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71890.215193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84647.491682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71895.443720                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     45205123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       416970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45622093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6482354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       782696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7265050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 642276978994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80737226997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 723014205991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51687477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1199666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      52887143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.125414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.652428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99080.824496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103152.727236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99519.508605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        49929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        62390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6432425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       770235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7202660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 575064931499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72276217999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 647341149498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.124448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.642041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89400.953995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93836.579744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89875.289060                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           65                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                70                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          502                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             532                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10678000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       758000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11436000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          567                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           602                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.885362                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.883721                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21270.916335                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25266.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21496.240602                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          127                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          137                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          375                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          395                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7432997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       390000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7822997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.661376                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.656146                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19821.325333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19805.055696                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999972                       # Cycle average of tags in use
system.l2.tags.total_refs                   255360039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  68864097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.708174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.215533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.948662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.948693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.328258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.555120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.550243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.258674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2071467249                       # Number of tag accesses
system.l2.tags.data_accesses               2071467249                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst    1219702400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     604193792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        500096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186400320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    338241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2349037760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst   1219702400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       500096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    1220202496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    378537792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       378537792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       19057850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9440528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2912505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5285018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            36703715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5914653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5914653                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        348372172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        172570214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           142838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         53239777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     96608652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             670933653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    348372172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       142838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        348515010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108118204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108118204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108118204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       348372172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       172570214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          142838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        53239777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     96608652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779051857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5460176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  19057850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8962989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2835716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5277874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014330084750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            74403182                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5137173                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    36703715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5914653                       # Number of write requests accepted
system.mem_ctrls.readBursts                  36703715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5914653                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 561472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                454477                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            620168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            633208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            633134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            759503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5676093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12817666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4635218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            784098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            735240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1002088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           715684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           702491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           660241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           651593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           663991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4451827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            286009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            290229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            342161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            397712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            406792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            408167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            375274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            404972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           358443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           315960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           308506                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 785928869134                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               180711215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1463595925384                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21745.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40495.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21313062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2927594                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              36703715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5914653                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26396997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4287582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1472840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1163998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1020767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  574320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  327535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  284104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  210965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  129577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  72879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 140419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 276800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 320340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 340808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 350429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 357030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 362128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 342340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     17361729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.357486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.987702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.106580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9803042     56.46%     56.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4947170     28.49%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       765430      4.41%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       409962      2.36%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       453824      2.61%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       714425      4.11%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42681      0.25%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28697      0.17%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       196498      1.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     17361729                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.716539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.703457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    619.306685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       335530    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.273179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.822787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296492     88.37%     88.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5108      1.52%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21457      6.39%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8176      2.44%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2960      0.88%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              938      0.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              266      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               96      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2313103552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35934208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349449984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2349037760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            378537792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       660.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    670.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3501147601500                       # Total gap between requests
system.mem_ctrls.avgGap                      82151.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst   1219702400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    573631296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       500096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    181485824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    337783936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349449984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 348372171.949934601784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 163840934.055697381496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 142837.736240803089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 51836095.989483639598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 96478061.725645288825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99810125.743746921420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     19057850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9440528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2912505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5285018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5914653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 585696929860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 439673870814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    333679355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 149133077167                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 288758368188                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 84814997848351                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30732.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46573.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42702.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51204.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54637.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14339809.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27888682920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14823163740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         68423726700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14321555460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     276377178480.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1519904414040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      64521179040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1986259900380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.316811                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 154259967750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 116910820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3229976830250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          96074162100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51064597815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        189631888320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14180458860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     276377178480.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1566892824030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24951991680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2219173101285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.841627                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50797155252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 116910820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3333439642748                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    34694535857.142860                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   174891380245.801636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     93.41%     93.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.10%     94.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.10%     95.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.10%     96.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.10%     97.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.10%     98.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1387188281500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   343944855000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 3157202763000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21024106                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21024106                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21024106                       # number of overall hits
system.cpu1.icache.overall_hits::total       21024106                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25712                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25712                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25712                       # number of overall misses
system.cpu1.icache.overall_misses::total        25712                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1046103000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1046103000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1046103000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1046103000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21049818                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21049818                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21049818                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21049818                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001221                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40685.399813                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40685.399813                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40685.399813                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40685.399813                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22899                       # number of writebacks
system.cpu1.icache.writebacks::total            22899                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2781                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2781                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2781                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2781                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22931                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22931                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    940373500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    940373500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    940373500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    940373500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001089                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001089                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001089                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001089                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41008.830840                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41008.830840                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41008.830840                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41008.830840                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22899                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21024106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21024106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25712                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25712                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1046103000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1046103000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21049818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21049818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40685.399813                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40685.399813                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2781                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2781                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    940373500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    940373500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001089                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001089                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41008.830840                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41008.830840                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.122814                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20561261                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22899                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           897.910869                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356519500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.122814                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972588                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972588                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42122567                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42122567                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37655522                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37655522                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37655522                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37655522                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8753244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8753244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8753244                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8753244                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 794873599175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 794873599175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 794873599175                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 794873599175                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46408766                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46408766                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46408766                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46408766                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188612                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188612                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188612                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188612                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90809.030249                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90809.030249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90809.030249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90809.030249                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4033541                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       855884                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            57203                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10680                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.512753                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.138951                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3700402                       # number of writebacks
system.cpu1.dcache.writebacks::total          3700402                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6395626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6395626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6395626                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6395626                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2357618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2357618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2357618                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2357618                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202800283159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202800283159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202800283159                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202800283159                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050801                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050801                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050801                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050801                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86019.144390                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86019.144390                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86019.144390                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86019.144390                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3700402                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33030262                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33030262                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5256063                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5256063                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 406039847000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 406039847000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38286325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38286325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77251.708551                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77251.708551                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4055833                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4055833                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1200230                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1200230                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  88061660000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  88061660000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031349                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031349                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73370.653958                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73370.653958                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4625260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4625260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3497181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3497181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 388833752175                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 388833752175                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8122441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.430558                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.430558                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111184.909267                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111184.909267                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2339793                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2339793                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 114738623159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 114738623159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99135.832719                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99135.832719                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7541500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7541500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.355042                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.355042                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44624.260355                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44624.260355                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3543500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3543500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75393.617021                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75393.617021                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       887500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       887500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269316                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269316                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7274.590164                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7274.590164                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       766500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       766500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.269316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.269316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6282.786885                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6282.786885                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451702                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451702                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349876                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349876                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120520552000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120520552000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89282.683743                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89282.683743                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349876                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349876                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119170676000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119170676000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88282.683743                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88282.683743                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.502557                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43814068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3707393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.818026                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356531000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.502557                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.890705                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890705                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104129966                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104129966                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3501147618000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         115188298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     22383408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108836870                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        62949240                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9022295                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10130688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10130688                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62300094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     52888205                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          602                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    186831455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    177922763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11108336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             375931315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7971474688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7591020032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2933120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473638208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            16039066048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        77900933                       # Total snoops (count)
system.tol2bus.snoopTraffic                 379447296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        203206417                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160954                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368961                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              170609433     83.96%     83.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1               32487525     15.99%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109081      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    378      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          203206417                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       250618571971                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88969717036                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93423590272                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5562430568                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34443904                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3743392630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479870                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730240                       # Number of bytes of host memory used
host_op_rate                                   482297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5728.92                       # Real time elapsed on the host
host_tick_rate                               42284586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749137817                       # Number of instructions simulated
sim_ops                                    2763041270                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.242245                       # Number of seconds simulated
sim_ticks                                242245012500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.430352                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26481562                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29946236                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           649659                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39627598                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3412822                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3419981                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7159                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55159092                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2982                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1885                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573367                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774974                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13042829                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297370                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12718452                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200747163                       # Number of instructions committed
system.cpu0.commit.committedOps             203894318                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    478418267                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.426184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.469382                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    414894910     86.72%     86.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25198028      5.27%     91.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13067414      2.73%     94.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6124536      1.28%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3044516      0.64%     96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1030103      0.22%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1594874      0.33%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       421057      0.09%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13042829      2.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    478418267                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999360                       # Number of function calls committed.
system.cpu0.commit.int_insts                191308003                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868995                       # Number of loads committed
system.cpu0.commit.membars                    4721169                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721300      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005531     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870728     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219279      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203894318                       # Class of committed instruction
system.cpu0.commit.refs                      50090225                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200747163                       # Number of Instructions Simulated
system.cpu0.committedOps                    203894318                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.407632                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.407632                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            378847962                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76409                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25977188                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218552850                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20807111                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 74829553                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574103                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151443                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5359277                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55159092                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34582894                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    443129179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141837                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220580508                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1300790                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114124                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36638414                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29894384                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.456381                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         480418006                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.465697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.867770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               337060167     70.16%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83953700     17.48%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47577841      9.90%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8568467      1.78%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  547045      0.11%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1116789      0.23%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17364      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575149      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1484      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           480418006                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      722                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1457                       # number of floating regfile writes
system.cpu0.idleCycles                        2907332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583585                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52718527                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.443553                       # Inst execution rate
system.cpu0.iew.exec_refs                    54432416                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4725754                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25632650                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49069571                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576653                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            91252                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4891069                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216434688                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49706662                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           352499                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214380593                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                437372                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             70120391                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574103                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             70926146                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       593726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279590                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16382                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3200576                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       669839                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           443                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       426122                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157463                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                169273556                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212279764                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.735432                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124489247                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.439207                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212384407                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277854551                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155115251                       # number of integer regfile writes
system.cpu0.ipc                              0.415346                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.415346                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721695      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155365995     72.35%     74.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27432      0.01%     74.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49436      0.02%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                315      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                53      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49841165     23.21%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725572      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1179      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214733091                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1828                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3624                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1787                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2969                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1200537                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005591                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1078782     89.86%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                119664      9.97%     99.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2048      0.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211210105                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         911114306                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212277977                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228972512                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210136526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214733091                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298162                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12540373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            33204                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           792                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5578236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    480418006                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.446971                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.025680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          363051982     75.57%     75.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           67803685     14.11%     89.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           28528677      5.94%     95.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6946142      1.45%     97.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7735278      1.61%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1834988      0.38%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3259266      0.68%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             701926      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             556062      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      480418006                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.444283                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2519707                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          792259                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49069571                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4891069                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1182                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       483325338                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1164688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               98594998                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148753011                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2555632                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                23047915                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              47578313                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               112224                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282721871                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217329542                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158871778                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77230577                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3293489                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574103                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56537519                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10118772                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              760                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282721111                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     224432894                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574601                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19045757                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574479                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   681983593                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435330686                       # The number of ROB writes
system.cpu0.timesIdled                          88746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  395                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.035942                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28009808                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31109585                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982989                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40887178                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3092999                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3093476                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             477                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56508294                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          474                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1514                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981138                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334734                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12366999                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20253987                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454449                       # Number of instructions committed
system.cpu1.commit.committedOps             196601832                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    434248445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.452740                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.499611                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    371669288     85.59%     85.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25154695      5.79%     91.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13155938      3.03%     94.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6458986      1.49%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2778506      0.64%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       695046      0.16%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1549852      0.36%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       419135      0.10%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12366999      2.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    434248445                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123275                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018257                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433927                       # Number of loads committed
system.cpu1.commit.membars                    4721434                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721434      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540647     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435441     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904134      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601832                       # Class of committed instruction
system.cpu1.commit.refs                      47339575                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454449                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601832                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.263495                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.263495                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            329483917                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2076                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27208339                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220248799                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21028024                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 80928027                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981467                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3005                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4960004                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56508294                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34913652                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    401036220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                99090                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224244870                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966636                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.129049                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35361901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31102807                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.512111                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         437381439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.519898                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.902303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               291972011     66.75%     66.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84826997     19.39%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48430229     11.07%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9003441      2.06%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196840      0.05%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377470      0.31%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     227      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573854      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     370      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           437381439                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         501716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025310                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52698422                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.483012                       # Inst execution rate
system.cpu1.iew.exec_refs                    51939868                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946030                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27478129                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48656003                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575946                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           143770                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4079499                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216581924                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47993838                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           699783                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211502836                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                462100                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             49863548                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981467                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50658793                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       263728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1554                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5222076                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       173851                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719610                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305700                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                167306275                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209743885                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.730935                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122290073                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.478995                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209983809                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274214681                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153278647                       # number of integer regfile writes
system.cpu1.ipc                              0.441795                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.441795                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721745      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155341583     73.20%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  83      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48193973     22.71%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945139      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212202619                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1193939                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005626                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1142411     95.68%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 51483      4.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208674813                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         863065193                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209743885                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        236562037                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210284367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212202619                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297557                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19980092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            84577                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           422                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9029792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    437381439                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.485166                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.061298                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          322051886     73.63%     73.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65308450     14.93%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29556849      6.76%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6879777      1.57%     96.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7273542      1.66%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1560138      0.36%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3557964      0.81%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             644166      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             548667      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      437381439                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.484610                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2388559                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          763703                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48656003                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4079499                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    311                       # number of misc regfile reads
system.cpu1.numCycles                       437883155                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    46505705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               82195227                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777559                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2707636                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23216493                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              31519704                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               198799                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284311265                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218297798                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159663253                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82888843                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3217221                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981467                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40432562                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16885694                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284311265                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     207666847                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574409                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15507595                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574396                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   638735926                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436996566                       # The number of ROB writes
system.cpu1.timesIdled                           4947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4586015                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                59554                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4909967                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18129525                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9631073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19156818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       268780                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105225                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7315374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5809654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14630075                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5914879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9531150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505632                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9020260                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1027                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            767                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9531150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28785950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28785950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    648624896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               648624896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9630926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9630926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9630926                       # Request fanout histogram
system.membus.respLayer1.occupancy        50321667588                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23201282014                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   242245012500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   242245012500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 78                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14932397.435897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16814807.441023                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       117000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37521000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   241662649000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    582363500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34440477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34440477                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34440477                       # number of overall hits
system.cpu0.icache.overall_hits::total       34440477                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       142417                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        142417                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       142417                       # number of overall misses
system.cpu0.icache.overall_misses::total       142417                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3316897500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3316897500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3316897500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3316897500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34582894                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34582894                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34582894                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34582894                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004118                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23290.039110                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23290.039110                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23290.039110                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23290.039110                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1547                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.260870                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107261                       # number of writebacks
system.cpu0.icache.writebacks::total           107261                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35157                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35157                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107260                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107260                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107260                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107260                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2845937500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2845937500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2845937500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2845937500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003102                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003102                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003102                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26533.073839                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26533.073839                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26533.073839                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26533.073839                       # average overall mshr miss latency
system.cpu0.icache.replacements                107261                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34440477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34440477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       142417                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       142417                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3316897500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3316897500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34582894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34582894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23290.039110                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23290.039110                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107260                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107260                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2845937500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2845937500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26533.073839                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26533.073839                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34547967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107293                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           321.996468                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69273049                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69273049                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38318137                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38318137                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38318137                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38318137                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10573544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10573544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10573544                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10573544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 698569607245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 698569607245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 698569607245                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 698569607245                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48891681                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48891681                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48891681                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48891681                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.216265                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.216265                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.216265                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.216265                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66067.688113                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66067.688113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66067.688113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66067.688113                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     43251171                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          435                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           738708                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.549753                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          145                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4106492                       # number of writebacks
system.cpu0.dcache.writebacks::total          4106492                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6486379                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6486379                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6486379                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6486379                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4087165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4087165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4087165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4087165                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 331212594082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 331212594082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 331212594082                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 331212594082                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083596                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81037.245641                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81037.245641                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81037.245641                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81037.245641                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4106492                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36697495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36697495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9548631                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9548631                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 619532559500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 619532559500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46246126                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46246126                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.206474                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.206474                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64881.820179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64881.820179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5567866                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5567866                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3980765                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3980765                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 323679959500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 323679959500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81310.994118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81310.994118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1620642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1620642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1024913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1024913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  79037047745                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  79037047745                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645555                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645555                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.387409                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.387409                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77115.860317                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77115.860317                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       918513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       918513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106400                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106400                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7532634582                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7532634582                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70795.437801                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70795.437801                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553567                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553567                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20433                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20433                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    516824500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    516824500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25293.618167                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25293.618167                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20325                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20325                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    491222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    491222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012913                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24168.388684                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24168.388684                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573351                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573351                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          439                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          439                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3514000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3514000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573790                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573790                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000279                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000279                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8004.555809                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8004.555809                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          439                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          439                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3076000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3076000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000279                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7006.833713                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7006.833713                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          914                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            914                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          971                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          971                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     27719000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     27719000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.515119                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.515119                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28546.858908                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28546.858908                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          971                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          971                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26748000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26748000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.515119                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.515119                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27546.858908                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27546.858908                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995879                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45556033                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4107921                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.089803                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995879                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999871                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108190601                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108190601                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               86974                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              856081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              476563                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1420113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              86974                       # number of overall hits
system.l2.overall_hits::.cpu0.data             856081                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                495                       # number of overall hits
system.l2.overall_hits::.cpu1.data             476563                       # number of overall hits
system.l2.overall_hits::total                 1420113                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             20287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3250312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2617638                       # number of demand (read+write) misses
system.l2.demand_misses::total                5892507                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            20287                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3250312                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4270                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2617638                       # number of overall misses
system.l2.overall_misses::total               5892507                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1640496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 313765595493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    353426000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 253001511962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     568761029455                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1640496000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 313765595493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    353426000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 253001511962                       # number of overall miss cycles
system.l2.overall_miss_latency::total    568761029455                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4106393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3094201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7312620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4106393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3094201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7312620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.189137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.896118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.845982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.189137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.896118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.845982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80864.395919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96533.992888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82769.555035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96652.597480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96522.758387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80864.395919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96533.992888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82769.555035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96652.597480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96522.758387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              15929                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       452                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.241150                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3237593                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505632                       # number of writebacks
system.l2.writebacks::total                    505632                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          91620                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              120998                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         91620                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             120998                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        20271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3158692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2588318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5771509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        20271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3158692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2588318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3873737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9645246                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1436922001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 276768439497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    309841001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 225339852462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 503855054961                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1436922001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 276768439497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    309841001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 225339852462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 296958556617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 800813611578                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.188988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.769213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.887303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.836506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.789253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.188988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.769213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.887303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.836506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.318986                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70885.600168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87621.217737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73283.112819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87060.342841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87300.401847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70885.600168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87621.217737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73283.112819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87060.342841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76659.452259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83026.768999                       # average overall mshr miss latency
system.l2.replacements                       15418931                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6488121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6488121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6488121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6488121                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3873737                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3873737                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 296958556617                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 296958556617                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76659.452259                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76659.452259                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                161                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       175000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       391500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       566500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.936047                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2464.788732                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3518.633540                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1426000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1806500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3232500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.936047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.507042                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20072.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20077.639752                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       122000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       122000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.870968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2178.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1506.172840                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1113500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       498500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1612000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.808824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.860215                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20245.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19940                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20150                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            35659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 73153                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          68934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          64298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133232                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6977760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6579300500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13557060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.647705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.643257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101223.779267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102325.118977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101755.287769                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17802                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17447                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            35249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        51132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        46851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          97983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5321415001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5003126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10324541501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.468712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104072.107506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106788.040810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105370.742894                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         86974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              87469                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        20287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1640496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    353426000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1993922000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         112026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.189137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.896118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.219208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80864.395919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82769.555035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81195.667223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        20271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1436922001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    309841001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1746763002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.188988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.887303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.218690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70885.600168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73283.112819                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71299.359239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       818587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1259491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3181378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2553340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5734718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 306787835493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 246422211462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 553210046955                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      3999965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2994244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6994209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.795351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.852749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.819924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96432.374742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96509.752505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96466.826609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        73818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11873                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85691                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3107560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2541467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5649027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 271447024496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 220336725962                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 491783750458                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.776897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.848784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.807672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87350.533697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86696.670058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87056.363947                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    18098714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15418995                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.173793                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.422681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.046989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.883973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.330656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.305626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.240979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.707900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 130309723                       # Number of tag accesses
system.l2.tags.data_accesses                130309723                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1297344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     202267776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        270592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     165665728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    246763008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          616264448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1297344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       270592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1567936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32360448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32360448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          20271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3160434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2588527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3855672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9629132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505632                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5355503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        834971890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1117018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        683876734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1018650520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2543971666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5355503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1117018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6472521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133585611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133585611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133585611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5355503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       834971890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1117018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       683876734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1018650520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2677557277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     20271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3154664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2585610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3851641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009669476750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16696014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473984                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9629132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505632                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9629132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12718                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3519                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            560819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            562690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            574771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            581397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            670425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            750179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            692983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            621242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            674464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           583197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           551886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           567879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           548254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           582680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           570085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 260150721467                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                48082070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            440458483967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27052.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45802.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7168276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  473671                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9629132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505632                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2197454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1697924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1313881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1194664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1022558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  673096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  476809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  353188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  250857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  168038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 106472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2476575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.484271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.054828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.590098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1332494     53.80%     53.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       361844     14.61%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       203018      8.20%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       133552      5.39%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66377      2.68%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        50970      2.06%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37650      1.52%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31127      1.26%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       259543     10.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2476575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     317.926770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.005840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7027.725306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30231     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30247                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.193645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22394     74.04%     74.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1082      3.58%     77.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4896     16.19%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1160      3.84%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              348      1.15%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              157      0.52%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               72      0.24%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.16%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               39      0.13%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30247                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              615450496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  813952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32134784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               616264448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32360448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2540.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2543.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  242244892000                       # Total gap between requests
system.mem_ctrls.avgGap                      23902.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1297344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    201898496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       270592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    165479040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    246505024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32134784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5355503.449219619855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 833447483.258298277855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1117017.837467345176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683106076.332531332970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1017585548.845923066139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132654058.254346936941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        20271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3160434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2588527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3855672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    597890267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 146064360030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    133994779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 118301617496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 175360621395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5932483921160                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29494.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46216.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31692.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45702.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45481.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11732809.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8632874040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4588488960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33555765180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307829240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19122679680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101605193250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7459816800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       176272647150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        727.662648                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18364492872                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8089120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215791399628                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9049857180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4810113165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35105430780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1313164080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19122679680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     102615311910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6609190560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       178625747355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        737.376367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16116442866                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8089120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 218039449634                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    111500186.602871                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   210506613.990582                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    645725500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   218941473500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  23303539000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34908517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34908517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34908517                       # number of overall hits
system.cpu1.icache.overall_hits::total       34908517                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5135                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5135                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5135                       # number of overall misses
system.cpu1.icache.overall_misses::total         5135                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    392104000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    392104000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    392104000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    392104000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34913652                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34913652                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34913652                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34913652                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76359.104187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76359.104187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76359.104187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76359.104187                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4765                       # number of writebacks
system.cpu1.icache.writebacks::total             4765                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          370                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          370                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4765                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4765                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4765                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4765                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    366434000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    366434000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    366434000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    366434000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76901.154250                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76901.154250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76901.154250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76901.154250                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4765                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34908517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34908517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5135                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5135                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    392104000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    392104000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34913652                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34913652                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76359.104187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76359.104187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4765                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4765                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    366434000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    366434000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76901.154250                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76901.154250                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35399058                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7379.415885                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69832069                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69832069                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38197654                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38197654                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38197654                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38197654                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9845095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9845095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9845095                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9845095                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 658965359996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 658965359996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 658965359996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 658965359996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48042749                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48042749                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48042749                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48042749                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204924                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204924                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204924                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204924                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66933.367326                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66933.367326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66933.367326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66933.367326                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23380974                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           320349                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             70                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.985943                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    49.657143                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3094071                       # number of writebacks
system.cpu1.dcache.writebacks::total          3094071                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6773249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6773249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6773249                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6773249                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3071846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3071846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3071846                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3071846                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 264843481500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 264843481500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 264843481500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 264843481500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063940                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86216.392847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86216.392847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86216.392847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86216.392847                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3094071                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36870882                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36870882                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8841609                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8841609                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 581709882500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 581709882500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45712491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45712491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65792.310257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65792.310257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5869755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5869755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2971854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2971854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 257740667500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 257740667500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065012                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065012                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86727.230712                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86727.230712                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1326772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1326772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1003486                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1003486                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  77255477496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  77255477496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.430633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.430633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76987.100464                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76987.100464                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       903494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       903494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99992                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99992                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7102814000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7102814000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71033.822706                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71033.822706                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23408                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23408                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    573722000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    573722000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014872                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014872                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24509.654819                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24509.654819                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23283                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23283                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    543121500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    543121500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014792                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014792                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23326.955289                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23326.955289                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573517                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573517                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          342                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          342                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2088500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2088500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573859                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573859                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000217                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000217                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6106.725146                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6106.725146                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          342                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          342                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1746500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1746500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000217                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5106.725146                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5106.725146                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22988000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22988000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1514                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1514                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.660502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.660502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data        22988                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total        22988                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21988000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21988000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.660502                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.660502                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data        21988                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total        21988                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.931738                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44420335                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3095709                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.349002                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.931738                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105479884                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105479884                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 242245012500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7108235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6752252                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14913299                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6675227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1036                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           780                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        112026                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6996209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       321783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12321937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9284871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21942886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13729408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525624640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       609920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396049344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936013312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22098686                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32550976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29411612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.213909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23225433     78.97%     78.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6080953     20.68%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105225      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29411612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14627666418                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6164453276                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         160903476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4646635564                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7171452                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
