{
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_not.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 2.3,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "input_blif": "bitwise_not.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffe.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 10
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "input_blif": "dffe.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 10
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffsr.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 24,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 27
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "input_blif": "dffsr.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 24,
        "latch": 2,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 27
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.1,
        "techmap_time(ms)": 2.5,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "logical_not.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 5,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "input_blif": "logical_not.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 5,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mult.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$mul' with matching ports was not found."
        ]
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "input_blif": "mult.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$mul' with matching ports was not found."
        ]
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pmux.blif",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 135.1,
        "techmap_time(ms)": 114.8,
        "Pi": 230,
        "Po": 10,
        "logic element": 1237,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 28,
        "Average Path": 6,
        "Estimated LUTs": 1237,
        "Total Node": 1237
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "input_blif": "pmux.blif",
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 118.9,
        "techmap_time(ms)": 110.1,
        "Pi": 230,
        "Po": 10,
        "logic element": 1237,
        "Longest Path": 28,
        "Average Path": 6,
        "Estimated LUTs": 1237,
        "Total Node": 1237
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reduce_bool.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.5,
        "Pi": 11,
        "Po": 2,
        "logic element": 9,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 9
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "input_blif": "reduce_bool.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Pi": 11,
        "Po": 2,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "register.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "input_blif": "register.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdff.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 10
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "input_blif": "sdff.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 10
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sub.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "input_blif": "sub.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
