<stg><name>fire2</name>


<trans_list>

<trans id="991" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:571  %matrix_s1x1_stream_o_0_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_0_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:574  %matrix_s1x1_stream_o_1_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_1_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:577  %matrix_s1x1_stream_o_2_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_2_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:580  %matrix_s1x1_stream_o_3_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_3_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:583  %matrix_s1x1_stream_o_4_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_4_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:586  %matrix_s1x1_stream_o_5_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_5_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:589  %matrix_s1x1_stream_o_6_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_6_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:592  %matrix_s1x1_stream_o_7_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_7_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:595  %matrix_s1x1_stream_o_8_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_8_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:598  %matrix_s1x1_stream_o_9_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_9_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:601  %matrix_s1x1_stream_o_10_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_10_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:604  %matrix_s1x1_stream_o_11_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_11_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:607  %matrix_s1x1_stream_o_12_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_12_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:610  %matrix_s1x1_stream_o_13_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_13_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:613  %matrix_s1x1_stream_o_14_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_14_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:616  %matrix_s1x1_stream_o_15_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_15_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:619  %matrix_e1x1_stream_i_0_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:622  %matrix_e1x1_stream_i_1_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_1_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:625  %matrix_e1x1_stream_i_2_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_2_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:628  %matrix_e1x1_stream_i_3_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_3_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:631  %matrix_e1x1_stream_i_4_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_4_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:634  %matrix_e1x1_stream_i_5_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_5_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:637  %matrix_e1x1_stream_i_6_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_6_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:640  %matrix_e1x1_stream_i_7_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_7_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:643  %matrix_e1x1_stream_i_8_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_8_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:646  %matrix_e1x1_stream_i_9_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_9_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:649  %matrix_e1x1_stream_i_10_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_10_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:652  %matrix_e1x1_stream_i_11_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_11_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:655  %matrix_e1x1_stream_i_12_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_12_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:658  %matrix_e1x1_stream_i_13_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_13_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:661  %matrix_e1x1_stream_i_14_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_14_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:664  %matrix_e1x1_stream_i_15_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_15_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:667  %matrix_e3x3_stream_i_0_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_0_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:670  %matrix_e3x3_stream_i_1_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:673  %matrix_e3x3_stream_i_2_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:676  %matrix_e3x3_stream_i_3_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:679  %matrix_e3x3_stream_i_4_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:682  %matrix_e3x3_stream_i_5_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_5_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:685  %matrix_e3x3_stream_i_6_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_6_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:688  %matrix_e3x3_stream_i_7_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_7_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:691  %matrix_e3x3_stream_i_8_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_8_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:694  %matrix_e3x3_stream_i_9_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_9_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:697  %matrix_e3x3_stream_i_10_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_10_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:700  %matrix_e3x3_stream_i_11_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_11_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:703  %matrix_e3x3_stream_i_12_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_12_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:706  %matrix_e3x3_stream_i_13_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_13_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:709  %matrix_e3x3_stream_i_14_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_14_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:712  %matrix_e3x3_stream_i_15_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_15_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:715  %matrix_e1x1_stream_o_0_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_0_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:716  %matrix_e1x1_stream_o_1_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_1_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:717  %matrix_e1x1_stream_o_2_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_2_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:718  %matrix_e1x1_stream_o_3_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_3_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:719  %matrix_e1x1_stream_o_4_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_4_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:720  %matrix_e1x1_stream_o_5_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_5_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:721  %matrix_e1x1_stream_o_6_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_6_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:722  %matrix_e1x1_stream_o_7_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_7_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:723  %matrix_e1x1_stream_o_8_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_8_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:724  %matrix_e1x1_stream_o_9_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_9_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:725  %matrix_e1x1_stream_o_10_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_10_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:726  %matrix_e1x1_stream_o_11_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_11_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:727  %matrix_e1x1_stream_o_12_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_12_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:728  %matrix_e1x1_stream_o_13_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_13_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:729  %matrix_e1x1_stream_o_14_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_14_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:730  %matrix_e1x1_stream_o_15_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_15_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:731  %matrix_e1x1_stream_o_16_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_16_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:732  %matrix_e1x1_stream_o_17_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_17_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:733  %matrix_e1x1_stream_o_18_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_18_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:734  %matrix_e1x1_stream_o_19_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_19_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:735  %matrix_e1x1_stream_o_20_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_20_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:736  %matrix_e1x1_stream_o_21_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_21_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:737  %matrix_e1x1_stream_o_22_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_22_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:738  %matrix_e1x1_stream_o_23_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_23_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:739  %matrix_e1x1_stream_o_24_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_24_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:740  %matrix_e1x1_stream_o_25_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_25_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:741  %matrix_e1x1_stream_o_26_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_26_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:742  %matrix_e1x1_stream_o_27_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_27_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:743  %matrix_e1x1_stream_o_28_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_28_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:744  %matrix_e1x1_stream_o_29_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_29_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:745  %matrix_e1x1_stream_o_30_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_30_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:746  %matrix_e1x1_stream_o_31_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_31_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:747  %matrix_e1x1_stream_o_32_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_32_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:748  %matrix_e1x1_stream_o_33_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_33_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:749  %matrix_e1x1_stream_o_34_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_34_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:750  %matrix_e1x1_stream_o_35_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_35_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:751  %matrix_e1x1_stream_o_36_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_36_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:752  %matrix_e1x1_stream_o_37_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_37_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:753  %matrix_e1x1_stream_o_38_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_38_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:754  %matrix_e1x1_stream_o_39_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_39_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:755  %matrix_e1x1_stream_o_40_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_40_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:756  %matrix_e1x1_stream_o_41_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_41_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:757  %matrix_e1x1_stream_o_42_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_42_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:758  %matrix_e1x1_stream_o_43_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_43_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:759  %matrix_e1x1_stream_o_44_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_44_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:760  %matrix_e1x1_stream_o_45_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_45_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:761  %matrix_e1x1_stream_o_46_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_46_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:762  %matrix_e1x1_stream_o_47_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_47_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:763  %matrix_e1x1_stream_o_48_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_48_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:764  %matrix_e1x1_stream_o_49_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_49_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:765  %matrix_e1x1_stream_o_50_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_50_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:766  %matrix_e1x1_stream_o_51_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_51_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:767  %matrix_e1x1_stream_o_52_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_52_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:768  %matrix_e1x1_stream_o_53_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_53_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:769  %matrix_e1x1_stream_o_54_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_54_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:770  %matrix_e1x1_stream_o_55_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_55_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:771  %matrix_e1x1_stream_o_56_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_56_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:772  %matrix_e1x1_stream_o_57_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_57_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:773  %matrix_e1x1_stream_o_58_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_58_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:774  %matrix_e1x1_stream_o_59_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_59_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:775  %matrix_e1x1_stream_o_60_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_60_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:776  %matrix_e1x1_stream_o_61_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_61_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:777  %matrix_e1x1_stream_o_62_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_62_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:778  %matrix_e1x1_stream_o_63_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_63_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:779  %matrix_e3x3_stream_o_0_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_0_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:782  %matrix_e3x3_stream_o_1_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_1_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:785  %matrix_e3x3_stream_o_2_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_2_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:788  %matrix_e3x3_stream_o_3_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_3_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:791  %matrix_e3x3_stream_o_4_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_4_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:794  %matrix_e3x3_stream_o_5_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_5_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:797  %matrix_e3x3_stream_o_6_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_6_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:800  %matrix_e3x3_stream_o_7_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_7_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:803  %matrix_e3x3_stream_o_8_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_8_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:806  %matrix_e3x3_stream_o_9_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_9_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:809  %matrix_e3x3_stream_o_10_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_10_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:812  %matrix_e3x3_stream_o_11_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_11_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:815  %matrix_e3x3_stream_o_12_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_12_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:818  %matrix_e3x3_stream_o_13_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_13_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:821  %matrix_e3x3_stream_o_14_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_14_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:824  %matrix_e3x3_stream_o_15_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_15_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:827  %matrix_e3x3_stream_o_16_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_16_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:830  %matrix_e3x3_stream_o_17_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_17_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:833  %matrix_e3x3_stream_o_18_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_18_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:836  %matrix_e3x3_stream_o_19_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_19_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:839  %matrix_e3x3_stream_o_20_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_20_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:842  %matrix_e3x3_stream_o_21_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_21_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:845  %matrix_e3x3_stream_o_22_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_22_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:848  %matrix_e3x3_stream_o_23_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_23_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:851  %matrix_e3x3_stream_o_24_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_24_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:854  %matrix_e3x3_stream_o_25_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_25_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:857  %matrix_e3x3_stream_o_26_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_26_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:860  %matrix_e3x3_stream_o_27_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_27_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:863  %matrix_e3x3_stream_o_28_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_28_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:866  %matrix_e3x3_stream_o_29_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_29_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:869  %matrix_e3x3_stream_o_30_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_30_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:872  %matrix_e3x3_stream_o_31_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_31_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:875  %matrix_e3x3_stream_o_32_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_32_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:878  %matrix_e3x3_stream_o_33_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_33_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:881  %matrix_e3x3_stream_o_34_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_34_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:884  %matrix_e3x3_stream_o_35_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_35_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:887  %matrix_e3x3_stream_o_36_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_36_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:890  %matrix_e3x3_stream_o_37_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_37_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:893  %matrix_e3x3_stream_o_38_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_38_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:896  %matrix_e3x3_stream_o_39_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_39_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:899  %matrix_e3x3_stream_o_40_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_40_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:902  %matrix_e3x3_stream_o_41_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_41_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:905  %matrix_e3x3_stream_o_42_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_42_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:908  %matrix_e3x3_stream_o_43_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_43_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:911  %matrix_e3x3_stream_o_44_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_44_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:914  %matrix_e3x3_stream_o_45_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_45_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:917  %matrix_e3x3_stream_o_46_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_46_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:920  %matrix_e3x3_stream_o_47_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_47_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:923  %matrix_e3x3_stream_o_48_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_48_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:926  %matrix_e3x3_stream_o_49_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_49_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:929  %matrix_e3x3_stream_o_50_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_50_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:932  %matrix_e3x3_stream_o_51_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_51_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:935  %matrix_e3x3_stream_o_52_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_52_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:938  %matrix_e3x3_stream_o_53_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_53_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:941  %matrix_e3x3_stream_o_54_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_54_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:944  %matrix_e3x3_stream_o_55_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_55_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:947  %matrix_e3x3_stream_o_56_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_56_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:950  %matrix_e3x3_stream_o_57_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_57_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:953  %matrix_e3x3_stream_o_58_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_58_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:956  %matrix_e3x3_stream_o_59_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_59_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:959  %matrix_e3x3_stream_o_60_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_60_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:962  %matrix_e3x3_stream_o_61_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_61_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:965  %matrix_e3x3_stream_o_62_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_62_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:968  %matrix_e3x3_stream_o_63_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_63_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32">
<![CDATA[
arrayctor.loop1.preheader:971  call fastcc void @fire2_squeeze(i32* %matrix_i_0_V, i32* %matrix_i_1_V, i32* %matrix_i_2_V, i32* %matrix_i_3_V, i32* %matrix_i_4_V, i32* %matrix_i_5_V, i32* %matrix_i_6_V, i32* %matrix_i_7_V, i32* %matrix_i_8_V, i32* %matrix_i_9_V, i32* %matrix_i_10_V, i32* %matrix_i_11_V, i32* %matrix_i_12_V, i32* %matrix_i_13_V, i32* %matrix_i_14_V, i32* %matrix_i_15_V, i32* %matrix_i_16_V, i32* %matrix_i_17_V, i32* %matrix_i_18_V, i32* %matrix_i_19_V, i32* %matrix_i_20_V, i32* %matrix_i_21_V, i32* %matrix_i_22_V, i32* %matrix_i_23_V, i32* %matrix_i_24_V, i32* %matrix_i_25_V, i32* %matrix_i_26_V, i32* %matrix_i_27_V, i32* %matrix_i_28_V, i32* %matrix_i_29_V, i32* %matrix_i_30_V, i32* %matrix_i_31_V, i32* %matrix_i_32_V, i32* %matrix_i_33_V, i32* %matrix_i_34_V, i32* %matrix_i_35_V, i32* %matrix_i_36_V, i32* %matrix_i_37_V, i32* %matrix_i_38_V, i32* %matrix_i_39_V, i32* %matrix_i_40_V, i32* %matrix_i_41_V, i32* %matrix_i_42_V, i32* %matrix_i_43_V, i32* %matrix_i_44_V, i32* %matrix_i_45_V, i32* %matrix_i_46_V, i32* %matrix_i_47_V, i32* %matrix_i_48_V, i32* %matrix_i_49_V, i32* %matrix_i_50_V, i32* %matrix_i_51_V, i32* %matrix_i_52_V, i32* %matrix_i_53_V, i32* %matrix_i_54_V, i32* %matrix_i_55_V, i32* %matrix_i_56_V, i32* %matrix_i_57_V, i32* %matrix_i_58_V, i32* %matrix_i_59_V, i32* %matrix_i_60_V, i32* %matrix_i_61_V, i32* %matrix_i_62_V, i32* %matrix_i_63_V, i32* %matrix_i_64_V, i32* %matrix_i_65_V, i32* %matrix_i_66_V, i32* %matrix_i_67_V, i32* %matrix_i_68_V, i32* %matrix_i_69_V, i32* %matrix_i_70_V, i32* %matrix_i_71_V, i32* %matrix_i_72_V, i32* %matrix_i_73_V, i32* %matrix_i_74_V, i32* %matrix_i_75_V, i32* %matrix_i_76_V, i32* %matrix_i_77_V, i32* %matrix_i_78_V, i32* %matrix_i_79_V, i32* %matrix_i_80_V, i32* %matrix_i_81_V, i32* %matrix_i_82_V, i32* %matrix_i_83_V, i32* %matrix_i_84_V, i32* %matrix_i_85_V, i32* %matrix_i_86_V, i32* %matrix_i_87_V, i32* %matrix_i_88_V, i32* %matrix_i_89_V, i32* %matrix_i_90_V, i32* %matrix_i_91_V, i32* %matrix_i_92_V, i32* %matrix_i_93_V, i32* %matrix_i_94_V, i32* %matrix_i_95_V, [16 x i32]* %kernel_s1x1_0, [16 x i32]* %kernel_s1x1_1, [16 x i32]* %kernel_s1x1_2, [16 x i32]* %kernel_s1x1_3, [16 x i32]* %kernel_s1x1_4, [16 x i32]* %kernel_s1x1_5, [16 x i32]* %kernel_s1x1_6, [16 x i32]* %kernel_s1x1_7, [16 x i32]* %kernel_s1x1_8, [16 x i32]* %kernel_s1x1_9, [16 x i32]* %kernel_s1x1_10, [16 x i32]* %kernel_s1x1_11, [16 x i32]* %kernel_s1x1_12, [16 x i32]* %kernel_s1x1_13, [16 x i32]* %kernel_s1x1_14, [16 x i32]* %kernel_s1x1_15, [16 x i32]* %kernel_s1x1_16, [16 x i32]* %kernel_s1x1_17, [16 x i32]* %kernel_s1x1_18, [16 x i32]* %kernel_s1x1_19, [16 x i32]* %kernel_s1x1_20, [16 x i32]* %kernel_s1x1_21, [16 x i32]* %kernel_s1x1_22, [16 x i32]* %kernel_s1x1_23, [16 x i32]* %kernel_s1x1_24, [16 x i32]* %kernel_s1x1_25, [16 x i32]* %kernel_s1x1_26, [16 x i32]* %kernel_s1x1_27, [16 x i32]* %kernel_s1x1_28, [16 x i32]* %kernel_s1x1_29, [16 x i32]* %kernel_s1x1_30, [16 x i32]* %kernel_s1x1_31, [16 x i32]* %kernel_s1x1_32, [16 x i32]* %kernel_s1x1_33, [16 x i32]* %kernel_s1x1_34, [16 x i32]* %kernel_s1x1_35, [16 x i32]* %kernel_s1x1_36, [16 x i32]* %kernel_s1x1_37, [16 x i32]* %kernel_s1x1_38, [16 x i32]* %kernel_s1x1_39, [16 x i32]* %kernel_s1x1_40, [16 x i32]* %kernel_s1x1_41, [16 x i32]* %kernel_s1x1_42, [16 x i32]* %kernel_s1x1_43, [16 x i32]* %kernel_s1x1_44, [16 x i32]* %kernel_s1x1_45, [16 x i32]* %kernel_s1x1_46, [16 x i32]* %kernel_s1x1_47, [16 x i32]* %kernel_s1x1_48, [16 x i32]* %kernel_s1x1_49, [16 x i32]* %kernel_s1x1_50, [16 x i32]* %kernel_s1x1_51, [16 x i32]* %kernel_s1x1_52, [16 x i32]* %kernel_s1x1_53, [16 x i32]* %kernel_s1x1_54, [16 x i32]* %kernel_s1x1_55, [16 x i32]* %kernel_s1x1_56, [16 x i32]* %kernel_s1x1_57, [16 x i32]* %kernel_s1x1_58, [16 x i32]* %kernel_s1x1_59, [16 x i32]* %kernel_s1x1_60, [16 x i32]* %kernel_s1x1_61, [16 x i32]* %kernel_s1x1_62, [16 x i32]* %kernel_s1x1_63, [16 x i32]* %kernel_s1x1_64, [16 x i32]* %kernel_s1x1_65, [16 x i32]* %kernel_s1x1_66, [16 x i32]* %kernel_s1x1_67, [16 x i32]* %kernel_s1x1_68, [16 x i32]* %kernel_s1x1_69, [16 x i32]* %kernel_s1x1_70, [16 x i32]* %kernel_s1x1_71, [16 x i32]* %kernel_s1x1_72, [16 x i32]* %kernel_s1x1_73, [16 x i32]* %kernel_s1x1_74, [16 x i32]* %kernel_s1x1_75, [16 x i32]* %kernel_s1x1_76, [16 x i32]* %kernel_s1x1_77, [16 x i32]* %kernel_s1x1_78, [16 x i32]* %kernel_s1x1_79, [16 x i32]* %kernel_s1x1_80, [16 x i32]* %kernel_s1x1_81, [16 x i32]* %kernel_s1x1_82, [16 x i32]* %kernel_s1x1_83, [16 x i32]* %kernel_s1x1_84, [16 x i32]* %kernel_s1x1_85, [16 x i32]* %kernel_s1x1_86, [16 x i32]* %kernel_s1x1_87, [16 x i32]* %kernel_s1x1_88, [16 x i32]* %kernel_s1x1_89, [16 x i32]* %kernel_s1x1_90, [16 x i32]* %kernel_s1x1_91, [16 x i32]* %kernel_s1x1_92, [16 x i32]* %kernel_s1x1_93, [16 x i32]* %kernel_s1x1_94, [16 x i32]* %kernel_s1x1_95, i32* %matrix_s1x1_stream_o_0_V, i32* %matrix_s1x1_stream_o_1_V, i32* %matrix_s1x1_stream_o_2_V, i32* %matrix_s1x1_stream_o_3_V, i32* %matrix_s1x1_stream_o_4_V, i32* %matrix_s1x1_stream_o_5_V, i32* %matrix_s1x1_stream_o_6_V, i32* %matrix_s1x1_stream_o_7_V, i32* %matrix_s1x1_stream_o_8_V, i32* %matrix_s1x1_stream_o_9_V, i32* %matrix_s1x1_stream_o_10_V, i32* %matrix_s1x1_stream_o_11_V, i32* %matrix_s1x1_stream_o_12_V, i32* %matrix_s1x1_stream_o_13_V, i32* %matrix_s1x1_stream_o_14_V, i32* %matrix_s1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="186" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32">
<![CDATA[
arrayctor.loop1.preheader:971  call fastcc void @fire2_squeeze(i32* %matrix_i_0_V, i32* %matrix_i_1_V, i32* %matrix_i_2_V, i32* %matrix_i_3_V, i32* %matrix_i_4_V, i32* %matrix_i_5_V, i32* %matrix_i_6_V, i32* %matrix_i_7_V, i32* %matrix_i_8_V, i32* %matrix_i_9_V, i32* %matrix_i_10_V, i32* %matrix_i_11_V, i32* %matrix_i_12_V, i32* %matrix_i_13_V, i32* %matrix_i_14_V, i32* %matrix_i_15_V, i32* %matrix_i_16_V, i32* %matrix_i_17_V, i32* %matrix_i_18_V, i32* %matrix_i_19_V, i32* %matrix_i_20_V, i32* %matrix_i_21_V, i32* %matrix_i_22_V, i32* %matrix_i_23_V, i32* %matrix_i_24_V, i32* %matrix_i_25_V, i32* %matrix_i_26_V, i32* %matrix_i_27_V, i32* %matrix_i_28_V, i32* %matrix_i_29_V, i32* %matrix_i_30_V, i32* %matrix_i_31_V, i32* %matrix_i_32_V, i32* %matrix_i_33_V, i32* %matrix_i_34_V, i32* %matrix_i_35_V, i32* %matrix_i_36_V, i32* %matrix_i_37_V, i32* %matrix_i_38_V, i32* %matrix_i_39_V, i32* %matrix_i_40_V, i32* %matrix_i_41_V, i32* %matrix_i_42_V, i32* %matrix_i_43_V, i32* %matrix_i_44_V, i32* %matrix_i_45_V, i32* %matrix_i_46_V, i32* %matrix_i_47_V, i32* %matrix_i_48_V, i32* %matrix_i_49_V, i32* %matrix_i_50_V, i32* %matrix_i_51_V, i32* %matrix_i_52_V, i32* %matrix_i_53_V, i32* %matrix_i_54_V, i32* %matrix_i_55_V, i32* %matrix_i_56_V, i32* %matrix_i_57_V, i32* %matrix_i_58_V, i32* %matrix_i_59_V, i32* %matrix_i_60_V, i32* %matrix_i_61_V, i32* %matrix_i_62_V, i32* %matrix_i_63_V, i32* %matrix_i_64_V, i32* %matrix_i_65_V, i32* %matrix_i_66_V, i32* %matrix_i_67_V, i32* %matrix_i_68_V, i32* %matrix_i_69_V, i32* %matrix_i_70_V, i32* %matrix_i_71_V, i32* %matrix_i_72_V, i32* %matrix_i_73_V, i32* %matrix_i_74_V, i32* %matrix_i_75_V, i32* %matrix_i_76_V, i32* %matrix_i_77_V, i32* %matrix_i_78_V, i32* %matrix_i_79_V, i32* %matrix_i_80_V, i32* %matrix_i_81_V, i32* %matrix_i_82_V, i32* %matrix_i_83_V, i32* %matrix_i_84_V, i32* %matrix_i_85_V, i32* %matrix_i_86_V, i32* %matrix_i_87_V, i32* %matrix_i_88_V, i32* %matrix_i_89_V, i32* %matrix_i_90_V, i32* %matrix_i_91_V, i32* %matrix_i_92_V, i32* %matrix_i_93_V, i32* %matrix_i_94_V, i32* %matrix_i_95_V, [16 x i32]* %kernel_s1x1_0, [16 x i32]* %kernel_s1x1_1, [16 x i32]* %kernel_s1x1_2, [16 x i32]* %kernel_s1x1_3, [16 x i32]* %kernel_s1x1_4, [16 x i32]* %kernel_s1x1_5, [16 x i32]* %kernel_s1x1_6, [16 x i32]* %kernel_s1x1_7, [16 x i32]* %kernel_s1x1_8, [16 x i32]* %kernel_s1x1_9, [16 x i32]* %kernel_s1x1_10, [16 x i32]* %kernel_s1x1_11, [16 x i32]* %kernel_s1x1_12, [16 x i32]* %kernel_s1x1_13, [16 x i32]* %kernel_s1x1_14, [16 x i32]* %kernel_s1x1_15, [16 x i32]* %kernel_s1x1_16, [16 x i32]* %kernel_s1x1_17, [16 x i32]* %kernel_s1x1_18, [16 x i32]* %kernel_s1x1_19, [16 x i32]* %kernel_s1x1_20, [16 x i32]* %kernel_s1x1_21, [16 x i32]* %kernel_s1x1_22, [16 x i32]* %kernel_s1x1_23, [16 x i32]* %kernel_s1x1_24, [16 x i32]* %kernel_s1x1_25, [16 x i32]* %kernel_s1x1_26, [16 x i32]* %kernel_s1x1_27, [16 x i32]* %kernel_s1x1_28, [16 x i32]* %kernel_s1x1_29, [16 x i32]* %kernel_s1x1_30, [16 x i32]* %kernel_s1x1_31, [16 x i32]* %kernel_s1x1_32, [16 x i32]* %kernel_s1x1_33, [16 x i32]* %kernel_s1x1_34, [16 x i32]* %kernel_s1x1_35, [16 x i32]* %kernel_s1x1_36, [16 x i32]* %kernel_s1x1_37, [16 x i32]* %kernel_s1x1_38, [16 x i32]* %kernel_s1x1_39, [16 x i32]* %kernel_s1x1_40, [16 x i32]* %kernel_s1x1_41, [16 x i32]* %kernel_s1x1_42, [16 x i32]* %kernel_s1x1_43, [16 x i32]* %kernel_s1x1_44, [16 x i32]* %kernel_s1x1_45, [16 x i32]* %kernel_s1x1_46, [16 x i32]* %kernel_s1x1_47, [16 x i32]* %kernel_s1x1_48, [16 x i32]* %kernel_s1x1_49, [16 x i32]* %kernel_s1x1_50, [16 x i32]* %kernel_s1x1_51, [16 x i32]* %kernel_s1x1_52, [16 x i32]* %kernel_s1x1_53, [16 x i32]* %kernel_s1x1_54, [16 x i32]* %kernel_s1x1_55, [16 x i32]* %kernel_s1x1_56, [16 x i32]* %kernel_s1x1_57, [16 x i32]* %kernel_s1x1_58, [16 x i32]* %kernel_s1x1_59, [16 x i32]* %kernel_s1x1_60, [16 x i32]* %kernel_s1x1_61, [16 x i32]* %kernel_s1x1_62, [16 x i32]* %kernel_s1x1_63, [16 x i32]* %kernel_s1x1_64, [16 x i32]* %kernel_s1x1_65, [16 x i32]* %kernel_s1x1_66, [16 x i32]* %kernel_s1x1_67, [16 x i32]* %kernel_s1x1_68, [16 x i32]* %kernel_s1x1_69, [16 x i32]* %kernel_s1x1_70, [16 x i32]* %kernel_s1x1_71, [16 x i32]* %kernel_s1x1_72, [16 x i32]* %kernel_s1x1_73, [16 x i32]* %kernel_s1x1_74, [16 x i32]* %kernel_s1x1_75, [16 x i32]* %kernel_s1x1_76, [16 x i32]* %kernel_s1x1_77, [16 x i32]* %kernel_s1x1_78, [16 x i32]* %kernel_s1x1_79, [16 x i32]* %kernel_s1x1_80, [16 x i32]* %kernel_s1x1_81, [16 x i32]* %kernel_s1x1_82, [16 x i32]* %kernel_s1x1_83, [16 x i32]* %kernel_s1x1_84, [16 x i32]* %kernel_s1x1_85, [16 x i32]* %kernel_s1x1_86, [16 x i32]* %kernel_s1x1_87, [16 x i32]* %kernel_s1x1_88, [16 x i32]* %kernel_s1x1_89, [16 x i32]* %kernel_s1x1_90, [16 x i32]* %kernel_s1x1_91, [16 x i32]* %kernel_s1x1_92, [16 x i32]* %kernel_s1x1_93, [16 x i32]* %kernel_s1x1_94, [16 x i32]* %kernel_s1x1_95, i32* %matrix_s1x1_stream_o_0_V, i32* %matrix_s1x1_stream_o_1_V, i32* %matrix_s1x1_stream_o_2_V, i32* %matrix_s1x1_stream_o_3_V, i32* %matrix_s1x1_stream_o_4_V, i32* %matrix_s1x1_stream_o_5_V, i32* %matrix_s1x1_stream_o_6_V, i32* %matrix_s1x1_stream_o_7_V, i32* %matrix_s1x1_stream_o_8_V, i32* %matrix_s1x1_stream_o_9_V, i32* %matrix_s1x1_stream_o_10_V, i32* %matrix_s1x1_stream_o_11_V, i32* %matrix_s1x1_stream_o_12_V, i32* %matrix_s1x1_stream_o_13_V, i32* %matrix_s1x1_stream_o_14_V, i32* %matrix_s1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="187" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32">
<![CDATA[
arrayctor.loop1.preheader:972  call fastcc void @fire2_copy(i32* %matrix_s1x1_stream_o_0_V, i32* %matrix_s1x1_stream_o_1_V, i32* %matrix_s1x1_stream_o_2_V, i32* %matrix_s1x1_stream_o_3_V, i32* %matrix_s1x1_stream_o_4_V, i32* %matrix_s1x1_stream_o_5_V, i32* %matrix_s1x1_stream_o_6_V, i32* %matrix_s1x1_stream_o_7_V, i32* %matrix_s1x1_stream_o_8_V, i32* %matrix_s1x1_stream_o_9_V, i32* %matrix_s1x1_stream_o_10_V, i32* %matrix_s1x1_stream_o_11_V, i32* %matrix_s1x1_stream_o_12_V, i32* %matrix_s1x1_stream_o_13_V, i32* %matrix_s1x1_stream_o_14_V, i32* %matrix_s1x1_stream_o_15_V, i32* %matrix_e1x1_stream_i_0_V, i32* %matrix_e1x1_stream_i_1_V, i32* %matrix_e1x1_stream_i_2_V, i32* %matrix_e1x1_stream_i_3_V, i32* %matrix_e1x1_stream_i_4_V, i32* %matrix_e1x1_stream_i_5_V, i32* %matrix_e1x1_stream_i_6_V, i32* %matrix_e1x1_stream_i_7_V, i32* %matrix_e1x1_stream_i_8_V, i32* %matrix_e1x1_stream_i_9_V, i32* %matrix_e1x1_stream_i_10_V, i32* %matrix_e1x1_stream_i_11_V, i32* %matrix_e1x1_stream_i_12_V, i32* %matrix_e1x1_stream_i_13_V, i32* %matrix_e1x1_stream_i_14_V, i32* %matrix_e1x1_stream_i_15_V, i32* %matrix_e3x3_stream_i_0_V, i32* %matrix_e3x3_stream_i_1_V, i32* %matrix_e3x3_stream_i_2_V, i32* %matrix_e3x3_stream_i_3_V, i32* %matrix_e3x3_stream_i_4_V, i32* %matrix_e3x3_stream_i_5_V, i32* %matrix_e3x3_stream_i_6_V, i32* %matrix_e3x3_stream_i_7_V, i32* %matrix_e3x3_stream_i_8_V, i32* %matrix_e3x3_stream_i_9_V, i32* %matrix_e3x3_stream_i_10_V, i32* %matrix_e3x3_stream_i_11_V, i32* %matrix_e3x3_stream_i_12_V, i32* %matrix_e3x3_stream_i_13_V, i32* %matrix_e3x3_stream_i_14_V, i32* %matrix_e3x3_stream_i_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="188" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32">
<![CDATA[
arrayctor.loop1.preheader:972  call fastcc void @fire2_copy(i32* %matrix_s1x1_stream_o_0_V, i32* %matrix_s1x1_stream_o_1_V, i32* %matrix_s1x1_stream_o_2_V, i32* %matrix_s1x1_stream_o_3_V, i32* %matrix_s1x1_stream_o_4_V, i32* %matrix_s1x1_stream_o_5_V, i32* %matrix_s1x1_stream_o_6_V, i32* %matrix_s1x1_stream_o_7_V, i32* %matrix_s1x1_stream_o_8_V, i32* %matrix_s1x1_stream_o_9_V, i32* %matrix_s1x1_stream_o_10_V, i32* %matrix_s1x1_stream_o_11_V, i32* %matrix_s1x1_stream_o_12_V, i32* %matrix_s1x1_stream_o_13_V, i32* %matrix_s1x1_stream_o_14_V, i32* %matrix_s1x1_stream_o_15_V, i32* %matrix_e1x1_stream_i_0_V, i32* %matrix_e1x1_stream_i_1_V, i32* %matrix_e1x1_stream_i_2_V, i32* %matrix_e1x1_stream_i_3_V, i32* %matrix_e1x1_stream_i_4_V, i32* %matrix_e1x1_stream_i_5_V, i32* %matrix_e1x1_stream_i_6_V, i32* %matrix_e1x1_stream_i_7_V, i32* %matrix_e1x1_stream_i_8_V, i32* %matrix_e1x1_stream_i_9_V, i32* %matrix_e1x1_stream_i_10_V, i32* %matrix_e1x1_stream_i_11_V, i32* %matrix_e1x1_stream_i_12_V, i32* %matrix_e1x1_stream_i_13_V, i32* %matrix_e1x1_stream_i_14_V, i32* %matrix_e1x1_stream_i_15_V, i32* %matrix_e3x3_stream_i_0_V, i32* %matrix_e3x3_stream_i_1_V, i32* %matrix_e3x3_stream_i_2_V, i32* %matrix_e3x3_stream_i_3_V, i32* %matrix_e3x3_stream_i_4_V, i32* %matrix_e3x3_stream_i_5_V, i32* %matrix_e3x3_stream_i_6_V, i32* %matrix_e3x3_stream_i_7_V, i32* %matrix_e3x3_stream_i_8_V, i32* %matrix_e3x3_stream_i_9_V, i32* %matrix_e3x3_stream_i_10_V, i32* %matrix_e3x3_stream_i_11_V, i32* %matrix_e3x3_stream_i_12_V, i32* %matrix_e3x3_stream_i_13_V, i32* %matrix_e3x3_stream_i_14_V, i32* %matrix_e3x3_stream_i_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
arrayctor.loop1.preheader:973  call fastcc void @fire2_expand1x1(i32* %matrix_e1x1_stream_i_0_V, i32* %matrix_e1x1_stream_i_1_V, i32* %matrix_e1x1_stream_i_2_V, i32* %matrix_e1x1_stream_i_3_V, i32* %matrix_e1x1_stream_i_4_V, i32* %matrix_e1x1_stream_i_5_V, i32* %matrix_e1x1_stream_i_6_V, i32* %matrix_e1x1_stream_i_7_V, i32* %matrix_e1x1_stream_i_8_V, i32* %matrix_e1x1_stream_i_9_V, i32* %matrix_e1x1_stream_i_10_V, i32* %matrix_e1x1_stream_i_11_V, i32* %matrix_e1x1_stream_i_12_V, i32* %matrix_e1x1_stream_i_13_V, i32* %matrix_e1x1_stream_i_14_V, i32* %matrix_e1x1_stream_i_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32">
<![CDATA[
arrayctor.loop1.preheader:974  call fastcc void @fire2_expand3x3(i32* %matrix_e3x3_stream_i_0_V, i32* %matrix_e3x3_stream_i_1_V, i32* %matrix_e3x3_stream_i_2_V, i32* %matrix_e3x3_stream_i_3_V, i32* %matrix_e3x3_stream_i_4_V, i32* %matrix_e3x3_stream_i_5_V, i32* %matrix_e3x3_stream_i_6_V, i32* %matrix_e3x3_stream_i_7_V, i32* %matrix_e3x3_stream_i_8_V, i32* %matrix_e3x3_stream_i_9_V, i32* %matrix_e3x3_stream_i_10_V, i32* %matrix_e3x3_stream_i_11_V, i32* %matrix_e3x3_stream_i_12_V, i32* %matrix_e3x3_stream_i_13_V, i32* %matrix_e3x3_stream_i_14_V, i32* %matrix_e3x3_stream_i_15_V, [1024 x i32]* %kernel_e3x3_0_0, [1024 x i32]* %kernel_e3x3_0_1, [1024 x i32]* %kernel_e3x3_0_2, [1024 x i32]* %kernel_e3x3_1_0, [1024 x i32]* %kernel_e3x3_1_1, [1024 x i32]* %kernel_e3x3_1_2, [1024 x i32]* %kernel_e3x3_2_0, [1024 x i32]* %kernel_e3x3_2_1, [1024 x i32]* %kernel_e3x3_2_2, i32* %matrix_e3x3_stream_o_0_V, i32* %matrix_e3x3_stream_o_1_V, i32* %matrix_e3x3_stream_o_2_V, i32* %matrix_e3x3_stream_o_3_V, i32* %matrix_e3x3_stream_o_4_V, i32* %matrix_e3x3_stream_o_5_V, i32* %matrix_e3x3_stream_o_6_V, i32* %matrix_e3x3_stream_o_7_V, i32* %matrix_e3x3_stream_o_8_V, i32* %matrix_e3x3_stream_o_9_V, i32* %matrix_e3x3_stream_o_10_V, i32* %matrix_e3x3_stream_o_11_V, i32* %matrix_e3x3_stream_o_12_V, i32* %matrix_e3x3_stream_o_13_V, i32* %matrix_e3x3_stream_o_14_V, i32* %matrix_e3x3_stream_o_15_V, i32* %matrix_e3x3_stream_o_16_V, i32* %matrix_e3x3_stream_o_17_V, i32* %matrix_e3x3_stream_o_18_V, i32* %matrix_e3x3_stream_o_19_V, i32* %matrix_e3x3_stream_o_20_V, i32* %matrix_e3x3_stream_o_21_V, i32* %matrix_e3x3_stream_o_22_V, i32* %matrix_e3x3_stream_o_23_V, i32* %matrix_e3x3_stream_o_24_V, i32* %matrix_e3x3_stream_o_25_V, i32* %matrix_e3x3_stream_o_26_V, i32* %matrix_e3x3_stream_o_27_V, i32* %matrix_e3x3_stream_o_28_V, i32* %matrix_e3x3_stream_o_29_V, i32* %matrix_e3x3_stream_o_30_V, i32* %matrix_e3x3_stream_o_31_V, i32* %matrix_e3x3_stream_o_32_V, i32* %matrix_e3x3_stream_o_33_V, i32* %matrix_e3x3_stream_o_34_V, i32* %matrix_e3x3_stream_o_35_V, i32* %matrix_e3x3_stream_o_36_V, i32* %matrix_e3x3_stream_o_37_V, i32* %matrix_e3x3_stream_o_38_V, i32* %matrix_e3x3_stream_o_39_V, i32* %matrix_e3x3_stream_o_40_V, i32* %matrix_e3x3_stream_o_41_V, i32* %matrix_e3x3_stream_o_42_V, i32* %matrix_e3x3_stream_o_43_V, i32* %matrix_e3x3_stream_o_44_V, i32* %matrix_e3x3_stream_o_45_V, i32* %matrix_e3x3_stream_o_46_V, i32* %matrix_e3x3_stream_o_47_V, i32* %matrix_e3x3_stream_o_48_V, i32* %matrix_e3x3_stream_o_49_V, i32* %matrix_e3x3_stream_o_50_V, i32* %matrix_e3x3_stream_o_51_V, i32* %matrix_e3x3_stream_o_52_V, i32* %matrix_e3x3_stream_o_53_V, i32* %matrix_e3x3_stream_o_54_V, i32* %matrix_e3x3_stream_o_55_V, i32* %matrix_e3x3_stream_o_56_V, i32* %matrix_e3x3_stream_o_57_V, i32* %matrix_e3x3_stream_o_58_V, i32* %matrix_e3x3_stream_o_59_V, i32* %matrix_e3x3_stream_o_60_V, i32* %matrix_e3x3_stream_o_61_V, i32* %matrix_e3x3_stream_o_62_V, i32* %matrix_e3x3_stream_o_63_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
arrayctor.loop1.preheader:973  call fastcc void @fire2_expand1x1(i32* %matrix_e1x1_stream_i_0_V, i32* %matrix_e1x1_stream_i_1_V, i32* %matrix_e1x1_stream_i_2_V, i32* %matrix_e1x1_stream_i_3_V, i32* %matrix_e1x1_stream_i_4_V, i32* %matrix_e1x1_stream_i_5_V, i32* %matrix_e1x1_stream_i_6_V, i32* %matrix_e1x1_stream_i_7_V, i32* %matrix_e1x1_stream_i_8_V, i32* %matrix_e1x1_stream_i_9_V, i32* %matrix_e1x1_stream_i_10_V, i32* %matrix_e1x1_stream_i_11_V, i32* %matrix_e1x1_stream_i_12_V, i32* %matrix_e1x1_stream_i_13_V, i32* %matrix_e1x1_stream_i_14_V, i32* %matrix_e1x1_stream_i_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32">
<![CDATA[
arrayctor.loop1.preheader:974  call fastcc void @fire2_expand3x3(i32* %matrix_e3x3_stream_i_0_V, i32* %matrix_e3x3_stream_i_1_V, i32* %matrix_e3x3_stream_i_2_V, i32* %matrix_e3x3_stream_i_3_V, i32* %matrix_e3x3_stream_i_4_V, i32* %matrix_e3x3_stream_i_5_V, i32* %matrix_e3x3_stream_i_6_V, i32* %matrix_e3x3_stream_i_7_V, i32* %matrix_e3x3_stream_i_8_V, i32* %matrix_e3x3_stream_i_9_V, i32* %matrix_e3x3_stream_i_10_V, i32* %matrix_e3x3_stream_i_11_V, i32* %matrix_e3x3_stream_i_12_V, i32* %matrix_e3x3_stream_i_13_V, i32* %matrix_e3x3_stream_i_14_V, i32* %matrix_e3x3_stream_i_15_V, [1024 x i32]* %kernel_e3x3_0_0, [1024 x i32]* %kernel_e3x3_0_1, [1024 x i32]* %kernel_e3x3_0_2, [1024 x i32]* %kernel_e3x3_1_0, [1024 x i32]* %kernel_e3x3_1_1, [1024 x i32]* %kernel_e3x3_1_2, [1024 x i32]* %kernel_e3x3_2_0, [1024 x i32]* %kernel_e3x3_2_1, [1024 x i32]* %kernel_e3x3_2_2, i32* %matrix_e3x3_stream_o_0_V, i32* %matrix_e3x3_stream_o_1_V, i32* %matrix_e3x3_stream_o_2_V, i32* %matrix_e3x3_stream_o_3_V, i32* %matrix_e3x3_stream_o_4_V, i32* %matrix_e3x3_stream_o_5_V, i32* %matrix_e3x3_stream_o_6_V, i32* %matrix_e3x3_stream_o_7_V, i32* %matrix_e3x3_stream_o_8_V, i32* %matrix_e3x3_stream_o_9_V, i32* %matrix_e3x3_stream_o_10_V, i32* %matrix_e3x3_stream_o_11_V, i32* %matrix_e3x3_stream_o_12_V, i32* %matrix_e3x3_stream_o_13_V, i32* %matrix_e3x3_stream_o_14_V, i32* %matrix_e3x3_stream_o_15_V, i32* %matrix_e3x3_stream_o_16_V, i32* %matrix_e3x3_stream_o_17_V, i32* %matrix_e3x3_stream_o_18_V, i32* %matrix_e3x3_stream_o_19_V, i32* %matrix_e3x3_stream_o_20_V, i32* %matrix_e3x3_stream_o_21_V, i32* %matrix_e3x3_stream_o_22_V, i32* %matrix_e3x3_stream_o_23_V, i32* %matrix_e3x3_stream_o_24_V, i32* %matrix_e3x3_stream_o_25_V, i32* %matrix_e3x3_stream_o_26_V, i32* %matrix_e3x3_stream_o_27_V, i32* %matrix_e3x3_stream_o_28_V, i32* %matrix_e3x3_stream_o_29_V, i32* %matrix_e3x3_stream_o_30_V, i32* %matrix_e3x3_stream_o_31_V, i32* %matrix_e3x3_stream_o_32_V, i32* %matrix_e3x3_stream_o_33_V, i32* %matrix_e3x3_stream_o_34_V, i32* %matrix_e3x3_stream_o_35_V, i32* %matrix_e3x3_stream_o_36_V, i32* %matrix_e3x3_stream_o_37_V, i32* %matrix_e3x3_stream_o_38_V, i32* %matrix_e3x3_stream_o_39_V, i32* %matrix_e3x3_stream_o_40_V, i32* %matrix_e3x3_stream_o_41_V, i32* %matrix_e3x3_stream_o_42_V, i32* %matrix_e3x3_stream_o_43_V, i32* %matrix_e3x3_stream_o_44_V, i32* %matrix_e3x3_stream_o_45_V, i32* %matrix_e3x3_stream_o_46_V, i32* %matrix_e3x3_stream_o_47_V, i32* %matrix_e3x3_stream_o_48_V, i32* %matrix_e3x3_stream_o_49_V, i32* %matrix_e3x3_stream_o_50_V, i32* %matrix_e3x3_stream_o_51_V, i32* %matrix_e3x3_stream_o_52_V, i32* %matrix_e3x3_stream_o_53_V, i32* %matrix_e3x3_stream_o_54_V, i32* %matrix_e3x3_stream_o_55_V, i32* %matrix_e3x3_stream_o_56_V, i32* %matrix_e3x3_stream_o_57_V, i32* %matrix_e3x3_stream_o_58_V, i32* %matrix_e3x3_stream_o_59_V, i32* %matrix_e3x3_stream_o_60_V, i32* %matrix_e3x3_stream_o_61_V, i32* %matrix_e3x3_stream_o_62_V, i32* %matrix_e3x3_stream_o_63_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32">
<![CDATA[
arrayctor.loop1.preheader:975  call fastcc void @fire2_combine(i32* %matrix_e1x1_stream_o_0_V, i32* %matrix_e1x1_stream_o_1_V, i32* %matrix_e1x1_stream_o_2_V, i32* %matrix_e1x1_stream_o_3_V, i32* %matrix_e1x1_stream_o_4_V, i32* %matrix_e1x1_stream_o_5_V, i32* %matrix_e1x1_stream_o_6_V, i32* %matrix_e1x1_stream_o_7_V, i32* %matrix_e1x1_stream_o_8_V, i32* %matrix_e1x1_stream_o_9_V, i32* %matrix_e1x1_stream_o_10_V, i32* %matrix_e1x1_stream_o_11_V, i32* %matrix_e1x1_stream_o_12_V, i32* %matrix_e1x1_stream_o_13_V, i32* %matrix_e1x1_stream_o_14_V, i32* %matrix_e1x1_stream_o_15_V, i32* %matrix_e1x1_stream_o_16_V, i32* %matrix_e1x1_stream_o_17_V, i32* %matrix_e1x1_stream_o_18_V, i32* %matrix_e1x1_stream_o_19_V, i32* %matrix_e1x1_stream_o_20_V, i32* %matrix_e1x1_stream_o_21_V, i32* %matrix_e1x1_stream_o_22_V, i32* %matrix_e1x1_stream_o_23_V, i32* %matrix_e1x1_stream_o_24_V, i32* %matrix_e1x1_stream_o_25_V, i32* %matrix_e1x1_stream_o_26_V, i32* %matrix_e1x1_stream_o_27_V, i32* %matrix_e1x1_stream_o_28_V, i32* %matrix_e1x1_stream_o_29_V, i32* %matrix_e1x1_stream_o_30_V, i32* %matrix_e1x1_stream_o_31_V, i32* %matrix_e1x1_stream_o_32_V, i32* %matrix_e1x1_stream_o_33_V, i32* %matrix_e1x1_stream_o_34_V, i32* %matrix_e1x1_stream_o_35_V, i32* %matrix_e1x1_stream_o_36_V, i32* %matrix_e1x1_stream_o_37_V, i32* %matrix_e1x1_stream_o_38_V, i32* %matrix_e1x1_stream_o_39_V, i32* %matrix_e1x1_stream_o_40_V, i32* %matrix_e1x1_stream_o_41_V, i32* %matrix_e1x1_stream_o_42_V, i32* %matrix_e1x1_stream_o_43_V, i32* %matrix_e1x1_stream_o_44_V, i32* %matrix_e1x1_stream_o_45_V, i32* %matrix_e1x1_stream_o_46_V, i32* %matrix_e1x1_stream_o_47_V, i32* %matrix_e1x1_stream_o_48_V, i32* %matrix_e1x1_stream_o_49_V, i32* %matrix_e1x1_stream_o_50_V, i32* %matrix_e1x1_stream_o_51_V, i32* %matrix_e1x1_stream_o_52_V, i32* %matrix_e1x1_stream_o_53_V, i32* %matrix_e1x1_stream_o_54_V, i32* %matrix_e1x1_stream_o_55_V, i32* %matrix_e1x1_stream_o_56_V, i32* %matrix_e1x1_stream_o_57_V, i32* %matrix_e1x1_stream_o_58_V, i32* %matrix_e1x1_stream_o_59_V, i32* %matrix_e1x1_stream_o_60_V, i32* %matrix_e1x1_stream_o_61_V, i32* %matrix_e1x1_stream_o_62_V, i32* %matrix_e1x1_stream_o_63_V, i32* %matrix_e3x3_stream_o_0_V, i32* %matrix_e3x3_stream_o_1_V, i32* %matrix_e3x3_stream_o_2_V, i32* %matrix_e3x3_stream_o_3_V, i32* %matrix_e3x3_stream_o_4_V, i32* %matrix_e3x3_stream_o_5_V, i32* %matrix_e3x3_stream_o_6_V, i32* %matrix_e3x3_stream_o_7_V, i32* %matrix_e3x3_stream_o_8_V, i32* %matrix_e3x3_stream_o_9_V, i32* %matrix_e3x3_stream_o_10_V, i32* %matrix_e3x3_stream_o_11_V, i32* %matrix_e3x3_stream_o_12_V, i32* %matrix_e3x3_stream_o_13_V, i32* %matrix_e3x3_stream_o_14_V, i32* %matrix_e3x3_stream_o_15_V, i32* %matrix_e3x3_stream_o_16_V, i32* %matrix_e3x3_stream_o_17_V, i32* %matrix_e3x3_stream_o_18_V, i32* %matrix_e3x3_stream_o_19_V, i32* %matrix_e3x3_stream_o_20_V, i32* %matrix_e3x3_stream_o_21_V, i32* %matrix_e3x3_stream_o_22_V, i32* %matrix_e3x3_stream_o_23_V, i32* %matrix_e3x3_stream_o_24_V, i32* %matrix_e3x3_stream_o_25_V, i32* %matrix_e3x3_stream_o_26_V, i32* %matrix_e3x3_stream_o_27_V, i32* %matrix_e3x3_stream_o_28_V, i32* %matrix_e3x3_stream_o_29_V, i32* %matrix_e3x3_stream_o_30_V, i32* %matrix_e3x3_stream_o_31_V, i32* %matrix_e3x3_stream_o_32_V, i32* %matrix_e3x3_stream_o_33_V, i32* %matrix_e3x3_stream_o_34_V, i32* %matrix_e3x3_stream_o_35_V, i32* %matrix_e3x3_stream_o_36_V, i32* %matrix_e3x3_stream_o_37_V, i32* %matrix_e3x3_stream_o_38_V, i32* %matrix_e3x3_stream_o_39_V, i32* %matrix_e3x3_stream_o_40_V, i32* %matrix_e3x3_stream_o_41_V, i32* %matrix_e3x3_stream_o_42_V, i32* %matrix_e3x3_stream_o_43_V, i32* %matrix_e3x3_stream_o_44_V, i32* %matrix_e3x3_stream_o_45_V, i32* %matrix_e3x3_stream_o_46_V, i32* %matrix_e3x3_stream_o_47_V, i32* %matrix_e3x3_stream_o_48_V, i32* %matrix_e3x3_stream_o_49_V, i32* %matrix_e3x3_stream_o_50_V, i32* %matrix_e3x3_stream_o_51_V, i32* %matrix_e3x3_stream_o_52_V, i32* %matrix_e3x3_stream_o_53_V, i32* %matrix_e3x3_stream_o_54_V, i32* %matrix_e3x3_stream_o_55_V, i32* %matrix_e3x3_stream_o_56_V, i32* %matrix_e3x3_stream_o_57_V, i32* %matrix_e3x3_stream_o_58_V, i32* %matrix_e3x3_stream_o_59_V, i32* %matrix_e3x3_stream_o_60_V, i32* %matrix_e3x3_stream_o_61_V, i32* %matrix_e3x3_stream_o_62_V, i32* %matrix_e3x3_stream_o_63_V, i32* %matrix_o_0_V, i32* %matrix_o_1_V, i32* %matrix_o_2_V, i32* %matrix_o_3_V, i32* %matrix_o_4_V, i32* %matrix_o_5_V, i32* %matrix_o_6_V, i32* %matrix_o_7_V, i32* %matrix_o_8_V, i32* %matrix_o_9_V, i32* %matrix_o_10_V, i32* %matrix_o_11_V, i32* %matrix_o_12_V, i32* %matrix_o_13_V, i32* %matrix_o_14_V, i32* %matrix_o_15_V, i32* %matrix_o_16_V, i32* %matrix_o_17_V, i32* %matrix_o_18_V, i32* %matrix_o_19_V, i32* %matrix_o_20_V, i32* %matrix_o_21_V, i32* %matrix_o_22_V, i32* %matrix_o_23_V, i32* %matrix_o_24_V, i32* %matrix_o_25_V, i32* %matrix_o_26_V, i32* %matrix_o_27_V, i32* %matrix_o_28_V, i32* %matrix_o_29_V, i32* %matrix_o_30_V, i32* %matrix_o_31_V, i32* %matrix_o_32_V, i32* %matrix_o_33_V, i32* %matrix_o_34_V, i32* %matrix_o_35_V, i32* %matrix_o_36_V, i32* %matrix_o_37_V, i32* %matrix_o_38_V, i32* %matrix_o_39_V, i32* %matrix_o_40_V, i32* %matrix_o_41_V, i32* %matrix_o_42_V, i32* %matrix_o_43_V, i32* %matrix_o_44_V, i32* %matrix_o_45_V, i32* %matrix_o_46_V, i32* %matrix_o_47_V, i32* %matrix_o_48_V, i32* %matrix_o_49_V, i32* %matrix_o_50_V, i32* %matrix_o_51_V, i32* %matrix_o_52_V, i32* %matrix_o_53_V, i32* %matrix_o_54_V, i32* %matrix_o_55_V, i32* %matrix_o_56_V, i32* %matrix_o_57_V, i32* %matrix_o_58_V, i32* %matrix_o_59_V, i32* %matrix_o_60_V, i32* %matrix_o_61_V, i32* %matrix_o_62_V, i32* %matrix_o_63_V, i32* %matrix_o_64_V, i32* %matrix_o_65_V, i32* %matrix_o_66_V, i32* %matrix_o_67_V, i32* %matrix_o_68_V, i32* %matrix_o_69_V, i32* %matrix_o_70_V, i32* %matrix_o_71_V, i32* %matrix_o_72_V, i32* %matrix_o_73_V, i32* %matrix_o_74_V, i32* %matrix_o_75_V, i32* %matrix_o_76_V, i32* %matrix_o_77_V, i32* %matrix_o_78_V, i32* %matrix_o_79_V, i32* %matrix_o_80_V, i32* %matrix_o_81_V, i32* %matrix_o_82_V, i32* %matrix_o_83_V, i32* %matrix_o_84_V, i32* %matrix_o_85_V, i32* %matrix_o_86_V, i32* %matrix_o_87_V, i32* %matrix_o_88_V, i32* %matrix_o_89_V, i32* %matrix_o_90_V, i32* %matrix_o_91_V, i32* %matrix_o_92_V, i32* %matrix_o_93_V, i32* %matrix_o_94_V, i32* %matrix_o_95_V, i32* %matrix_o_96_V, i32* %matrix_o_97_V, i32* %matrix_o_98_V, i32* %matrix_o_99_V, i32* %matrix_o_100_V, i32* %matrix_o_101_V, i32* %matrix_o_102_V, i32* %matrix_o_103_V, i32* %matrix_o_104_V, i32* %matrix_o_105_V, i32* %matrix_o_106_V, i32* %matrix_o_107_V, i32* %matrix_o_108_V, i32* %matrix_o_109_V, i32* %matrix_o_110_V, i32* %matrix_o_111_V, i32* %matrix_o_112_V, i32* %matrix_o_113_V, i32* %matrix_o_114_V, i32* %matrix_o_115_V, i32* %matrix_o_116_V, i32* %matrix_o_117_V, i32* %matrix_o_118_V, i32* %matrix_o_119_V, i32* %matrix_o_120_V, i32* %matrix_o_121_V, i32* %matrix_o_122_V, i32* %matrix_o_123_V, i32* %matrix_o_124_V, i32* %matrix_o_125_V, i32* %matrix_o_126_V, i32* %matrix_o_127_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_127_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:2  %empty_156 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_126_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:3  %empty_157 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_125_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:4  %empty_158 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_124_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:5  %empty_159 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_123_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:6  %empty_160 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_122_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:7  %empty_161 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_121_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:8  %empty_162 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_120_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:9  %empty_163 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_119_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:10  %empty_164 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_118_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:11  %empty_165 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_117_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:12  %empty_166 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_116_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:13  %empty_167 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_115_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:14  %empty_168 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_114_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:15  %empty_169 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_113_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:16  %empty_170 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_112_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:17  %empty_171 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_111_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:18  %empty_172 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_110_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:19  %empty_173 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_109_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:20  %empty_174 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_108_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:21  %empty_175 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_107_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:22  %empty_176 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_106_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:23  %empty_177 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_105_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:24  %empty_178 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_104_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:25  %empty_179 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_103_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:26  %empty_180 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_102_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:27  %empty_181 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_101_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:28  %empty_182 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_100_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:29  %empty_183 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_99_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:30  %empty_184 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_98_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:31  %empty_185 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_97_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:32  %empty_186 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_96_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:33  %empty_187 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_95_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:34  %empty_188 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_94_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:35  %empty_189 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_93_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:36  %empty_190 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_92_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:37  %empty_191 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_91_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:38  %empty_192 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_90_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:39  %empty_193 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_89_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:40  %empty_194 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_88_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:41  %empty_195 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_87_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:42  %empty_196 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_86_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:43  %empty_197 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_85_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:44  %empty_198 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_84_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:45  %empty_199 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_83_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:46  %empty_200 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_82_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:47  %empty_201 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_81_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:48  %empty_202 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_80_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:49  %empty_203 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_79_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:50  %empty_204 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_78_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:51  %empty_205 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_77_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:52  %empty_206 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_76_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:53  %empty_207 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_75_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:54  %empty_208 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_74_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:55  %empty_209 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_73_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:56  %empty_210 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_72_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:57  %empty_211 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_71_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:58  %empty_212 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_70_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:59  %empty_213 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_69_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:60  %empty_214 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_68_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:61  %empty_215 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_67_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:62  %empty_216 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_66_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:63  %empty_217 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_65_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:64  %empty_218 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_64_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:65  %empty_219 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:66  %empty_220 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:67  %empty_221 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:68  %empty_222 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:69  %empty_223 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:70  %empty_224 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:71  %empty_225 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:72  %empty_226 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:73  %empty_227 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:74  %empty_228 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:75  %empty_229 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:76  %empty_230 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:77  %empty_231 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:78  %empty_232 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:79  %empty_233 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:80  %empty_234 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:81  %empty_235 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:82  %empty_236 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:83  %empty_237 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:84  %empty_238 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:85  %empty_239 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:86  %empty_240 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:87  %empty_241 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:88  %empty_242 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:89  %empty_243 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:90  %empty_244 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:91  %empty_245 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:92  %empty_246 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:93  %empty_247 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:94  %empty_248 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:95  %empty_249 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:96  %empty_250 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:97  %empty_251 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:98  %empty_252 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:99  %empty_253 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:100  %empty_254 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:101  %empty_255 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:102  %empty_256 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:103  %empty_257 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:104  %empty_258 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:105  %empty_259 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:106  %empty_260 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:107  %empty_261 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:108  %empty_262 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:109  %empty_263 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:110  %empty_264 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:111  %empty_265 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:112  %empty_266 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:113  %empty_267 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:114  %empty_268 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:115  %empty_269 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:116  %empty_270 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:117  %empty_271 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:118  %empty_272 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:119  %empty_273 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:120  %empty_274 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:121  %empty_275 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:122  %empty_276 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:123  %empty_277 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:124  %empty_278 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:125  %empty_279 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:126  %empty_280 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:127  %empty_281 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:128  %empty_282 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:129  %empty_283 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_95_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:130  %empty_284 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_94_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:131  %empty_285 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_93_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:132  %empty_286 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_92_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:133  %empty_287 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_91_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:134  %empty_288 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_90_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:135  %empty_289 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_89_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:136  %empty_290 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_88_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:137  %empty_291 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_87_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:138  %empty_292 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_86_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:139  %empty_293 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_85_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:140  %empty_294 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_84_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:141  %empty_295 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_83_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:142  %empty_296 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_82_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:143  %empty_297 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_81_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:144  %empty_298 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_80_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:145  %empty_299 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_79_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:146  %empty_300 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_78_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:147  %empty_301 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_77_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:148  %empty_302 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_76_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:149  %empty_303 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_75_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:150  %empty_304 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_74_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:151  %empty_305 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_73_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:152  %empty_306 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_72_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:153  %empty_307 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_71_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:154  %empty_308 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_70_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:155  %empty_309 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_69_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:156  %empty_310 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_68_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:157  %empty_311 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_67_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:158  %empty_312 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_66_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:159  %empty_313 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_65_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:160  %empty_314 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_64_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:161  %empty_315 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:162  %empty_316 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:163  %empty_317 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:164  %empty_318 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:165  %empty_319 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:166  %empty_320 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:167  %empty_321 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:168  %empty_322 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:169  %empty_323 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:170  %empty_324 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:171  %empty_325 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:172  %empty_326 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:173  %empty_327 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:174  %empty_328 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:175  %empty_329 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:176  %empty_330 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:177  %empty_331 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:178  %empty_332 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:179  %empty_333 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:180  %empty_334 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:181  %empty_335 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:182  %empty_336 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:183  %empty_337 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:184  %empty_338 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:185  %empty_339 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:186  %empty_340 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:187  %empty_341 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:188  %empty_342 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:189  %empty_343 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:190  %empty_344 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:191  %empty_345 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:192  %empty_346 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:193  %empty_347 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:194  %empty_348 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:195  %empty_349 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:196  %empty_350 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:197  %empty_351 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:198  %empty_352 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:199  %empty_353 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:200  %empty_354 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:201  %empty_355 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:202  %empty_356 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:203  %empty_357 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:204  %empty_358 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:205  %empty_359 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:206  %empty_360 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:207  %empty_361 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:208  %empty_362 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:209  %empty_363 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:210  %empty_364 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:211  %empty_365 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:212  %empty_366 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:213  %empty_367 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:214  %empty_368 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:215  %empty_369 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:216  %empty_370 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:217  %empty_371 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:218  %empty_372 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:219  %empty_373 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:220  %empty_374 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:221  %empty_375 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:222  %empty_376 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:223  %empty_377 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:224  %empty_378 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:225  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_2_2), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:226  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_2_1), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:227  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_2_0), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:228  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_1_2), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:229  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_1_1), !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:230  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_1_0), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:231  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_0_2), !map !42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:232  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_0_1), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:233  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %kernel_e3x3_0_0), !map !52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:234  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_127_V), !map !57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:235  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_126_V), !map !63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:236  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_125_V), !map !69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:237  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_124_V), !map !75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:238  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_123_V), !map !81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:239  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_122_V), !map !87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:240  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_121_V), !map !93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:241  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_120_V), !map !99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:242  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_119_V), !map !105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:243  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_118_V), !map !111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:244  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_117_V), !map !117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:245  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_116_V), !map !123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:246  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_115_V), !map !129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:247  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_114_V), !map !135

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:248  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_113_V), !map !141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:249  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_112_V), !map !147

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:250  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_111_V), !map !153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:251  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_110_V), !map !159

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:252  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_109_V), !map !165

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:253  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_108_V), !map !171

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:254  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_107_V), !map !177

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:255  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_106_V), !map !183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:256  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_105_V), !map !189

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:257  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_104_V), !map !195

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:258  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_103_V), !map !201

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:259  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_102_V), !map !207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:260  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_101_V), !map !213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:261  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_100_V), !map !219

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:262  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_99_V), !map !225

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:263  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_98_V), !map !231

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:264  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_97_V), !map !237

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:265  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_96_V), !map !243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:266  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_95_V), !map !249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:267  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_94_V), !map !255

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:268  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_93_V), !map !261

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:269  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_92_V), !map !267

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:270  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_91_V), !map !273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:271  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_90_V), !map !279

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:272  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_89_V), !map !285

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:273  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_88_V), !map !291

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:274  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_87_V), !map !297

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:275  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_86_V), !map !303

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:276  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_85_V), !map !309

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:277  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_84_V), !map !315

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:278  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_83_V), !map !321

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:279  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_82_V), !map !327

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:280  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_81_V), !map !333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:281  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_80_V), !map !339

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:282  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_79_V), !map !345

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:283  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_78_V), !map !351

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:284  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_77_V), !map !357

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:285  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_76_V), !map !363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:286  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_75_V), !map !369

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:287  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_74_V), !map !375

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:288  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_73_V), !map !381

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:289  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_72_V), !map !387

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:290  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_71_V), !map !393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:291  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_70_V), !map !399

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:292  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_69_V), !map !405

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:293  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_68_V), !map !411

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:294  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_67_V), !map !417

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:295  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_66_V), !map !423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:296  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_65_V), !map !429

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:297  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_64_V), !map !435

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:298  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_63_V), !map !441

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:299  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_62_V), !map !447

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:300  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_61_V), !map !453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:301  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_60_V), !map !459

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:302  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_59_V), !map !465

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:303  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_58_V), !map !471

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:304  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_57_V), !map !477

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:305  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_56_V), !map !483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:306  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_55_V), !map !489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:307  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_54_V), !map !495

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:308  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_53_V), !map !501

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:309  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_52_V), !map !507

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:310  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_51_V), !map !513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:311  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_50_V), !map !519

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:312  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_49_V), !map !525

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:313  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_48_V), !map !531

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:314  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_47_V), !map !537

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:315  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_46_V), !map !543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:316  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_45_V), !map !549

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:317  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_44_V), !map !555

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:318  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_43_V), !map !561

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:319  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_42_V), !map !567

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:320  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_41_V), !map !573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:321  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_40_V), !map !579

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:322  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_39_V), !map !585

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:323  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_38_V), !map !591

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:324  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_37_V), !map !597

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:325  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_36_V), !map !603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:326  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_35_V), !map !609

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:327  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_34_V), !map !615

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:328  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_33_V), !map !621

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:329  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_32_V), !map !627

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:330  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_31_V), !map !633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:331  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_30_V), !map !639

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:332  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_29_V), !map !645

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:333  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_28_V), !map !651

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:334  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_27_V), !map !657

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:335  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_26_V), !map !663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:336  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_25_V), !map !669

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:337  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_24_V), !map !675

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:338  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_23_V), !map !681

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:339  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_22_V), !map !687

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:340  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_21_V), !map !693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:341  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_20_V), !map !699

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:342  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_19_V), !map !705

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:343  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_18_V), !map !711

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:344  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_17_V), !map !717

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:345  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_16_V), !map !723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:346  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_15_V), !map !729

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:347  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_14_V), !map !735

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:348  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_13_V), !map !741

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:349  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_12_V), !map !747

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:350  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_11_V), !map !753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:351  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_10_V), !map !759

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:352  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_9_V), !map !765

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:353  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_8_V), !map !771

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:354  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_7_V), !map !777

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:355  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_6_V), !map !783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:356  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_5_V), !map !789

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:357  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_4_V), !map !795

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:358  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_3_V), !map !801

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:359  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_2_V), !map !807

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:360  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_1_V), !map !812

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:361  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_o_0_V), !map !817

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:362  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_95_V), !map !822

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:363  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_94_V), !map !826

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:364  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_93_V), !map !830

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:365  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_92_V), !map !834

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:366  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_91_V), !map !838

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:367  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_90_V), !map !842

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:368  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_89_V), !map !846

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:369  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_88_V), !map !850

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:370  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_87_V), !map !854

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:371  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_86_V), !map !858

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:372  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_85_V), !map !862

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:373  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_84_V), !map !866

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:374  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_83_V), !map !870

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:375  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_82_V), !map !874

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:376  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_81_V), !map !878

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:377  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_80_V), !map !882

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:378  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_79_V), !map !886

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:379  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_78_V), !map !890

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:380  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_77_V), !map !894

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:381  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_76_V), !map !898

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:382  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_75_V), !map !902

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:383  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_74_V), !map !906

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:384  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_73_V), !map !910

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:385  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_72_V), !map !914

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:386  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_71_V), !map !918

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:387  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_70_V), !map !922

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:388  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_69_V), !map !926

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:389  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_68_V), !map !930

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:390  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_67_V), !map !934

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:391  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_66_V), !map !938

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:392  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_65_V), !map !942

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:393  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_64_V), !map !946

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:394  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_63_V), !map !950

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:395  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_62_V), !map !954

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:396  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_61_V), !map !958

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:397  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_60_V), !map !962

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:398  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_59_V), !map !966

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:399  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_58_V), !map !970

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:400  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_57_V), !map !974

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:401  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_56_V), !map !978

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:402  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_55_V), !map !982

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:403  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_54_V), !map !986

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:404  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_53_V), !map !990

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:405  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_52_V), !map !994

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:406  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_51_V), !map !998

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:407  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_50_V), !map !1002

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:408  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_49_V), !map !1006

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:409  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_48_V), !map !1010

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:410  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_47_V), !map !1014

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:411  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_46_V), !map !1018

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:412  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_45_V), !map !1022

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:413  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_44_V), !map !1026

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:414  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_43_V), !map !1030

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:415  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_42_V), !map !1034

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:416  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_41_V), !map !1038

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:417  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_40_V), !map !1042

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:418  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_39_V), !map !1046

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:419  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_38_V), !map !1050

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:420  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_37_V), !map !1054

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:421  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_36_V), !map !1058

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:422  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_35_V), !map !1062

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:423  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_34_V), !map !1066

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:424  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_33_V), !map !1070

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:425  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_32_V), !map !1074

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:426  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_31_V), !map !1078

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:427  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_30_V), !map !1082

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:428  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_29_V), !map !1086

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:429  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_28_V), !map !1090

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:430  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_27_V), !map !1094

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:431  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_26_V), !map !1098

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:432  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_25_V), !map !1102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:433  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_24_V), !map !1106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:434  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_23_V), !map !1110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:435  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_22_V), !map !1114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:436  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_21_V), !map !1118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:437  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_20_V), !map !1122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:438  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_19_V), !map !1126

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:439  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_18_V), !map !1130

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:440  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_17_V), !map !1134

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:441  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_16_V), !map !1138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:442  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_15_V), !map !1142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:443  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_14_V), !map !1146

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:444  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_13_V), !map !1150

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:445  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_12_V), !map !1154

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:446  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_11_V), !map !1158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:447  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_10_V), !map !1162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:448  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_9_V), !map !1166

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:449  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_8_V), !map !1170

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:450  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_7_V), !map !1174

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:451  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_6_V), !map !1178

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:452  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_5_V), !map !1182

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:453  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_4_V), !map !1186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:454  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_3_V), !map !1190

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:455  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_2_V), !map !1194

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:456  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_1_V), !map !1198

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:457  call void (...)* @_ssdm_op_SpecBitsMap(i32* %matrix_i_0_V), !map !1202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:458  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_95), !map !1206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:459  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_94), !map !1211

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:460  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_93), !map !1216

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:461  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_92), !map !1221

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:462  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_91), !map !1226

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:463  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_90), !map !1231

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:464  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_89), !map !1236

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:465  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_88), !map !1241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:466  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_87), !map !1246

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:467  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_86), !map !1251

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:468  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_85), !map !1256

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:469  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_84), !map !1261

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:470  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_83), !map !1266

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:471  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_82), !map !1271

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:472  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_81), !map !1276

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:473  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_80), !map !1281

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:474  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_79), !map !1286

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:475  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_78), !map !1291

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:476  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_77), !map !1296

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:477  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_76), !map !1301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:478  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_75), !map !1306

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:479  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_74), !map !1311

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:480  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_73), !map !1316

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:481  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_72), !map !1321

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:482  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_71), !map !1326

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:483  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_70), !map !1331

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:484  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_69), !map !1336

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:485  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_68), !map !1341

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:486  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_67), !map !1346

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:487  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_66), !map !1351

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:488  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_65), !map !1356

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:489  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_64), !map !1361

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:490  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_63), !map !1366

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:491  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_62), !map !1371

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:492  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_61), !map !1376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:493  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_60), !map !1381

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:494  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_59), !map !1386

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:495  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_58), !map !1391

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:496  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_57), !map !1396

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:497  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_56), !map !1401

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:498  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_55), !map !1406

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:499  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_54), !map !1411

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:500  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_53), !map !1416

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:501  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_52), !map !1421

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:502  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_51), !map !1426

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:503  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_50), !map !1431

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:504  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_49), !map !1436

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:505  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_48), !map !1441

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:506  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_47), !map !1446

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:507  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_46), !map !1451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:508  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_45), !map !1456

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:509  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_44), !map !1461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:510  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_43), !map !1466

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:511  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_42), !map !1471

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:512  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_41), !map !1476

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:513  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_40), !map !1481

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:514  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_39), !map !1486

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:515  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_38), !map !1491

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:516  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_37), !map !1496

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:517  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_36), !map !1501

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:518  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_35), !map !1506

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:519  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_34), !map !1511

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:520  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_33), !map !1516

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:521  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_32), !map !1521

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:522  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_31), !map !1526

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:523  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_30), !map !1531

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:524  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_29), !map !1536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:525  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_28), !map !1541

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:526  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_27), !map !1546

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:527  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_26), !map !1551

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:528  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_25), !map !1556

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:529  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_24), !map !1561

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:530  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_23), !map !1566

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:531  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_22), !map !1571

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:532  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_21), !map !1576

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:533  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_20), !map !1581

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:534  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_19), !map !1586

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:535  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_18), !map !1591

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:536  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_17), !map !1596

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:537  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_16), !map !1601

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:538  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_15), !map !1606

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:539  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_14), !map !1611

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:540  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_13), !map !1616

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:541  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_12), !map !1621

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:542  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_11), !map !1626

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:543  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_10), !map !1631

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:544  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_9), !map !1636

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:545  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_8), !map !1641

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:546  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_7), !map !1646

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:547  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_6), !map !1651

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:548  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_5), !map !1656

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:549  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_4), !map !1661

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:550  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_3), !map !1666

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:551  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_2), !map !1671

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:552  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_1), !map !1676

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:553  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %kernel_s1x1_0), !map !1681

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:554  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_15), !map !1686

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:555  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_14), !map !1691

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:556  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_13), !map !1696

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:557  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_12), !map !1701

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:558  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_11), !map !1706

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:559  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_10), !map !1711

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:560  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_9), !map !1716

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:561  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_8), !map !1721

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:562  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_7), !map !1726

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:563  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_6), !map !1731

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:564  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_5), !map !1736

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:565  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_4), !map !1741

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:566  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_3), !map !1746

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:567  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_2), !map !1751

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:568  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_1), !map !1756

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:569  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %kernel_e1x1_0), !map !1761

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:570  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @fire2_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:572  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_0_V, i32* %matrix_s1x1_stream_o_0_V)

]]></node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:573  %empty_380 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:575  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_1_V, i32* %matrix_s1x1_stream_o_1_V)

]]></node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:576  %empty_382 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:578  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_2_V, i32* %matrix_s1x1_stream_o_2_V)

]]></node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:579  %empty_384 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:581  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_3_V, i32* %matrix_s1x1_stream_o_3_V)

]]></node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:582  %empty_386 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:584  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_4_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_4_V, i32* %matrix_s1x1_stream_o_4_V)

]]></node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:585  %empty_388 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:587  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_5_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_5_V, i32* %matrix_s1x1_stream_o_5_V)

]]></node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:588  %empty_390 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:590  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_6_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_6_V, i32* %matrix_s1x1_stream_o_6_V)

]]></node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:591  %empty_392 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:593  %empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_7_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_7_V, i32* %matrix_s1x1_stream_o_7_V)

]]></node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:594  %empty_394 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:596  %empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_8_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_8_V, i32* %matrix_s1x1_stream_o_8_V)

]]></node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:597  %empty_396 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:599  %empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_9_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_9_V, i32* %matrix_s1x1_stream_o_9_V)

]]></node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:600  %empty_398 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:602  %empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_10_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_10_V, i32* %matrix_s1x1_stream_o_10_V)

]]></node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:603  %empty_400 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:605  %empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_11_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_11_V, i32* %matrix_s1x1_stream_o_11_V)

]]></node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:606  %empty_402 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:608  %empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_12_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_12_V, i32* %matrix_s1x1_stream_o_12_V)

]]></node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:609  %empty_404 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:611  %empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_13_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_13_V, i32* %matrix_s1x1_stream_o_13_V)

]]></node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:612  %empty_406 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:614  %empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_14_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_14_V, i32* %matrix_s1x1_stream_o_14_V)

]]></node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:615  %empty_408 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:617  %empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_15_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_s1x1_stream_o_15_V, i32* %matrix_s1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:618  %empty_410 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_s1x1_stream_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:620  %empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_0_V, i32* %matrix_e1x1_stream_i_0_V)

]]></node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:621  %empty_412 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:623  %empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_1_V, i32* %matrix_e1x1_stream_i_1_V)

]]></node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:624  %empty_414 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:626  %empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_2_V, i32* %matrix_e1x1_stream_i_2_V)

]]></node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:627  %empty_416 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:629  %empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_3_V, i32* %matrix_e1x1_stream_i_3_V)

]]></node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:630  %empty_418 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:632  %empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_4_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_4_V, i32* %matrix_e1x1_stream_i_4_V)

]]></node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:633  %empty_420 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:635  %empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_5_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_5_V, i32* %matrix_e1x1_stream_i_5_V)

]]></node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:636  %empty_422 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:638  %empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_6_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_6_V, i32* %matrix_e1x1_stream_i_6_V)

]]></node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:639  %empty_424 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:641  %empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_7_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_7_V, i32* %matrix_e1x1_stream_i_7_V)

]]></node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:642  %empty_426 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:644  %empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_8_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_8_V, i32* %matrix_e1x1_stream_i_8_V)

]]></node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:645  %empty_428 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:647  %empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_9_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_9_V, i32* %matrix_e1x1_stream_i_9_V)

]]></node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:648  %empty_430 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:650  %empty_431 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_10_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_10_V, i32* %matrix_e1x1_stream_i_10_V)

]]></node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:651  %empty_432 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:653  %empty_433 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_11_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_11_V, i32* %matrix_e1x1_stream_i_11_V)

]]></node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:654  %empty_434 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:656  %empty_435 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_12_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_12_V, i32* %matrix_e1x1_stream_i_12_V)

]]></node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:657  %empty_436 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:659  %empty_437 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_13_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_13_V, i32* %matrix_e1x1_stream_i_13_V)

]]></node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:660  %empty_438 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:662  %empty_439 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_14_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_14_V, i32* %matrix_e1x1_stream_i_14_V)

]]></node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:663  %empty_440 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:665  %empty_441 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_15_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e1x1_stream_i_15_V, i32* %matrix_e1x1_stream_i_15_V)

]]></node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:666  %empty_442 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_stream_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:668  %empty_443 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_0_V, i32* %matrix_e3x3_stream_i_0_V)

]]></node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:669  %empty_444 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:671  %empty_445 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_1_V, i32* %matrix_e3x3_stream_i_1_V)

]]></node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:672  %empty_446 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:674  %empty_447 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_2_V, i32* %matrix_e3x3_stream_i_2_V)

]]></node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:675  %empty_448 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:677  %empty_449 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_3_V, i32* %matrix_e3x3_stream_i_3_V)

]]></node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:678  %empty_450 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:680  %empty_451 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_4_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_4_V, i32* %matrix_e3x3_stream_i_4_V)

]]></node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:681  %empty_452 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:683  %empty_453 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_5_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_5_V, i32* %matrix_e3x3_stream_i_5_V)

]]></node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:684  %empty_454 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:686  %empty_455 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_6_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_6_V, i32* %matrix_e3x3_stream_i_6_V)

]]></node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:687  %empty_456 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:689  %empty_457 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_7_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_7_V, i32* %matrix_e3x3_stream_i_7_V)

]]></node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:690  %empty_458 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:692  %empty_459 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_8_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_8_V, i32* %matrix_e3x3_stream_i_8_V)

]]></node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:693  %empty_460 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:695  %empty_461 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_9_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_9_V, i32* %matrix_e3x3_stream_i_9_V)

]]></node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:696  %empty_462 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:698  %empty_463 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_10_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_10_V, i32* %matrix_e3x3_stream_i_10_V)

]]></node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:699  %empty_464 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:701  %empty_465 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_11_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_11_V, i32* %matrix_e3x3_stream_i_11_V)

]]></node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:702  %empty_466 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:704  %empty_467 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_12_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_12_V, i32* %matrix_e3x3_stream_i_12_V)

]]></node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:705  %empty_468 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:707  %empty_469 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_13_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_13_V, i32* %matrix_e3x3_stream_i_13_V)

]]></node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:708  %empty_470 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:710  %empty_471 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_14_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_14_V, i32* %matrix_e3x3_stream_i_14_V)

]]></node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:711  %empty_472 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:713  %empty_473 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_15_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_i_15_V, i32* %matrix_e3x3_stream_i_15_V)

]]></node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:714  %empty_474 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:780  %empty_475 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_0_V, i32* %matrix_e3x3_stream_o_0_V)

]]></node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:781  %empty_476 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:783  %empty_477 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_1_V, i32* %matrix_e3x3_stream_o_1_V)

]]></node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:784  %empty_478 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:786  %empty_479 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_2_V, i32* %matrix_e3x3_stream_o_2_V)

]]></node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:787  %empty_480 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:789  %empty_481 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_3_V, i32* %matrix_e3x3_stream_o_3_V)

]]></node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:790  %empty_482 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:792  %empty_483 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_4_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_4_V, i32* %matrix_e3x3_stream_o_4_V)

]]></node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:793  %empty_484 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:795  %empty_485 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_5_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_5_V, i32* %matrix_e3x3_stream_o_5_V)

]]></node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:796  %empty_486 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:798  %empty_487 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_6_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_6_V, i32* %matrix_e3x3_stream_o_6_V)

]]></node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:799  %empty_488 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:801  %empty_489 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_7_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_7_V, i32* %matrix_e3x3_stream_o_7_V)

]]></node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:802  %empty_490 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:804  %empty_491 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_8_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_8_V, i32* %matrix_e3x3_stream_o_8_V)

]]></node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:805  %empty_492 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:807  %empty_493 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_o_LF_9_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_9_V, i32* %matrix_e3x3_stream_o_9_V)

]]></node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:808  %empty_494 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:810  %empty_495 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_10_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_10_V, i32* %matrix_e3x3_stream_o_10_V)

]]></node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:811  %empty_496 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:813  %empty_497 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_11_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_11_V, i32* %matrix_e3x3_stream_o_11_V)

]]></node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:814  %empty_498 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:816  %empty_499 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_12_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_12_V, i32* %matrix_e3x3_stream_o_12_V)

]]></node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:817  %empty_500 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:819  %empty_501 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_13_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_13_V, i32* %matrix_e3x3_stream_o_13_V)

]]></node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:820  %empty_502 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:822  %empty_503 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_14_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_14_V, i32* %matrix_e3x3_stream_o_14_V)

]]></node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:823  %empty_504 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:825  %empty_505 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_15_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_15_V, i32* %matrix_e3x3_stream_o_15_V)

]]></node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:826  %empty_506 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:828  %empty_507 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_16_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_16_V, i32* %matrix_e3x3_stream_o_16_V)

]]></node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:829  %empty_508 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:831  %empty_509 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_17_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_17_V, i32* %matrix_e3x3_stream_o_17_V)

]]></node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:832  %empty_510 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:834  %empty_511 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_18_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_18_V, i32* %matrix_e3x3_stream_o_18_V)

]]></node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:835  %empty_512 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:837  %empty_513 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_19_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_19_V, i32* %matrix_e3x3_stream_o_19_V)

]]></node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:838  %empty_514 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:840  %empty_515 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_20_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_20_V, i32* %matrix_e3x3_stream_o_20_V)

]]></node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="902" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:841  %empty_516 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:843  %empty_517 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_21_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_21_V, i32* %matrix_e3x3_stream_o_21_V)

]]></node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:844  %empty_518 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:846  %empty_519 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_22_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_22_V, i32* %matrix_e3x3_stream_o_22_V)

]]></node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:847  %empty_520 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:849  %empty_521 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_23_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_23_V, i32* %matrix_e3x3_stream_o_23_V)

]]></node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="908" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:850  %empty_522 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:852  %empty_523 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_24_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_24_V, i32* %matrix_e3x3_stream_o_24_V)

]]></node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:853  %empty_524 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="911" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:855  %empty_525 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_25_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_25_V, i32* %matrix_e3x3_stream_o_25_V)

]]></node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="912" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:856  %empty_526 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:858  %empty_527 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_26_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_26_V, i32* %matrix_e3x3_stream_o_26_V)

]]></node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:859  %empty_528 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="915" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:861  %empty_529 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_27_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_27_V, i32* %matrix_e3x3_stream_o_27_V)

]]></node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:862  %empty_530 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="917" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:864  %empty_531 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_28_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_28_V, i32* %matrix_e3x3_stream_o_28_V)

]]></node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:865  %empty_532 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:867  %empty_533 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_29_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_29_V, i32* %matrix_e3x3_stream_o_29_V)

]]></node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:868  %empty_534 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:870  %empty_535 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_30_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_30_V, i32* %matrix_e3x3_stream_o_30_V)

]]></node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:871  %empty_536 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:873  %empty_537 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_31_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_31_V, i32* %matrix_e3x3_stream_o_31_V)

]]></node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:874  %empty_538 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:876  %empty_539 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_32_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_32_V, i32* %matrix_e3x3_stream_o_32_V)

]]></node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:877  %empty_540 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:879  %empty_541 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_33_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_33_V, i32* %matrix_e3x3_stream_o_33_V)

]]></node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:880  %empty_542 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:882  %empty_543 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_34_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_34_V, i32* %matrix_e3x3_stream_o_34_V)

]]></node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:883  %empty_544 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:885  %empty_545 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_35_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_35_V, i32* %matrix_e3x3_stream_o_35_V)

]]></node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:886  %empty_546 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:888  %empty_547 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_36_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_36_V, i32* %matrix_e3x3_stream_o_36_V)

]]></node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:889  %empty_548 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:891  %empty_549 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_37_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_37_V, i32* %matrix_e3x3_stream_o_37_V)

]]></node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:892  %empty_550 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:894  %empty_551 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_38_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_38_V, i32* %matrix_e3x3_stream_o_38_V)

]]></node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:895  %empty_552 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:897  %empty_553 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_39_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_39_V, i32* %matrix_e3x3_stream_o_39_V)

]]></node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:898  %empty_554 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:900  %empty_555 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_40_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_40_V, i32* %matrix_e3x3_stream_o_40_V)

]]></node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:901  %empty_556 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:903  %empty_557 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_41_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_41_V, i32* %matrix_e3x3_stream_o_41_V)

]]></node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:904  %empty_558 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:906  %empty_559 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_42_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_42_V, i32* %matrix_e3x3_stream_o_42_V)

]]></node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:907  %empty_560 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:909  %empty_561 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_43_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_43_V, i32* %matrix_e3x3_stream_o_43_V)

]]></node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:910  %empty_562 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:912  %empty_563 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_44_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_44_V, i32* %matrix_e3x3_stream_o_44_V)

]]></node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:913  %empty_564 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:915  %empty_565 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_45_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_45_V, i32* %matrix_e3x3_stream_o_45_V)

]]></node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:916  %empty_566 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:918  %empty_567 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_46_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_46_V, i32* %matrix_e3x3_stream_o_46_V)

]]></node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:919  %empty_568 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:921  %empty_569 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_47_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_47_V, i32* %matrix_e3x3_stream_o_47_V)

]]></node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:922  %empty_570 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:924  %empty_571 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_48_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_48_V, i32* %matrix_e3x3_stream_o_48_V)

]]></node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:925  %empty_572 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:927  %empty_573 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_49_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_49_V, i32* %matrix_e3x3_stream_o_49_V)

]]></node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:928  %empty_574 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:930  %empty_575 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_50_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_50_V, i32* %matrix_e3x3_stream_o_50_V)

]]></node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:931  %empty_576 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:933  %empty_577 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_51_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_51_V, i32* %matrix_e3x3_stream_o_51_V)

]]></node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:934  %empty_578 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:936  %empty_579 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_52_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_52_V, i32* %matrix_e3x3_stream_o_52_V)

]]></node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:937  %empty_580 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:939  %empty_581 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_53_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_53_V, i32* %matrix_e3x3_stream_o_53_V)

]]></node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:940  %empty_582 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:942  %empty_583 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_54_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_54_V, i32* %matrix_e3x3_stream_o_54_V)

]]></node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:943  %empty_584 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:945  %empty_585 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_55_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_55_V, i32* %matrix_e3x3_stream_o_55_V)

]]></node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:946  %empty_586 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:948  %empty_587 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_56_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_56_V, i32* %matrix_e3x3_stream_o_56_V)

]]></node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:949  %empty_588 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:951  %empty_589 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_57_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_57_V, i32* %matrix_e3x3_stream_o_57_V)

]]></node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:952  %empty_590 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:954  %empty_591 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_58_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_58_V, i32* %matrix_e3x3_stream_o_58_V)

]]></node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:955  %empty_592 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:957  %empty_593 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_59_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_59_V, i32* %matrix_e3x3_stream_o_59_V)

]]></node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:958  %empty_594 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:960  %empty_595 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_60_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_60_V, i32* %matrix_e3x3_stream_o_60_V)

]]></node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:961  %empty_596 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:963  %empty_597 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_61_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_61_V, i32* %matrix_e3x3_stream_o_61_V)

]]></node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:964  %empty_598 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:966  %empty_599 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_62_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_62_V, i32* %matrix_e3x3_stream_o_62_V)

]]></node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:967  %empty_600 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
arrayctor.loop1.preheader:969  %empty_601 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_o_LF_63_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %matrix_e3x3_stream_o_63_V, i32* %matrix_e3x3_stream_o_63_V)

]]></node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:970  %empty_602 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e3x3_stream_o_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32">
<![CDATA[
arrayctor.loop1.preheader:975  call fastcc void @fire2_combine(i32* %matrix_e1x1_stream_o_0_V, i32* %matrix_e1x1_stream_o_1_V, i32* %matrix_e1x1_stream_o_2_V, i32* %matrix_e1x1_stream_o_3_V, i32* %matrix_e1x1_stream_o_4_V, i32* %matrix_e1x1_stream_o_5_V, i32* %matrix_e1x1_stream_o_6_V, i32* %matrix_e1x1_stream_o_7_V, i32* %matrix_e1x1_stream_o_8_V, i32* %matrix_e1x1_stream_o_9_V, i32* %matrix_e1x1_stream_o_10_V, i32* %matrix_e1x1_stream_o_11_V, i32* %matrix_e1x1_stream_o_12_V, i32* %matrix_e1x1_stream_o_13_V, i32* %matrix_e1x1_stream_o_14_V, i32* %matrix_e1x1_stream_o_15_V, i32* %matrix_e1x1_stream_o_16_V, i32* %matrix_e1x1_stream_o_17_V, i32* %matrix_e1x1_stream_o_18_V, i32* %matrix_e1x1_stream_o_19_V, i32* %matrix_e1x1_stream_o_20_V, i32* %matrix_e1x1_stream_o_21_V, i32* %matrix_e1x1_stream_o_22_V, i32* %matrix_e1x1_stream_o_23_V, i32* %matrix_e1x1_stream_o_24_V, i32* %matrix_e1x1_stream_o_25_V, i32* %matrix_e1x1_stream_o_26_V, i32* %matrix_e1x1_stream_o_27_V, i32* %matrix_e1x1_stream_o_28_V, i32* %matrix_e1x1_stream_o_29_V, i32* %matrix_e1x1_stream_o_30_V, i32* %matrix_e1x1_stream_o_31_V, i32* %matrix_e1x1_stream_o_32_V, i32* %matrix_e1x1_stream_o_33_V, i32* %matrix_e1x1_stream_o_34_V, i32* %matrix_e1x1_stream_o_35_V, i32* %matrix_e1x1_stream_o_36_V, i32* %matrix_e1x1_stream_o_37_V, i32* %matrix_e1x1_stream_o_38_V, i32* %matrix_e1x1_stream_o_39_V, i32* %matrix_e1x1_stream_o_40_V, i32* %matrix_e1x1_stream_o_41_V, i32* %matrix_e1x1_stream_o_42_V, i32* %matrix_e1x1_stream_o_43_V, i32* %matrix_e1x1_stream_o_44_V, i32* %matrix_e1x1_stream_o_45_V, i32* %matrix_e1x1_stream_o_46_V, i32* %matrix_e1x1_stream_o_47_V, i32* %matrix_e1x1_stream_o_48_V, i32* %matrix_e1x1_stream_o_49_V, i32* %matrix_e1x1_stream_o_50_V, i32* %matrix_e1x1_stream_o_51_V, i32* %matrix_e1x1_stream_o_52_V, i32* %matrix_e1x1_stream_o_53_V, i32* %matrix_e1x1_stream_o_54_V, i32* %matrix_e1x1_stream_o_55_V, i32* %matrix_e1x1_stream_o_56_V, i32* %matrix_e1x1_stream_o_57_V, i32* %matrix_e1x1_stream_o_58_V, i32* %matrix_e1x1_stream_o_59_V, i32* %matrix_e1x1_stream_o_60_V, i32* %matrix_e1x1_stream_o_61_V, i32* %matrix_e1x1_stream_o_62_V, i32* %matrix_e1x1_stream_o_63_V, i32* %matrix_e3x3_stream_o_0_V, i32* %matrix_e3x3_stream_o_1_V, i32* %matrix_e3x3_stream_o_2_V, i32* %matrix_e3x3_stream_o_3_V, i32* %matrix_e3x3_stream_o_4_V, i32* %matrix_e3x3_stream_o_5_V, i32* %matrix_e3x3_stream_o_6_V, i32* %matrix_e3x3_stream_o_7_V, i32* %matrix_e3x3_stream_o_8_V, i32* %matrix_e3x3_stream_o_9_V, i32* %matrix_e3x3_stream_o_10_V, i32* %matrix_e3x3_stream_o_11_V, i32* %matrix_e3x3_stream_o_12_V, i32* %matrix_e3x3_stream_o_13_V, i32* %matrix_e3x3_stream_o_14_V, i32* %matrix_e3x3_stream_o_15_V, i32* %matrix_e3x3_stream_o_16_V, i32* %matrix_e3x3_stream_o_17_V, i32* %matrix_e3x3_stream_o_18_V, i32* %matrix_e3x3_stream_o_19_V, i32* %matrix_e3x3_stream_o_20_V, i32* %matrix_e3x3_stream_o_21_V, i32* %matrix_e3x3_stream_o_22_V, i32* %matrix_e3x3_stream_o_23_V, i32* %matrix_e3x3_stream_o_24_V, i32* %matrix_e3x3_stream_o_25_V, i32* %matrix_e3x3_stream_o_26_V, i32* %matrix_e3x3_stream_o_27_V, i32* %matrix_e3x3_stream_o_28_V, i32* %matrix_e3x3_stream_o_29_V, i32* %matrix_e3x3_stream_o_30_V, i32* %matrix_e3x3_stream_o_31_V, i32* %matrix_e3x3_stream_o_32_V, i32* %matrix_e3x3_stream_o_33_V, i32* %matrix_e3x3_stream_o_34_V, i32* %matrix_e3x3_stream_o_35_V, i32* %matrix_e3x3_stream_o_36_V, i32* %matrix_e3x3_stream_o_37_V, i32* %matrix_e3x3_stream_o_38_V, i32* %matrix_e3x3_stream_o_39_V, i32* %matrix_e3x3_stream_o_40_V, i32* %matrix_e3x3_stream_o_41_V, i32* %matrix_e3x3_stream_o_42_V, i32* %matrix_e3x3_stream_o_43_V, i32* %matrix_e3x3_stream_o_44_V, i32* %matrix_e3x3_stream_o_45_V, i32* %matrix_e3x3_stream_o_46_V, i32* %matrix_e3x3_stream_o_47_V, i32* %matrix_e3x3_stream_o_48_V, i32* %matrix_e3x3_stream_o_49_V, i32* %matrix_e3x3_stream_o_50_V, i32* %matrix_e3x3_stream_o_51_V, i32* %matrix_e3x3_stream_o_52_V, i32* %matrix_e3x3_stream_o_53_V, i32* %matrix_e3x3_stream_o_54_V, i32* %matrix_e3x3_stream_o_55_V, i32* %matrix_e3x3_stream_o_56_V, i32* %matrix_e3x3_stream_o_57_V, i32* %matrix_e3x3_stream_o_58_V, i32* %matrix_e3x3_stream_o_59_V, i32* %matrix_e3x3_stream_o_60_V, i32* %matrix_e3x3_stream_o_61_V, i32* %matrix_e3x3_stream_o_62_V, i32* %matrix_e3x3_stream_o_63_V, i32* %matrix_o_0_V, i32* %matrix_o_1_V, i32* %matrix_o_2_V, i32* %matrix_o_3_V, i32* %matrix_o_4_V, i32* %matrix_o_5_V, i32* %matrix_o_6_V, i32* %matrix_o_7_V, i32* %matrix_o_8_V, i32* %matrix_o_9_V, i32* %matrix_o_10_V, i32* %matrix_o_11_V, i32* %matrix_o_12_V, i32* %matrix_o_13_V, i32* %matrix_o_14_V, i32* %matrix_o_15_V, i32* %matrix_o_16_V, i32* %matrix_o_17_V, i32* %matrix_o_18_V, i32* %matrix_o_19_V, i32* %matrix_o_20_V, i32* %matrix_o_21_V, i32* %matrix_o_22_V, i32* %matrix_o_23_V, i32* %matrix_o_24_V, i32* %matrix_o_25_V, i32* %matrix_o_26_V, i32* %matrix_o_27_V, i32* %matrix_o_28_V, i32* %matrix_o_29_V, i32* %matrix_o_30_V, i32* %matrix_o_31_V, i32* %matrix_o_32_V, i32* %matrix_o_33_V, i32* %matrix_o_34_V, i32* %matrix_o_35_V, i32* %matrix_o_36_V, i32* %matrix_o_37_V, i32* %matrix_o_38_V, i32* %matrix_o_39_V, i32* %matrix_o_40_V, i32* %matrix_o_41_V, i32* %matrix_o_42_V, i32* %matrix_o_43_V, i32* %matrix_o_44_V, i32* %matrix_o_45_V, i32* %matrix_o_46_V, i32* %matrix_o_47_V, i32* %matrix_o_48_V, i32* %matrix_o_49_V, i32* %matrix_o_50_V, i32* %matrix_o_51_V, i32* %matrix_o_52_V, i32* %matrix_o_53_V, i32* %matrix_o_54_V, i32* %matrix_o_55_V, i32* %matrix_o_56_V, i32* %matrix_o_57_V, i32* %matrix_o_58_V, i32* %matrix_o_59_V, i32* %matrix_o_60_V, i32* %matrix_o_61_V, i32* %matrix_o_62_V, i32* %matrix_o_63_V, i32* %matrix_o_64_V, i32* %matrix_o_65_V, i32* %matrix_o_66_V, i32* %matrix_o_67_V, i32* %matrix_o_68_V, i32* %matrix_o_69_V, i32* %matrix_o_70_V, i32* %matrix_o_71_V, i32* %matrix_o_72_V, i32* %matrix_o_73_V, i32* %matrix_o_74_V, i32* %matrix_o_75_V, i32* %matrix_o_76_V, i32* %matrix_o_77_V, i32* %matrix_o_78_V, i32* %matrix_o_79_V, i32* %matrix_o_80_V, i32* %matrix_o_81_V, i32* %matrix_o_82_V, i32* %matrix_o_83_V, i32* %matrix_o_84_V, i32* %matrix_o_85_V, i32* %matrix_o_86_V, i32* %matrix_o_87_V, i32* %matrix_o_88_V, i32* %matrix_o_89_V, i32* %matrix_o_90_V, i32* %matrix_o_91_V, i32* %matrix_o_92_V, i32* %matrix_o_93_V, i32* %matrix_o_94_V, i32* %matrix_o_95_V, i32* %matrix_o_96_V, i32* %matrix_o_97_V, i32* %matrix_o_98_V, i32* %matrix_o_99_V, i32* %matrix_o_100_V, i32* %matrix_o_101_V, i32* %matrix_o_102_V, i32* %matrix_o_103_V, i32* %matrix_o_104_V, i32* %matrix_o_105_V, i32* %matrix_o_106_V, i32* %matrix_o_107_V, i32* %matrix_o_108_V, i32* %matrix_o_109_V, i32* %matrix_o_110_V, i32* %matrix_o_111_V, i32* %matrix_o_112_V, i32* %matrix_o_113_V, i32* %matrix_o_114_V, i32* %matrix_o_115_V, i32* %matrix_o_116_V, i32* %matrix_o_117_V, i32* %matrix_o_118_V, i32* %matrix_o_119_V, i32* %matrix_o_120_V, i32* %matrix_o_121_V, i32* %matrix_o_122_V, i32* %matrix_o_123_V, i32* %matrix_o_124_V, i32* %matrix_o_125_V, i32* %matrix_o_126_V, i32* %matrix_o_127_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="0">
<![CDATA[
arrayctor.loop1.preheader:976  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
