<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4813" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4813{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4813{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4813{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4813{left:190px;bottom:943px;letter-spacing:-0.14px;}
#t5_4813{left:528px;bottom:943px;letter-spacing:-0.13px;}
#t6_4813{left:190px;bottom:918px;letter-spacing:-0.13px;}
#t7_4813{left:528px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4813{left:190px;bottom:894px;letter-spacing:-0.14px;}
#t9_4813{left:528px;bottom:894px;letter-spacing:-0.15px;}
#ta_4813{left:190px;bottom:869px;letter-spacing:-0.14px;}
#tb_4813{left:528px;bottom:869px;letter-spacing:-0.15px;}
#tc_4813{left:190px;bottom:845px;letter-spacing:-0.13px;}
#td_4813{left:528px;bottom:845px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_4813{left:82px;bottom:820px;letter-spacing:-0.16px;}
#tf_4813{left:139px;bottom:820px;letter-spacing:-0.16px;}
#tg_4813{left:190px;bottom:820px;letter-spacing:-0.13px;}
#th_4813{left:434px;bottom:820px;letter-spacing:-0.14px;}
#ti_4813{left:528px;bottom:820px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4813{left:190px;bottom:796px;}
#tk_4813{left:528px;bottom:796px;letter-spacing:-0.1px;}
#tl_4813{left:190px;bottom:771px;}
#tm_4813{left:528px;bottom:771px;letter-spacing:-0.12px;}
#tn_4813{left:190px;bottom:747px;}
#to_4813{left:528px;bottom:747px;letter-spacing:-0.11px;}
#tp_4813{left:190px;bottom:723px;}
#tq_4813{left:528px;bottom:723px;letter-spacing:-0.14px;}
#tr_4813{left:190px;bottom:698px;}
#ts_4813{left:528px;bottom:698px;letter-spacing:-0.11px;}
#tt_4813{left:190px;bottom:674px;}
#tu_4813{left:528px;bottom:674px;letter-spacing:-0.13px;}
#tv_4813{left:190px;bottom:649px;letter-spacing:-0.14px;}
#tw_4813{left:528px;bottom:649px;letter-spacing:-0.12px;}
#tx_4813{left:190px;bottom:625px;letter-spacing:-0.13px;}
#ty_4813{left:528px;bottom:625px;letter-spacing:-0.13px;}
#tz_4813{left:190px;bottom:600px;letter-spacing:-0.13px;}
#t10_4813{left:528px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_4813{left:82px;bottom:576px;letter-spacing:-0.18px;}
#t12_4813{left:139px;bottom:576px;letter-spacing:-0.17px;}
#t13_4813{left:190px;bottom:576px;letter-spacing:-0.15px;}
#t14_4813{left:434px;bottom:576px;letter-spacing:-0.13px;}
#t15_4813{left:527px;bottom:576px;letter-spacing:-0.11px;}
#t16_4813{left:190px;bottom:551px;letter-spacing:-0.11px;}
#t17_4813{left:528px;bottom:551px;letter-spacing:-0.14px;}
#t18_4813{left:190px;bottom:527px;letter-spacing:-0.14px;}
#t19_4813{left:528px;bottom:527px;letter-spacing:-0.12px;}
#t1a_4813{left:82px;bottom:503px;letter-spacing:-0.17px;}
#t1b_4813{left:139px;bottom:503px;letter-spacing:-0.16px;}
#t1c_4813{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1d_4813{left:434px;bottom:503px;letter-spacing:-0.14px;}
#t1e_4813{left:528px;bottom:503px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_4813{left:190px;bottom:478px;letter-spacing:-0.14px;}
#t1g_4813{left:528px;bottom:478px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1h_4813{left:82px;bottom:454px;letter-spacing:-0.16px;}
#t1i_4813{left:139px;bottom:454px;letter-spacing:-0.16px;}
#t1j_4813{left:190px;bottom:454px;letter-spacing:-0.13px;}
#t1k_4813{left:434px;bottom:454px;letter-spacing:-0.13px;}
#t1l_4813{left:528px;bottom:454px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4813{left:190px;bottom:429px;letter-spacing:-0.14px;}
#t1n_4813{left:528px;bottom:429px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1o_4813{left:82px;bottom:405px;letter-spacing:-0.17px;}
#t1p_4813{left:139px;bottom:405px;letter-spacing:-0.16px;}
#t1q_4813{left:190px;bottom:405px;letter-spacing:-0.14px;}
#t1r_4813{left:434px;bottom:405px;letter-spacing:-0.14px;}
#t1s_4813{left:528px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_4813{left:190px;bottom:380px;letter-spacing:-0.14px;}
#t1u_4813{left:528px;bottom:380px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1v_4813{left:82px;bottom:356px;letter-spacing:-0.16px;}
#t1w_4813{left:139px;bottom:356px;letter-spacing:-0.16px;}
#t1x_4813{left:190px;bottom:356px;letter-spacing:-0.13px;}
#t1y_4813{left:434px;bottom:356px;letter-spacing:-0.13px;}
#t1z_4813{left:528px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_4813{left:190px;bottom:331px;letter-spacing:-0.14px;}
#t21_4813{left:528px;bottom:331px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t22_4813{left:82px;bottom:307px;letter-spacing:-0.17px;}
#t23_4813{left:139px;bottom:307px;letter-spacing:-0.17px;}
#t24_4813{left:190px;bottom:307px;letter-spacing:-0.15px;}
#t25_4813{left:434px;bottom:307px;letter-spacing:-0.15px;}
#t26_4813{left:528px;bottom:307px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_4813{left:528px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t28_4813{left:82px;bottom:261px;letter-spacing:-0.18px;}
#t29_4813{left:139px;bottom:261px;letter-spacing:-0.15px;}
#t2a_4813{left:190px;bottom:261px;letter-spacing:-0.15px;}
#t2b_4813{left:434px;bottom:261px;letter-spacing:-0.12px;}
#t2c_4813{left:528px;bottom:261px;letter-spacing:-0.12px;}
#t2d_4813{left:528px;bottom:240px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t2e_4813{left:528px;bottom:223px;letter-spacing:-0.11px;}
#t2f_4813{left:528px;bottom:206px;letter-spacing:-0.11px;}
#t2g_4813{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2h_4813{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2i_4813{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2j_4813{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2k_4813{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2l_4813{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t2m_4813{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t2n_4813{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2o_4813{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t2p_4813{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2q_4813{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t2r_4813{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4813{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4813{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4813{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4813{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4813{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4813" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4813Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4813" style="-webkit-user-select: none;"><object width="935" height="1210" data="4813/4813.svg" type="image/svg+xml" id="pdf4813" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4813" class="t s1_4813">Vol. 4 </span><span id="t2_4813" class="t s1_4813">2-291 </span>
<span id="t3_4813" class="t s2_4813">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4813" class="t s3_4813">27:24 </span><span id="t5_4813" class="t s3_4813">PSBFreq </span>
<span id="t6_4813" class="t s3_4813">31:28 </span><span id="t7_4813" class="t s3_4813">Reserved, must be zero. </span>
<span id="t8_4813" class="t s3_4813">35:32 </span><span id="t9_4813" class="t s3_4813">ADDR0_CFG </span>
<span id="ta_4813" class="t s3_4813">39:36 </span><span id="tb_4813" class="t s3_4813">ADDR1_CFG </span>
<span id="tc_4813" class="t s3_4813">63:40 </span><span id="td_4813" class="t s3_4813">Reserved, must be zero. </span>
<span id="te_4813" class="t s3_4813">571H </span><span id="tf_4813" class="t s3_4813">1393 </span><span id="tg_4813" class="t s3_4813">IA32_RTIT_STATUS </span><span id="th_4813" class="t s3_4813">Thread </span><span id="ti_4813" class="t s3_4813">Tracing Status Register (R/W) </span>
<span id="tj_4813" class="t s3_4813">0 </span><span id="tk_4813" class="t s3_4813">FilterEn, writes ignored. </span>
<span id="tl_4813" class="t s3_4813">1 </span><span id="tm_4813" class="t s3_4813">ContexEn, writes ignored. </span>
<span id="tn_4813" class="t s3_4813">2 </span><span id="to_4813" class="t s3_4813">TriggerEn, writes ignored. </span>
<span id="tp_4813" class="t s3_4813">3 </span><span id="tq_4813" class="t s3_4813">Reserved </span>
<span id="tr_4813" class="t s3_4813">4 </span><span id="ts_4813" class="t s3_4813">Error (R/W) </span>
<span id="tt_4813" class="t s3_4813">5 </span><span id="tu_4813" class="t s3_4813">Stopped </span>
<span id="tv_4813" class="t s3_4813">31:6 </span><span id="tw_4813" class="t s3_4813">Reserved, must be zero. </span>
<span id="tx_4813" class="t s3_4813">48:32 </span><span id="ty_4813" class="t s3_4813">PacketByteCnt </span>
<span id="tz_4813" class="t s3_4813">63:49 </span><span id="t10_4813" class="t s3_4813">Reserved, must be zero. </span>
<span id="t11_4813" class="t s3_4813">572H </span><span id="t12_4813" class="t s3_4813">1394 </span><span id="t13_4813" class="t s3_4813">IA32_RTIT_CR3_MATCH </span><span id="t14_4813" class="t s3_4813">Thread </span><span id="t15_4813" class="t s3_4813">Trace Filter CR3 Match Register (R/W) </span>
<span id="t16_4813" class="t s3_4813">4:0 </span><span id="t17_4813" class="t s3_4813">Reserved </span>
<span id="t18_4813" class="t s3_4813">63:5 </span><span id="t19_4813" class="t s3_4813">CR3[63:5] value to match </span>
<span id="t1a_4813" class="t s3_4813">580H </span><span id="t1b_4813" class="t s3_4813">1408 </span><span id="t1c_4813" class="t s3_4813">IA32_RTIT_ADDR0_A </span><span id="t1d_4813" class="t s3_4813">Thread </span><span id="t1e_4813" class="t s3_4813">Region 0 Start Address (R/W) </span>
<span id="t1f_4813" class="t s3_4813">63:0 </span><span id="t1g_4813" class="t s3_4813">See Table 2-2. </span>
<span id="t1h_4813" class="t s3_4813">581H </span><span id="t1i_4813" class="t s3_4813">1409 </span><span id="t1j_4813" class="t s3_4813">IA32_RTIT_ADDR0_B </span><span id="t1k_4813" class="t s3_4813">Thread </span><span id="t1l_4813" class="t s3_4813">Region 0 End Address (R/W) </span>
<span id="t1m_4813" class="t s3_4813">63:0 </span><span id="t1n_4813" class="t s3_4813">See Table 2-2. </span>
<span id="t1o_4813" class="t s3_4813">582H </span><span id="t1p_4813" class="t s3_4813">1410 </span><span id="t1q_4813" class="t s3_4813">IA32_RTIT_ADDR1_A </span><span id="t1r_4813" class="t s3_4813">Thread </span><span id="t1s_4813" class="t s3_4813">Region 1 Start Address (R/W) </span>
<span id="t1t_4813" class="t s3_4813">63:0 </span><span id="t1u_4813" class="t s3_4813">See Table 2-2. </span>
<span id="t1v_4813" class="t s3_4813">583H </span><span id="t1w_4813" class="t s3_4813">1411 </span><span id="t1x_4813" class="t s3_4813">IA32_RTIT_ADDR1_B </span><span id="t1y_4813" class="t s3_4813">Thread </span><span id="t1z_4813" class="t s3_4813">Region 1 End Address (R/W) </span>
<span id="t20_4813" class="t s3_4813">63:0 </span><span id="t21_4813" class="t s3_4813">See Table 2-2. </span>
<span id="t22_4813" class="t s3_4813">639H </span><span id="t23_4813" class="t s3_4813">1593 </span><span id="t24_4813" class="t s3_4813">MSR_PP0_ENERGY_STATUS </span><span id="t25_4813" class="t s3_4813">Package </span><span id="t26_4813" class="t s3_4813">PP0 Energy Status (R/O) </span>
<span id="t27_4813" class="t s3_4813">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t28_4813" class="t s3_4813">64DH </span><span id="t29_4813" class="t s3_4813">1613 </span><span id="t2a_4813" class="t s3_4813">MSR_PLATFORM_ENERGY_COUNTER </span><span id="t2b_4813" class="t s3_4813">Platform </span><span id="t2c_4813" class="t s3_4813">Platform Energy Counter (R/O) </span>
<span id="t2d_4813" class="t s3_4813">This MSR is valid only if both platform vendor hardware </span>
<span id="t2e_4813" class="t s3_4813">implementation and BIOS enablement support it. This </span>
<span id="t2f_4813" class="t s3_4813">MSR will read 0 if not valid. </span>
<span id="t2g_4813" class="t s4_4813">Table 2-39. </span><span id="t2h_4813" class="t s4_4813">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2i_4813" class="t s4_4813">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2j_4813" class="t s4_4813">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2k_4813" class="t s4_4813">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2l_4813" class="t s5_4813">Register </span>
<span id="t2m_4813" class="t s5_4813">Address </span><span id="t2n_4813" class="t s5_4813">Register Name / Bit Fields </span><span id="t2o_4813" class="t s5_4813">Scope </span><span id="t2p_4813" class="t s5_4813">Bit Description </span>
<span id="t2q_4813" class="t s5_4813">Hex </span><span id="t2r_4813" class="t s5_4813">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
