{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588820902258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588820902268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 23:08:22 2020 " "Processing started: Wed May 06 23:08:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588820902268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820902268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820902268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588820903111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588820903111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_debouncer-rtl " "Found design unit 1: sw_debouncer-rtl" {  } { { "sw_debouncer.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914628 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_debouncer " "Found entity 1: sw_debouncer" {  } { { "sw_debouncer.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/parity_bit_calc_sm/parity_bit_calc_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_bit_calc_sm-rtl " "Found design unit 1: parity_bit_calc_sm-rtl" {  } { { "../myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914633 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_calc_sm " "Found entity 1: parity_bit_calc_sm" {  } { { "../myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/serializer_v1/serializer_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/serializer_v1/serializer_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serializer_v1-rtl " "Found design unit 1: serializer_v1-rtl" {  } { { "../myPreciousLib/serializer_v1/serializer_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914638 ""} { "Info" "ISGN_ENTITY_NAME" "1 serializer_v1 " "Found entity 1: serializer_v1" {  } { { "../myPreciousLib/serializer_v1/serializer_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/shift_reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/shift_reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg1bit-rtl " "Found design unit 1: shift_reg1bit-rtl" {  } { { "../myPreciousLib/shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914641 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg1bit " "Found entity 1: shift_reg1bit" {  } { { "../myPreciousLib/shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/pulse_gen_ena.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/pulse_gen_ena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen_ena-rtl " "Found design unit 1: pulse_gen_ena-rtl" {  } { { "../myPreciousLib/pulse_gen_ena.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914648 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen_ena " "Found entity 1: pulse_gen_ena" {  } { { "../myPreciousLib/pulse_gen_ena.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/frame_generator_xy2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/frame_generator_xy2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_generator_xy2-rtl " "Found design unit 1: frame_generator_xy2-rtl" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914648 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_generator_xy2 " "Found entity 1: frame_generator_xy2" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bitsa/ram16kx16bitsa.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bitsa/ram16kx16bitsa.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16kx16bitsA " "Found entity 1: RAM16kx16bitsA" {  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bits/ram16kx16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bits/ram16kx16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16kx16bits " "Found entity 1: RAM16kx16bits" {  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx1bit/ram16kx1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx1bit/ram16kx1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16kx1bit " "Found entity 1: RAM16kx1bit" {  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/galvo_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/galvo_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 galvo_memory-rtl " "Found design unit 1: galvo_memory-rtl" {  } { { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914678 ""} { "Info" "ISGN_ENTITY_NAME" "1 galvo_memory " "Found entity 1: galvo_memory" {  } { { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/binary_counter_v1/binary_counter_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/binary_counter_v1/binary_counter_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter_v1-rtl " "Found design unit 1: binary_counter_v1-rtl" {  } { { "../myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914688 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter_v1 " "Found entity 1: binary_counter_v1" {  } { { "../myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/mygalvo_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/mygalvo_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myGalvo_v2-rtl " "Found design unit 1: myGalvo_v2-rtl" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914688 ""} { "Info" "ISGN_ENTITY_NAME" "1 myGalvo_v2 " "Found entity 1: myGalvo_v2" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/quartus/mydev/mypreciouslib/dff2_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/dff2_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff2_sync-rtl " "Found design unit 1: dff2_sync-rtl" {  } { { "../myPreciousLib/dff2_sync.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914698 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff2_sync " "Found entity 1: dff2_sync" {  } { { "../myPreciousLib/dff2_sync.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_v1/clock_divider_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_v1/clock_divider_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_v1 " "Found entity 1: clock_divider_v1" {  } { { "clock_divider_v1/clock_divider_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5gx_devkit_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5gx_devkit_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c5gx_devkit_DUT-rtl " "Found design unit 1: c5gx_devkit_DUT-rtl" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914713 ""} { "Info" "ISGN_ENTITY_NAME" "1 c5gx_devkit_DUT " "Found entity 1: c5gx_devkit_DUT" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_devkit/pll_devkit.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_devkit/pll_devkit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_devkit " "Found entity 1: PLL_devkit" {  } { { "PLL_devkit/PLL_devkit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_devkit/pll_devkit/pll_devkit_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_devkit/pll_devkit/pll_devkit_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_devkit_0002 " "Found entity 1: PLL_devkit_0002" {  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820914723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c5gx_devkit_DUT " "Elaborating entity \"c5gx_devkit_DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588820914808 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg1 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg2 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg3 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr1 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr2 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr3 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[35..9\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[35..9\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[7\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[7\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[5\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[5\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[3\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[3\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_d\[1\] c5gx_devkit_DUT.vhd(19) " "Using initial value X (don't care) for net \"gpio_d\[1\]\" at c5gx_devkit_DUT.vhd(19)" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820914808 "|c5gx_devkit_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 clock_divider_v1:inst0 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"clock_divider_v1:inst0\"" {  } { { "c5gx_devkit_DUT.vhd" "inst0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_debouncer sw_debouncer:inst0a " "Elaborating entity \"sw_debouncer\" for hierarchy \"sw_debouncer:inst0a\"" {  } { { "c5gx_devkit_DUT.vhd" "inst0a" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 sw_debouncer:inst0a\|clock_divider_v1:inst0 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"sw_debouncer:inst0a\|clock_divider_v1:inst0\"" {  } { { "sw_debouncer.vhd" "inst0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myGalvo_v2 myGalvo_v2:inst1 " "Elaborating entity \"myGalvo_v2\" for hierarchy \"myGalvo_v2:inst1\"" {  } { { "c5gx_devkit_DUT.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914868 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd36 myGalvo_v2.vhd(74) " "Verilog HDL or VHDL warning at myGalvo_v2.vhd(74): object \"gnd36\" assigned a value but never read" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588820914868 "|c5gx_devkit_DUT|myGalvo_v2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff2_sync myGalvo_v2:inst1\|dff2_sync:inst0c " "Elaborating entity \"dff2_sync\" for hierarchy \"myGalvo_v2:inst1\|dff2_sync:inst0c\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst0c" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 myGalvo_v2:inst1\|clock_divider_v1:inst1 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"myGalvo_v2:inst1\|clock_divider_v1:inst1\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 myGalvo_v2:inst1\|clock_divider_v1:inst2 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"myGalvo_v2:inst1\|clock_divider_v1:inst2\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_v1 myGalvo_v2:inst1\|binary_counter_v1:inst3 " "Elaborating entity \"binary_counter_v1\" for hierarchy \"myGalvo_v2:inst1\|binary_counter_v1:inst3\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "galvo_memory myGalvo_v2:inst1\|galvo_memory:inst4 " "Elaborating entity \"galvo_memory\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst4" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16kx16bits myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1 " "Elaborating entity \"RAM16kx16bits\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\"" {  } { { "../myGalvo_v2/galvo_memory.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820914958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ram_init_posx.hex " "Parameter \"init_file\" = \"./ram_init_posx.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915088 ""}  } { { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588820915088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5sv1 " "Found entity 1: altsyncram_5sv1" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820915153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820915153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5sv1 myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated " "Elaborating entity \"altsyncram_5sv1\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820915413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820915413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_5sv1.tdf" "decode2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820915498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820915498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|mux_4hb:mux3 " "Elaborating entity \"mux_4hb\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|mux_4hb:mux3\"" {  } { { "db/altsyncram_5sv1.tdf" "mux3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16kx16bitsA myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2 " "Elaborating entity \"RAM16kx16bitsA\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\"" {  } { { "../myGalvo_v2/galvo_memory.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ram_init_posy.hex " "Parameter \"init_file\" = \"./ram_init_posy.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820915638 ""}  } { { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588820915638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sv1 " "Found entity 1: altsyncram_6sv1" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820915703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820915703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sv1 myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated " "Elaborating entity \"altsyncram_6sv1\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16kx1bit myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3 " "Elaborating entity \"RAM16kx1bit\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\"" {  } { { "../myGalvo_v2/galvo_memory.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820915998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\"" {  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ram_init_linesync.hex " "Parameter \"init_file\" = \"./ram_init_linesync.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916038 ""}  } { { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588820916038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k502 " "Found entity 1: altsyncram_k502" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820916103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820916103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k502 myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated " "Elaborating entity \"altsyncram_k502\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_efb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_efb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_efb " "Found entity 1: mux_efb" {  } { { "db/mux_efb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_efb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820916238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820916238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_efb myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|mux_efb:mux3 " "Elaborating entity \"mux_efb\" for hierarchy \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|mux_efb:mux3\"" {  } { { "db/altsyncram_k502.tdf" "mux3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_generator_xy2 myGalvo_v2:inst1\|frame_generator_xy2:inst5 " "Elaborating entity \"frame_generator_xy2\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\"" {  } { { "../myGalvo_v2/myGalvo_v2.vhd" "inst5" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_valid frame_generator_xy2.vhd(136) " "Verilog HDL or VHDL warning at frame_generator_xy2.vhd(136): object \"p2_valid\" assigned a value but never read" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588820916278 "|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen_ena myGalvo_v2:inst1\|frame_generator_xy2:inst5\|pulse_gen_ena:inst00 " "Elaborating entity \"pulse_gen_ena\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|pulse_gen_ena:inst00\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst00" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg1bit myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0aa " "Elaborating entity \"shift_reg1bit\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0aa\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst0aa" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg1bit myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab " "Elaborating entity \"shift_reg1bit\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst0ab" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_v1 myGalvo_v2:inst1\|frame_generator_xy2:inst5\|serializer_v1:inst1aa " "Elaborating entity \"serializer_v1\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|serializer_v1:inst1aa\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst1aa" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_bit_calc_sm myGalvo_v2:inst1\|frame_generator_xy2:inst5\|parity_bit_calc_sm:inst1 " "Elaborating entity \"parity_bit_calc_sm\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|parity_bit_calc_sm:inst1\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_v1 myGalvo_v2:inst1\|frame_generator_xy2:inst5\|binary_counter_v1:inst3 " "Elaborating entity \"binary_counter_v1\" for hierarchy \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|binary_counter_v1:inst3\"" {  } { { "../myGalvo_v2/frame_generator_xy2.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_devkit PLL_devkit:inst2 " "Elaborating entity \"PLL_devkit\" for hierarchy \"PLL_devkit:inst2\"" {  } { { "c5gx_devkit_DUT.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_devkit_0002 PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst " "Elaborating entity \"PLL_devkit_0002\" for hierarchy \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\"" {  } { { "PLL_devkit/PLL_devkit.v" "pll_devkit_inst" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "altera_pll_i" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916618 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588820916633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820916678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_devkit:inst2\|PLL_devkit_0002:pll_devkit_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820916678 ""}  } { { "PLL_devkit/PLL_devkit/PLL_devkit_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588820916678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_rgp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rgp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_rgp " "Found entity 1: sld_ela_trigger_rgp" {  } { { "db/sld_ela_trigger_rgp.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_ela_trigger_rgp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820917778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820917778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5 " "Found entity 1: sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5" {  } { { "db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4i84 " "Found entity 1: altsyncram_4i84" {  } { { "db/altsyncram_4i84.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_4i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820919568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820919568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820919913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820919913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820920088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820920088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_89i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820920358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820920358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820920438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820920438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820920588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820920588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820920808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820920808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820920898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820920898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820921033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820921033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820921108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820921108 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820921788 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588820921913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.06.23:08:46 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl " "2020.05.06.23:08:46 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820926177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820929698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820929853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820934150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820934328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820934506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820934698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820934702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820934702 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588820935422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5e2d7827/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820935678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820935678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820935788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820935788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820935808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820935808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820935888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820935888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820935998 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820935998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820935998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820936088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820936088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820937888 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|sr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|sr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588820938088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 500 " "Parameter TAP_DISTANCE set to 500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588820938088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588820938088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588820938088 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820938088 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588820938088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0 " "Elaborated megafunction instantiation \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820938268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0 " "Instantiated megafunction \"myGalvo_v2:inst1\|frame_generator_xy2:inst5\|shift_reg1bit:inst0ab\|altshift_taps:sr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820938268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 500 " "Parameter \"TAP_DISTANCE\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820938268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820938268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588820938268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588820938268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_90v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_90v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_90v " "Found entity 1: shift_taps_90v" {  } { { "db/shift_taps_90v.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/shift_taps_90v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820938333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820938333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu91 " "Found entity 1: altsyncram_pu91" {  } { { "db/altsyncram_pu91.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_pu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820938413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820938413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1lf " "Found entity 1: cntr_1lf" {  } { { "db/cntr_1lf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_1lf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820938488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820938488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_h9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588820938583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820938583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588820939590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg1 GND " "Pin \"ledg1\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|ledg1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg2 GND " "Pin \"ledg2\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|ledg2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg3 GND " "Pin \"ledg3\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|ledg3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr1 GND " "Pin \"ledr1\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|ledr1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr2 GND " "Pin \"ledr2\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|ledr2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr3 GND " "Pin \"ledr3\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|ledr3"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[1\] GND " "Pin \"gpio_d\[1\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[3\] GND " "Pin \"gpio_d\[3\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[5\] GND " "Pin \"gpio_d\[5\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[7\] GND " "Pin \"gpio_d\[7\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[9\] GND " "Pin \"gpio_d\[9\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[10\] GND " "Pin \"gpio_d\[10\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[11\] GND " "Pin \"gpio_d\[11\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[12\] GND " "Pin \"gpio_d\[12\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[13\] GND " "Pin \"gpio_d\[13\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[14\] GND " "Pin \"gpio_d\[14\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[15\] GND " "Pin \"gpio_d\[15\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[16\] GND " "Pin \"gpio_d\[16\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[17\] GND " "Pin \"gpio_d\[17\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[18\] GND " "Pin \"gpio_d\[18\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[19\] GND " "Pin \"gpio_d\[19\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[20\] GND " "Pin \"gpio_d\[20\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[21\] GND " "Pin \"gpio_d\[21\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[22\] GND " "Pin \"gpio_d\[22\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[23\] GND " "Pin \"gpio_d\[23\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[24\] GND " "Pin \"gpio_d\[24\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[25\] GND " "Pin \"gpio_d\[25\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[26\] GND " "Pin \"gpio_d\[26\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[27\] GND " "Pin \"gpio_d\[27\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[28\] GND " "Pin \"gpio_d\[28\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[29\] GND " "Pin \"gpio_d\[29\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[30\] GND " "Pin \"gpio_d\[30\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[31\] GND " "Pin \"gpio_d\[31\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[32\] GND " "Pin \"gpio_d\[32\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[33\] GND " "Pin \"gpio_d\[33\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[34\] GND " "Pin \"gpio_d\[34\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[35\] GND " "Pin \"gpio_d\[35\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588820939843 "|c5gx_devkit_DUT|gpio_d[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588820939843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588820940088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820940438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820940966 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 109 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1588820943222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588820943276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588820943276 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx1bit:inst3\|altsyncram:altsyncram_component\|altsyncram_k502:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k502.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 123 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943458 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943463 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bits:inst1\|altsyncram:altsyncram_component\|altsyncram_5sv1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 97 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"myGalvo_v2:inst1\|galvo_memory:inst4\|RAM16kx16bitsA:inst2\|altsyncram:altsyncram_component\|altsyncram_6sv1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6sv1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v" 93 0 0 } } { "../myGalvo_v2/galvo_memory.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd" 110 0 0 } } { "../myGalvo_v2/myGalvo_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd" 275 0 0 } } { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 107 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943468 "|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820943678 "|c5gx_devkit_DUT|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820943678 "|c5gx_devkit_DUT|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820943678 "|c5gx_devkit_DUT|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820943678 "|c5gx_devkit_DUT|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820943678 "|c5gx_devkit_DUT|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588820943678 "|c5gx_devkit_DUT|sw3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588820943678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1921 " "Implemented 1921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588820943678 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588820943678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1730 " "Implemented 1730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588820943678 ""} { "Info" "ICUT_CUT_TM_RAMS" "132 " "Implemented 132 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588820943678 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588820943678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588820943678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588820943748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 23:09:03 2020 " "Processing ended: Wed May 06 23:09:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588820943748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588820943748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588820943748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588820943748 ""}
