static void __init mpc832x_sys_setup_arch(void)\r\n{\r\nstruct device_node *np;\r\nu8 __iomem *bcsr_regs = NULL;\r\nif (ppc_md.progress)\r\nppc_md.progress("mpc832x_sys_setup_arch()", 0);\r\nnp = of_find_node_by_name(NULL, "bcsr");\r\nif (np) {\r\nstruct resource res;\r\nof_address_to_resource(np, 0, &res);\r\nbcsr_regs = ioremap(res.start, resource_size(&res));\r\nof_node_put(np);\r\n}\r\n#ifdef CONFIG_PCI\r\nfor_each_compatible_node(np, "pci", "fsl,mpc8349-pci")\r\nmpc83xx_add_bridge(np);\r\n#endif\r\n#ifdef CONFIG_QUICC_ENGINE\r\nqe_reset();\r\nif ((np = of_find_node_by_name(NULL, "par_io")) != NULL) {\r\npar_io_init(np);\r\nof_node_put(np);\r\nfor (np = NULL; (np = of_find_node_by_name(np, "ucc")) != NULL;)\r\npar_io_of_config(np);\r\n}\r\nif ((np = of_find_compatible_node(NULL, "network", "ucc_geth"))\r\n!= NULL){\r\n#define BCSR8_FETH_RST 0x50\r\nclrbits8(&bcsr_regs[8], BCSR8_FETH_RST);\r\nudelay(1000);\r\nsetbits8(&bcsr_regs[8], BCSR8_FETH_RST);\r\niounmap(bcsr_regs);\r\nof_node_put(np);\r\n}\r\n#endif\r\n}\r\nstatic int __init mpc832x_declare_of_platform_devices(void)\r\n{\r\nof_platform_bus_probe(NULL, mpc832x_ids, NULL);\r\nreturn 0;\r\n}\r\nstatic void __init mpc832x_sys_init_IRQ(void)\r\n{\r\nstruct device_node *np;\r\nnp = of_find_node_by_type(NULL, "ipic");\r\nif (!np)\r\nreturn;\r\nipic_init(np, 0);\r\nipic_set_default_priority();\r\nof_node_put(np);\r\n#ifdef CONFIG_QUICC_ENGINE\r\nnp = of_find_compatible_node(NULL, NULL, "fsl,qe-ic");\r\nif (!np) {\r\nnp = of_find_node_by_type(NULL, "qeic");\r\nif (!np)\r\nreturn;\r\n}\r\nqe_ic_init(np, 0, qe_ic_cascade_low_ipic, qe_ic_cascade_high_ipic);\r\nof_node_put(np);\r\n#endif\r\n}\r\nstatic int __init mpc832x_sys_probe(void)\r\n{\r\nunsigned long root = of_get_flat_dt_root();\r\nreturn of_flat_dt_is_compatible(root, "MPC832xMDS");\r\n}
