AArch64 DIC1.LB.RF+dmb.sy+po
CacheType=DIC
{
0:X2=NOP; 0:X1=x; 0:X3=P1:Lself01; 1:X1=x;
}
 P0          | P1          ;
 LDR W0,[X1] | Lself01:    ;
 DMB SY      |  B L00      ;
 STR W2,[X3] |  MOV W9,#1  ;
             | L00:        ;
             |  MOV W0,#1  ;
             |  STR W0,[X1];
exists (0:X0=1 /\ 1:X9=1)
