TimeQuest Timing Analyzer report for Top
Fri Jul 26 17:59:45 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'DAC_LR_CLK~reg0'
 15. Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|SCLK'
 16. Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 19. Slow 1200mV 85C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|SCLK'
 21. Slow 1200mV 85C Model Hold: 'DAC_LR_CLK~reg0'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'
 32. Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'
 33. Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 34. Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 35. Slow 1200mV 0C Model Hold: 'clk'
 36. Slow 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'
 38. Slow 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'
 48. Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'
 49. Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 50. Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 51. Fast 1200mV 0C Model Hold: 'clk'
 52. Fast 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'
 54. Fast 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.5%      ;
;     Processors 3-4         ;   4.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; clk                                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk }                                                            ;
; DAC_LR_CLK~reg0                                                ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { DAC_LR_CLK~reg0 }                                                ;
; I2C_Protocol:I2C|finish_flag                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { I2C_Protocol:I2C|finish_flag }                                   ;
; I2C_Protocol:I2C|SCLK                                          ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { I2C_Protocol:I2C|SCLK }                                          ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333   ; 12.0 MHz   ; 0.000 ; 41.666   ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk    ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3895.833 ; 0.26 MHz   ; 0.000 ; 1947.916 ; 50.00      ; 4675      ; 24          ;       ;        ;           ;            ; false    ; clk    ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 134.84 MHz ; 134.84 MHz      ; clk                                                            ;                                                ;
; 229.57 MHz ; 229.57 MHz      ; DAC_LR_CLK~reg0                                                ;                                                ;
; 436.49 MHz ; 436.49 MHz      ; I2C_Protocol:I2C|SCLK                                          ;                                                ;
; 534.76 MHz ; 437.64 MHz      ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 811.69 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|finish_flag                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -5.629 ; -4139.024     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.729 ; -22.374       ;
; DAC_LR_CLK~reg0                                                ; -3.356 ; -40.455       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.294 ; -19.395       ;
; I2C_Protocol:I2C|finish_flag                                   ; -0.232 ; -0.461        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk                                                            ; 0.402 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.403 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.406 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.481 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.621 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.285   ; -23.130       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.285   ; -19.275       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.285   ; -5.140        ;
; clk                                                            ; 9.622    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.627 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                         ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -5.629 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a137~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.112     ; 5.545      ;
; -5.629 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a137~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.112     ; 5.545      ;
; -5.588 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.120     ; 5.496      ;
; -5.588 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a133~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.147     ; 5.469      ;
; -5.588 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.120     ; 5.496      ;
; -5.588 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a133~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.147     ; 5.469      ;
; -5.583 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.109     ; 5.502      ;
; -5.583 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.109     ; 5.502      ;
; -5.581 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.488      ;
; -5.581 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.488      ;
; -5.562 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 5.494      ;
; -5.562 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 5.494      ;
; -5.558 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.116     ; 5.470      ;
; -5.558 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.116     ; 5.470      ;
; -5.528 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a219~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.124     ; 5.432      ;
; -5.528 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a219~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.124     ; 5.432      ;
; -5.502 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a182~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.127     ; 5.403      ;
; -5.502 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a182~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.127     ; 5.403      ;
; -5.489 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a203~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.161     ; 5.356      ;
; -5.489 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a203~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.161     ; 5.356      ;
; -5.479 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a129~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.126     ; 5.381      ;
; -5.479 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a129~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.126     ; 5.381      ;
; -5.474 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a213~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.156     ; 5.346      ;
; -5.474 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a213~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.156     ; 5.346      ;
; -5.470 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a217~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.151     ; 5.347      ;
; -5.470 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a217~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.151     ; 5.347      ;
; -5.466 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a180~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.124     ; 5.370      ;
; -5.466 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a180~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.124     ; 5.370      ;
; -5.465 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a194~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.136     ; 5.357      ;
; -5.465 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a194~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.136     ; 5.357      ;
; -5.464 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.112     ; 5.380      ;
; -5.464 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.112     ; 5.380      ;
; -5.462 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a176~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.369      ;
; -5.462 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a176~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.369      ;
; -5.460 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a206~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.154     ; 5.334      ;
; -5.460 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a206~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.154     ; 5.334      ;
; -5.459 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.120     ; 5.367      ;
; -5.459 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.120     ; 5.367      ;
; -5.456 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.166     ; 5.318      ;
; -5.456 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.166     ; 5.318      ;
; -5.454 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.109     ; 5.373      ;
; -5.454 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.109     ; 5.373      ;
; -5.452 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.359      ;
; -5.452 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.359      ;
; -5.446 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a140~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.123     ; 5.351      ;
; -5.446 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a140~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.123     ; 5.351      ;
; -5.411 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.113     ; 5.326      ;
; -5.411 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.113     ; 5.326      ;
; -5.411 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.095     ; 5.344      ;
; -5.411 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.095     ; 5.344      ;
; -5.407 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.115     ; 5.320      ;
; -5.407 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.115     ; 5.320      ;
; -5.403 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.124     ; 5.307      ;
; -5.403 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.124     ; 5.307      ;
; -5.398 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.154     ; 5.272      ;
; -5.398 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.154     ; 5.272      ;
; -5.397 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.116     ; 5.309      ;
; -5.397 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.116     ; 5.309      ;
; -5.394 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a128~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.103     ; 5.319      ;
; -5.394 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.136     ; 5.286      ;
; -5.394 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a128~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.103     ; 5.319      ;
; -5.394 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.136     ; 5.286      ;
; -5.394 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.166     ; 5.256      ;
; -5.394 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.166     ; 5.256      ;
; -5.389 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.106     ; 5.311      ;
; -5.389 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.106     ; 5.311      ;
; -5.388 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a178~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.136     ; 5.280      ;
; -5.388 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a178~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.136     ; 5.280      ;
; -5.377 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.134     ; 5.271      ;
; -5.377 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.134     ; 5.271      ;
; -5.371 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a190~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.132     ; 5.267      ;
; -5.371 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a190~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.132     ; 5.267      ;
; -5.360 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a212~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.135     ; 5.253      ;
; -5.360 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a212~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.135     ; 5.253      ;
; -5.354 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a185~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.129     ; 5.253      ;
; -5.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a307~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.111     ; 5.271      ;
; -5.354 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a185~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.129     ; 5.253      ;
; -5.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a307~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.111     ; 5.271      ;
; -5.352 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.117     ; 5.263      ;
; -5.352 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.117     ; 5.263      ;
; -5.348 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a267~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.160     ; 5.216      ;
; -5.348 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a267~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.160     ; 5.216      ;
; -5.347 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a138~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.128     ; 5.247      ;
; -5.347 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a138~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.128     ; 5.247      ;
; -5.346 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a134~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.111     ; 5.263      ;
; -5.346 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a134~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.111     ; 5.263      ;
; -5.344 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a142~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.118     ; 5.254      ;
; -5.344 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a142~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.118     ; 5.254      ;
; -5.342 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a347~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.092     ; 5.278      ;
; -5.342 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a347~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.092     ; 5.278      ;
; -5.341 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.098     ; 5.271      ;
; -5.341 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.098     ; 5.271      ;
; -5.338 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a1~porta_address_reg0   ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.104     ; 5.262      ;
; -5.338 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a1~porta_re_reg         ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.104     ; 5.262      ;
; -5.336 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a218~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.117     ; 5.247      ;
; -5.336 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a218~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.117     ; 5.247      ;
; -5.335 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.112     ; 5.251      ;
; -5.335 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.112     ; 5.251      ;
; -5.334 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a209~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.241      ;
; -5.334 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a209~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.121     ; 5.241      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.729   ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.214     ; 1.290      ;
; -3.729   ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.214     ; 1.290      ;
; -3.729   ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.214     ; 1.290      ;
; -3.729   ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.214     ; 1.290      ;
; -3.729   ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.214     ; 1.290      ;
; -3.729   ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.214     ; 1.290      ;
; 3893.963 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.786      ;
; 3893.970 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.779      ;
; 3893.971 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.778      ;
; 3893.989 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.760      ;
; 3894.039 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.710      ;
; 3894.068 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.681      ;
; 3894.095 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.654      ;
; 3894.097 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.652      ;
; 3894.103 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.646      ;
; 3894.110 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.639      ;
; 3894.143 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.606      ;
; 3894.231 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.518      ;
; 3894.406 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.343      ;
; 3894.550 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.199      ;
; 3894.578 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.171      ;
; 3894.581 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.168      ;
; 3894.592 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 1.157      ;
; 3894.941 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 0.808      ;
; 3894.948 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 0.801      ;
; 3894.984 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.082     ; 0.765      ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DAC_LR_CLK~reg0'                                                                            ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -3.356 ; read_counter[5]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 4.274      ;
; -3.155 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 4.073      ;
; -3.134 ; read_counter[5]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 4.052      ;
; -3.091 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 4.009      ;
; -3.045 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.963      ;
; -3.022 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.940      ;
; -2.938 ; read_counter[2]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.856      ;
; -2.933 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.851      ;
; -2.923 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.841      ;
; -2.919 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.837      ;
; -2.916 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.834      ;
; -2.878 ; read_counter[10] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.796      ;
; -2.854 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.772      ;
; -2.847 ; read_counter[8]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.765      ;
; -2.840 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.758      ;
; -2.823 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.741      ;
; -2.802 ; read_counter[4]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.720      ;
; -2.784 ; read_counter[7]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.702      ;
; -2.782 ; read_counter[8]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.700      ;
; -2.762 ; read_counter[6]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.680      ;
; -2.759 ; read_counter[2]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.677      ;
; -2.758 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.676      ;
; -2.757 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.675      ;
; -2.756 ; read_counter[2]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.674      ;
; -2.755 ; read_counter[2]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.673      ;
; -2.754 ; read_counter[5]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.671      ;
; -2.754 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.672      ;
; -2.749 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.668      ;
; -2.741 ; read_counter[4]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.659      ;
; -2.730 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.648      ;
; -2.727 ; read_counter[8]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.645      ;
; -2.727 ; read_counter[8]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.645      ;
; -2.727 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.645      ;
; -2.726 ; read_counter[8]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.644      ;
; -2.725 ; read_counter[8]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.643      ;
; -2.724 ; read_counter[8]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.642      ;
; -2.724 ; read_counter[8]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.642      ;
; -2.718 ; read_counter[7]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.636      ;
; -2.700 ; read_counter[6]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.618      ;
; -2.695 ; read_counter[6]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.613      ;
; -2.687 ; read_counter[14] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.606      ;
; -2.656 ; read_counter[7]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.574      ;
; -2.647 ; read_counter[9]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.565      ;
; -2.647 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.565      ;
; -2.638 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.556      ;
; -2.635 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.553      ;
; -2.635 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.553      ;
; -2.634 ; read_counter[6]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.552      ;
; -2.633 ; read_counter[6]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.551      ;
; -2.632 ; read_counter[6]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.550      ;
; -2.632 ; read_counter[6]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.550      ;
; -2.631 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.549      ;
; -2.630 ; read_counter[5]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.548      ;
; -2.629 ; read_counter[5]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.547      ;
; -2.628 ; read_counter[5]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.546      ;
; -2.627 ; read_counter[5]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.545      ;
; -2.594 ; read_counter[2]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.511      ;
; -2.593 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.510      ;
; -2.592 ; read_counter[14] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.511      ;
; -2.591 ; read_counter[14] ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.510      ;
; -2.590 ; read_counter[14] ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.509      ;
; -2.589 ; read_counter[14] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.508      ;
; -2.588 ; read_counter[14] ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.507      ;
; -2.587 ; read_counter[14] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.506      ;
; -2.577 ; read_counter[0]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.495      ;
; -2.577 ; read_counter[0]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.495      ;
; -2.576 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.494      ;
; -2.575 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.493      ;
; -2.574 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.492      ;
; -2.574 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.492      ;
; -2.569 ; read_counter[8]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.487      ;
; -2.564 ; read_counter[1]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.482      ;
; -2.564 ; read_counter[3]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.482      ;
; -2.563 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.481      ;
; -2.563 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.481      ;
; -2.562 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.480      ;
; -2.562 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.480      ;
; -2.561 ; read_counter[1]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.479      ;
; -2.561 ; read_counter[3]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.479      ;
; -2.561 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.479      ;
; -2.560 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.478      ;
; -2.560 ; read_counter[3]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.478      ;
; -2.560 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.478      ;
; -2.559 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.477      ;
; -2.559 ; read_counter[3]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.477      ;
; -2.559 ; read_counter[7]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.477      ;
; -2.558 ; read_counter[7]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.476      ;
; -2.557 ; read_counter[7]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.475      ;
; -2.556 ; read_counter[7]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.474      ;
; -2.553 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.470      ;
; -2.501 ; read_counter[6]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.418      ;
; -2.494 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.412      ;
; -2.489 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.406      ;
; -2.474 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.393      ;
; -2.473 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.391      ;
; -2.472 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.390      ;
; -2.471 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.389      ;
; -2.470 ; read_counter[4]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.388      ;
; -2.469 ; read_counter[4]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.387      ;
; -2.468 ; read_counter[4]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.386      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                         ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -1.294 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.294 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.161      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.209      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.209      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.209      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.209      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.209      ;
; -1.274 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.274 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.141      ;
; -1.208 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.075      ;
; -1.184 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.184 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 2.051      ;
; -1.171 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.089      ;
; -1.171 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.089      ;
; -1.171 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.089      ;
; -1.171 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.089      ;
; -1.171 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 2.089      ;
; -1.072 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.072 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.131     ; 1.939      ;
; -1.061 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.979      ;
; -1.061 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.979      ;
; -1.061 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.979      ;
; -1.061 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.979      ;
; -1.061 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.979      ;
; -1.019 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.937      ;
; -1.019 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.937      ;
; -1.019 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.937      ;
; -1.019 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.937      ;
; -1.019 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.937      ;
; -0.921 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.839      ;
; -0.908 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.826      ;
; -0.908 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.826      ;
; -0.908 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.826      ;
; -0.908 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.080     ; 1.826      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.232 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.150      ;
; -0.229 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.147      ;
; -0.227 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.145      ;
; 0.049  ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.869      ;
; 0.050  ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.868      ;
; 0.052  ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.866      ;
; 0.153  ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                            ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.402 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.441 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.708      ;
; 0.643 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.657 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.661 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.930      ;
; 0.665 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.932      ;
; 0.669 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.689 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.956      ;
; 0.904 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a416~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.433      ; 1.559      ;
; 0.908 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a20~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.432      ; 1.562      ;
; 0.931 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 3.079      ; 4.458      ;
; 0.960 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.227      ;
; 0.963 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a49~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.473      ; 1.658      ;
; 0.970 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.237      ;
; 0.973 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.975 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.978 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.245      ;
; 0.981 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.248      ;
; 0.982 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a424~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.435      ; 1.639      ;
; 0.984 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.252      ;
; 0.988 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.990 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.257      ;
; 0.992 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.996 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.263      ;
; 0.997 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.264      ;
; 1.001 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.268      ;
; 1.081 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.348      ;
; 1.086 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.353      ;
; 1.096 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.366      ;
; 1.101 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.369      ;
; 1.102 ; counter[0]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.334     ; 0.984      ;
; 1.104 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.371      ;
; 1.107 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.374      ;
; 1.111 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.378      ;
; 1.113 ; counter[1]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.334     ; 0.995      ;
; 1.114 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.381      ;
; 1.118 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.122 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.389      ;
; 1.123 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.390      ;
; 1.127 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.152 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 3.079      ; 4.679      ;
; 1.207 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.474      ;
; 1.207 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.474      ;
; 1.212 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.479      ;
; 1.212 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.479      ;
; 1.215 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.334     ; 1.097      ;
; 1.222 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.489      ;
; 1.225 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.492      ;
; 1.227 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.494      ;
; 1.228 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.495      ;
; 1.230 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.497      ;
; 1.233 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.500      ;
; 1.240 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.507      ;
; 1.244 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.511      ;
; 1.248 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.515      ;
; 1.249 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.516      ;
; 1.253 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.520      ;
; 1.333 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.600      ;
; 1.333 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.600      ;
; 1.338 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.605      ;
; 1.338 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.605      ;
; 1.348 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.615      ;
; 1.348 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.615      ;
; 1.351 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.618      ;
; 1.353 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.620      ;
; 1.354 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.621      ;
; 1.356 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.623      ;
; 1.359 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.626      ;
; 1.370 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.637      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.403 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.674      ;
; 0.473 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.739      ;
; 0.475 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.741      ;
; 0.475 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.741      ;
; 0.696 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.962      ;
; 0.698 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.964      ;
; 0.701 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.967      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                     ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.406 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.674      ;
; 0.426 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.694      ;
; 0.436 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.704      ;
; 0.664 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.932      ;
; 0.672 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.940      ;
; 0.684 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.952      ;
; 0.696 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.964      ;
; 0.928 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.196      ;
; 0.989 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.257      ;
; 0.991 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.259      ;
; 0.997 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.265      ;
; 1.002 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.270      ;
; 1.006 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.274      ;
; 1.011 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.279      ;
; 1.060 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.328      ;
; 1.110 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.378      ;
; 1.123 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.391      ;
; 1.132 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.400      ;
; 1.137 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.405      ;
; 1.155 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.423      ;
; 3.673 ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.338      ;
; 3.673 ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.338      ;
; 3.673 ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.338      ;
; 3.673 ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.338      ;
; 3.673 ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.338      ;
; 3.673 ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.338      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                         ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.481 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 0.747      ;
; 0.551 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 0.950      ;
; 0.551 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 0.950      ;
; 0.552 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 0.951      ;
; 0.553 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 0.952      ;
; 0.556 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 0.955      ;
; 0.557 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 0.956      ;
; 0.692 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 0.958      ;
; 0.693 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 0.959      ;
; 0.708 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 0.974      ;
; 0.711 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 0.977      ;
; 0.742 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.141      ;
; 0.743 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.142      ;
; 0.745 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.144      ;
; 0.773 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.172      ;
; 0.776 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.175      ;
; 0.776 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.175      ;
; 0.780 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.179      ;
; 0.801 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.200      ;
; 0.814 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.213      ;
; 0.833 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.232      ;
; 0.838 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.237      ;
; 0.840 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.239      ;
; 0.896 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.295      ;
; 0.896 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.295      ;
; 0.899 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.298      ;
; 0.900 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.299      ;
; 0.901 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.300      ;
; 0.902 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.301      ;
; 0.903 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.302      ;
; 0.906 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.305      ;
; 0.907 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.306      ;
; 1.009 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.275      ;
; 1.016 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.282      ;
; 1.020 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.021 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.287      ;
; 1.025 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.291      ;
; 1.029 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.092 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.491      ;
; 1.092 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.491      ;
; 1.092 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.491      ;
; 1.093 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.492      ;
; 1.093 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.492      ;
; 1.094 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.493      ;
; 1.117 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.516      ;
; 1.130 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.529      ;
; 1.142 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.408      ;
; 1.147 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.413      ;
; 1.150 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.416      ;
; 1.155 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.421      ;
; 1.167 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.566      ;
; 1.270 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.669      ;
; 1.472 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.871      ;
; 1.483 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.882      ;
; 1.521 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.193      ; 1.920      ;
; 1.564 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.830      ;
; 1.564 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.830      ;
; 1.564 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.830      ;
; 1.564 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.830      ;
; 1.587 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.853      ;
; 1.680 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.946      ;
; 1.680 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 1.946      ;
; 1.770 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 2.036      ;
; 1.770 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 2.036      ;
; 1.770 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.080      ; 2.036      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DAC_LR_CLK~reg0'                                                                            ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.621 ; read_counter[16] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 0.886      ;
; 0.657 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.923      ;
; 0.678 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.944      ;
; 0.679 ; read_counter[9]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.945      ;
; 0.679 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.945      ;
; 0.680 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.946      ;
; 0.680 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.946      ;
; 0.689 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.955      ;
; 0.702 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.968      ;
; 0.750 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.750 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.411      ;
; 0.894 ; read_counter[17] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 1.159      ;
; 0.924 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.444      ; 2.584      ;
; 0.961 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.961 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.445      ; 2.622      ;
; 0.974 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.240      ;
; 0.985 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.251      ;
; 0.994 ; read_counter[4]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.260      ;
; 1.000 ; read_counter[7]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.266      ;
; 1.005 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.271      ;
; 1.007 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.273      ;
; 1.011 ; read_counter[6]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.277      ;
; 1.031 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.297      ;
; 1.095 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.362      ;
; 1.116 ; read_counter[2]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.382      ;
; 1.117 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.383      ;
; 1.120 ; read_counter[4]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.386      ;
; 1.121 ; read_counter[7]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.387      ;
; 1.122 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.388      ;
; 1.123 ; read_counter[3]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.389      ;
; 1.127 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.393      ;
; 1.131 ; read_counter[8]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.397      ;
; 1.132 ; read_counter[6]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.398      ;
; 1.133 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.399      ;
; 1.133 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.399      ;
; 1.133 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.399      ;
; 1.136 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.402      ;
; 1.178 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.444      ;
; 1.213 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.479      ;
; 1.213 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.479      ;
; 1.221 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.487      ;
; 1.227 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.493      ;
; 1.237 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.081      ; 1.504      ;
; 1.241 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.507      ;
; 1.242 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.508      ;
; 1.243 ; read_counter[9]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.509      ;
; 1.247 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.513      ;
; 1.249 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.515      ;
; 1.252 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.518      ;
; 1.257 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.523      ;
; 1.258 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.524      ;
; 1.263 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.529      ;
; 1.264 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.530      ;
; 1.348 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.614      ;
; 1.353 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.619      ;
; 1.363 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.629      ;
; 1.367 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.633      ;
; 1.369 ; read_counter[9]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.635      ;
; 1.370 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; read_counter[4]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.638      ;
; 1.373 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.639      ;
; 1.383 ; read_counter[8]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.649      ;
; 1.384 ; read_counter[6]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.650      ;
; 1.390 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.656      ;
; 1.432 ; read_counter[17] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.698      ;
; 1.433 ; read_counter[17] ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.699      ;
; 1.444 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.710      ;
; 1.457 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.723      ;
; 1.461 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.727      ;
; 1.468 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.734      ;
; 1.474 ; read_counter[1]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.740      ;
; 1.489 ; read_counter[2]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.755      ;
; 1.493 ; read_counter[4]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.759      ;
; 1.494 ; read_counter[2]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.760      ;
; 1.496 ; read_counter[3]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.762      ;
; 1.499 ; read_counter[7]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.765      ;
; 1.501 ; read_counter[3]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.767      ;
; 1.502 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.768      ;
; 1.507 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.773      ;
; 1.510 ; read_counter[6]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.776      ;
; 1.511 ; read_counter[0]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.777      ;
; 1.530 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.796      ;
; 1.567 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.833      ;
; 1.567 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.833      ;
; 1.570 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.836      ;
; 1.572 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.838      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 145.67 MHz ; 145.67 MHz      ; clk                                                            ;                                                ;
; 253.55 MHz ; 253.55 MHz      ; DAC_LR_CLK~reg0                                                ;                                                ;
; 480.77 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|SCLK                                          ; limit due to minimum period restriction (tmin) ;
; 592.77 MHz ; 437.64 MHz      ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 901.71 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|finish_flag                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -4.992 ; -3722.811     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.217 ; -19.302       ;
; DAC_LR_CLK~reg0                                                ; -2.944 ; -34.680       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.086 ; -16.260       ;
; I2C_Protocol:I2C|finish_flag                                   ; -0.109 ; -0.218        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; I2C_Protocol:I2C|finish_flag                                   ; 0.354 ; 0.000         ;
; clk                                                            ; 0.354 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.364 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.433 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.571 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.285   ; -23.130       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.285   ; -19.275       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.285   ; -5.140        ;
; clk                                                            ; 9.643    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.628 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -4.992 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a137~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.041     ; 4.971      ;
; -4.992 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a137~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.041     ; 4.971      ;
; -4.974 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 4.898      ;
; -4.974 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 4.898      ;
; -4.969 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a133~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.076     ; 4.913      ;
; -4.969 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a133~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.076     ; 4.913      ;
; -4.964 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.050     ; 4.934      ;
; -4.964 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.050     ; 4.934      ;
; -4.958 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.038     ; 4.940      ;
; -4.958 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.038     ; 4.940      ;
; -4.950 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.049     ; 4.921      ;
; -4.950 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.049     ; 4.921      ;
; -4.937 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.026     ; 4.931      ;
; -4.937 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.026     ; 4.931      ;
; -4.934 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.047     ; 4.907      ;
; -4.934 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.047     ; 4.907      ;
; -4.932 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.065     ; 4.887      ;
; -4.932 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.065     ; 4.887      ;
; -4.927 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a219~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.054     ; 4.893      ;
; -4.927 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a219~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.054     ; 4.893      ;
; -4.891 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.050     ; 4.861      ;
; -4.891 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.050     ; 4.861      ;
; -4.887 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a267~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.090     ; 4.817      ;
; -4.887 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.046     ; 4.861      ;
; -4.887 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.046     ; 4.861      ;
; -4.887 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a267~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.090     ; 4.817      ;
; -4.885 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a182~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.057     ; 4.848      ;
; -4.885 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a182~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.057     ; 4.848      ;
; -4.885 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.038     ; 4.867      ;
; -4.885 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.038     ; 4.867      ;
; -4.877 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.049     ; 4.848      ;
; -4.877 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.049     ; 4.848      ;
; -4.873 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a203~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.092     ; 4.801      ;
; -4.873 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a203~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.092     ; 4.801      ;
; -4.872 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a129~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.057     ; 4.835      ;
; -4.872 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a129~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.057     ; 4.835      ;
; -4.871 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a1~porta_address_reg0   ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.033     ; 4.858      ;
; -4.871 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a1~porta_re_reg         ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.033     ; 4.858      ;
; -4.866 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a213~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.800      ;
; -4.866 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a213~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.800      ;
; -4.860 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a180~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.054     ; 4.826      ;
; -4.860 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a217~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.080     ; 4.800      ;
; -4.860 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a180~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.054     ; 4.826      ;
; -4.860 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a217~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.080     ; 4.800      ;
; -4.854 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a176~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.051     ; 4.823      ;
; -4.854 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a176~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.051     ; 4.823      ;
; -4.852 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a261~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.075     ; 4.797      ;
; -4.852 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a261~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.075     ; 4.797      ;
; -4.849 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a206~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.783      ;
; -4.849 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a206~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.783      ;
; -4.846 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a194~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.064     ; 4.802      ;
; -4.846 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a194~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.064     ; 4.802      ;
; -4.845 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.041     ; 4.824      ;
; -4.845 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.041     ; 4.824      ;
; -4.831 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a8~porta_address_reg0   ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.078     ; 4.773      ;
; -4.831 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a8~porta_re_reg         ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.078     ; 4.773      ;
; -4.830 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a140~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.052     ; 4.798      ;
; -4.830 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a140~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.052     ; 4.798      ;
; -4.824 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a24~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.078     ; 4.766      ;
; -4.824 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a24~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.078     ; 4.766      ;
; -4.811 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.042     ; 4.789      ;
; -4.811 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.042     ; 4.789      ;
; -4.809 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a212~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.063     ; 4.766      ;
; -4.809 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a212~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.063     ; 4.766      ;
; -4.808 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.062     ; 4.766      ;
; -4.808 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.062     ; 4.766      ;
; -4.806 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.054     ; 4.772      ;
; -4.806 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.054     ; 4.772      ;
; -4.804 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 4.728      ;
; -4.804 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 4.728      ;
; -4.798 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.732      ;
; -4.798 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a12~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.038     ; 4.780      ;
; -4.798 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a12~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.038     ; 4.780      ;
; -4.798 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.732      ;
; -4.794 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.035     ; 4.779      ;
; -4.794 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.035     ; 4.779      ;
; -4.793 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.025     ; 4.788      ;
; -4.793 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.025     ; 4.788      ;
; -4.790 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.046     ; 4.764      ;
; -4.790 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.046     ; 4.764      ;
; -4.790 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.043     ; 4.767      ;
; -4.790 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.043     ; 4.767      ;
; -4.787 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.045     ; 4.762      ;
; -4.787 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.045     ; 4.762      ;
; -4.787 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.063     ; 4.744      ;
; -4.787 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.063     ; 4.744      ;
; -4.785 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a46~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.063     ; 4.742      ;
; -4.785 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a46~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.063     ; 4.742      ;
; -4.785 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.055     ; 4.750      ;
; -4.785 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.055     ; 4.750      ;
; -4.784 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a128~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.034     ; 4.770      ;
; -4.784 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a128~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.034     ; 4.770      ;
; -4.781 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a347~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.022     ; 4.779      ;
; -4.781 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a40~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.050     ; 4.751      ;
; -4.781 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a40~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.050     ; 4.751      ;
; -4.781 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a347~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.022     ; 4.779      ;
; -4.780 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a178~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.064     ; 4.736      ;
; -4.780 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.028     ; 4.772      ;
; -4.780 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a178~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.064     ; 4.736      ;
; -4.780 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.028     ; 4.772      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.217   ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.183      ;
; -3.217   ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.183      ;
; -3.217   ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.183      ;
; -3.217   ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.183      ;
; -3.217   ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.183      ;
; -3.217   ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.183      ;
; 3894.146 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.613      ;
; 3894.155 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.604      ;
; 3894.165 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.594      ;
; 3894.194 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.565      ;
; 3894.220 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.539      ;
; 3894.250 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.509      ;
; 3894.262 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.497      ;
; 3894.270 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.489      ;
; 3894.271 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.488      ;
; 3894.278 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.481      ;
; 3894.316 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.443      ;
; 3894.390 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.369      ;
; 3894.547 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.212      ;
; 3894.681 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.078      ;
; 3894.709 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.050      ;
; 3894.711 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.048      ;
; 3894.716 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.043      ;
; 3895.025 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.734      ;
; 3895.039 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.720      ;
; 3895.076 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.683      ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'                                                                             ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -2.944 ; read_counter[5]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.870      ;
; -2.764 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.691      ;
; -2.731 ; read_counter[5]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.657      ;
; -2.709 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.636      ;
; -2.667 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.594      ;
; -2.645 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.572      ;
; -2.592 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.519      ;
; -2.575 ; read_counter[2]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.502      ;
; -2.566 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.493      ;
; -2.551 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.478      ;
; -2.550 ; read_counter[10] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.477      ;
; -2.530 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.457      ;
; -2.509 ; read_counter[8]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.436      ;
; -2.498 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.425      ;
; -2.486 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.413      ;
; -2.465 ; read_counter[8]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.392      ;
; -2.455 ; read_counter[4]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.382      ;
; -2.454 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.381      ;
; -2.442 ; read_counter[6]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.369      ;
; -2.439 ; read_counter[7]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.366      ;
; -2.406 ; read_counter[8]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.333      ;
; -2.405 ; read_counter[8]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.332      ;
; -2.404 ; read_counter[8]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.331      ;
; -2.403 ; read_counter[8]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.330      ;
; -2.403 ; read_counter[8]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.330      ;
; -2.402 ; read_counter[8]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.329      ;
; -2.401 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.328      ;
; -2.400 ; read_counter[4]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.327      ;
; -2.398 ; read_counter[6]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.325      ;
; -2.388 ; read_counter[5]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 3.313      ;
; -2.377 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.304      ;
; -2.374 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.300      ;
; -2.371 ; read_counter[2]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.298      ;
; -2.370 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.297      ;
; -2.369 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.296      ;
; -2.368 ; read_counter[2]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.295      ;
; -2.368 ; read_counter[2]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.295      ;
; -2.367 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.294      ;
; -2.361 ; read_counter[6]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.288      ;
; -2.359 ; read_counter[7]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.286      ;
; -2.347 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.274      ;
; -2.333 ; read_counter[14] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.260      ;
; -2.324 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.251      ;
; -2.323 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.250      ;
; -2.322 ; read_counter[6]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.249      ;
; -2.321 ; read_counter[6]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.248      ;
; -2.321 ; read_counter[6]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.248      ;
; -2.320 ; read_counter[6]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.247      ;
; -2.319 ; read_counter[9]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.245      ;
; -2.315 ; read_counter[7]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.242      ;
; -2.313 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.239      ;
; -2.312 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.238      ;
; -2.311 ; read_counter[5]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.237      ;
; -2.310 ; read_counter[5]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.236      ;
; -2.310 ; read_counter[5]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.236      ;
; -2.309 ; read_counter[5]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.235      ;
; -2.285 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.211      ;
; -2.265 ; read_counter[8]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.192      ;
; -2.254 ; read_counter[0]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.181      ;
; -2.253 ; read_counter[0]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.180      ;
; -2.252 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.179      ;
; -2.251 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.178      ;
; -2.251 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.178      ;
; -2.250 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; read_counter[2]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.176      ;
; -2.239 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.166      ;
; -2.238 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.165      ;
; -2.238 ; read_counter[3]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.165      ;
; -2.237 ; read_counter[7]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.164      ;
; -2.237 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.164      ;
; -2.236 ; read_counter[7]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.163      ;
; -2.236 ; read_counter[7]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.163      ;
; -2.236 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.163      ;
; -2.235 ; read_counter[7]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.162      ;
; -2.235 ; read_counter[3]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.162      ;
; -2.234 ; read_counter[3]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.161      ;
; -2.233 ; read_counter[3]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.160      ;
; -2.211 ; read_counter[14] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.138      ;
; -2.210 ; read_counter[14] ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.137      ;
; -2.209 ; read_counter[14] ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.136      ;
; -2.208 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.134      ;
; -2.208 ; read_counter[14] ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.135      ;
; -2.208 ; read_counter[14] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.135      ;
; -2.207 ; read_counter[14] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.134      ;
; -2.203 ; read_counter[6]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.129      ;
; -2.189 ; read_counter[1]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.116      ;
; -2.188 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.115      ;
; -2.187 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.114      ;
; -2.186 ; read_counter[1]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.113      ;
; -2.185 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.112      ;
; -2.184 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.110      ;
; -2.184 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.111      ;
; -2.155 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.082      ;
; -2.154 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.081      ;
; -2.153 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.080      ;
; -2.153 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 3.079      ;
; -2.152 ; read_counter[4]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.079      ;
; -2.152 ; read_counter[4]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.079      ;
; -2.151 ; read_counter[4]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.078      ;
; -2.133 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.060      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -1.086 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.086 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.963      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.068 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.068 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.945      ;
; -1.029 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.906      ;
; -0.991 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.991 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.868      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.906      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.906      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.906      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.906      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.906      ;
; -0.885 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.885 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.122     ; 1.762      ;
; -0.870 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.797      ;
; -0.870 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.797      ;
; -0.870 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.797      ;
; -0.870 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.797      ;
; -0.870 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.797      ;
; -0.840 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.767      ;
; -0.840 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.767      ;
; -0.840 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.767      ;
; -0.840 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.767      ;
; -0.840 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.767      ;
; -0.737 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.664      ;
; -0.737 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.664      ;
; -0.737 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.664      ;
; -0.737 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.664      ;
; -0.737 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.664      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.109 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 1.036      ;
; -0.109 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 1.036      ;
; -0.107 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 1.034      ;
; 0.139  ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.788      ;
; 0.140  ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.787      ;
; 0.142  ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.785      ;
; 0.244  ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.354 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.608      ;
; 0.427 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.670      ;
; 0.429 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.672      ;
; 0.430 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.673      ;
; 0.635 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.878      ;
; 0.637 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.880      ;
; 0.639 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.882      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.354 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.398 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.642      ;
; 0.587 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.832      ;
; 0.600 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.844      ;
; 0.602 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.846      ;
; 0.604 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.848      ;
; 0.606 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.850      ;
; 0.610 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.854      ;
; 0.611 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 0.855      ;
; 0.623 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.866      ;
; 0.825 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a416~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.386      ; 1.412      ;
; 0.829 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a20~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.385      ; 1.415      ;
; 0.875 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.877 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.121      ;
; 0.884 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a49~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.422      ; 1.507      ;
; 0.886 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.130      ;
; 0.888 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.133      ;
; 0.892 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.136      ;
; 0.894 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.138      ;
; 0.899 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.143      ;
; 0.899 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a424~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.388      ; 1.489      ;
; 0.903 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.147      ;
; 0.905 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.149      ;
; 0.910 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.154      ;
; 0.961 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 2.795      ; 4.170      ;
; 0.974 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.218      ;
; 0.985 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.229      ;
; 0.987 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.232      ;
; 0.991 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.235      ;
; 0.996 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.240      ;
; 0.997 ; counter[0]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.303     ; 0.895      ;
; 0.998 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.242      ;
; 0.998 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.243      ;
; 0.999 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.243      ;
; 1.002 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.246      ;
; 1.002 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.246      ;
; 1.004 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.248      ;
; 1.009 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.253      ;
; 1.010 ; counter[1]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.303     ; 0.908      ;
; 1.013 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.257      ;
; 1.015 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.259      ;
; 1.020 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.264      ;
; 1.084 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.084 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.095 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.339      ;
; 1.097 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.341      ;
; 1.098 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.342      ;
; 1.098 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.342      ;
; 1.101 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.345      ;
; 1.106 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.350      ;
; 1.108 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.352      ;
; 1.109 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.353      ;
; 1.111 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.303     ; 1.009      ;
; 1.112 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.356      ;
; 1.112 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.356      ;
; 1.114 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.358      ;
; 1.119 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.363      ;
; 1.125 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.369      ;
; 1.130 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.374      ;
; 1.155 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 2.795      ; 4.364      ;
; 1.194 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.438      ;
; 1.194 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.438      ;
; 1.205 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.449      ;
; 1.205 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.449      ;
; 1.205 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.449      ;
; 1.207 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.451      ;
; 1.208 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.452      ;
; 1.211 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.455      ;
; 1.216 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.460      ;
; 1.218 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.462      ;
; 1.222 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.466      ;
; 1.224 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.468      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.364 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.630      ;
; 0.402 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.646      ;
; 0.606 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.850      ;
; 0.615 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.859      ;
; 0.628 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.641 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.855 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.099      ;
; 0.894 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.138      ;
; 0.901 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.146      ;
; 0.909 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.153      ;
; 0.912 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.156      ;
; 0.920 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.164      ;
; 0.972 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.216      ;
; 1.001 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.245      ;
; 1.011 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.255      ;
; 1.019 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.263      ;
; 1.041 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.059 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.303      ;
; 3.240 ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.278     ; 1.225      ;
; 3.240 ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.278     ; 1.225      ;
; 3.240 ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.278     ; 1.225      ;
; 3.240 ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.278     ; 1.225      ;
; 3.240 ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.278     ; 1.225      ;
; 3.240 ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.278     ; 1.225      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.433 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.676      ;
; 0.508 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 0.872      ;
; 0.508 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 0.872      ;
; 0.509 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 0.873      ;
; 0.510 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 0.874      ;
; 0.514 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 0.878      ;
; 0.514 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 0.878      ;
; 0.631 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.874      ;
; 0.631 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.874      ;
; 0.647 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.890      ;
; 0.649 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.892      ;
; 0.692 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.056      ;
; 0.693 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.057      ;
; 0.696 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.060      ;
; 0.714 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.078      ;
; 0.717 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.081      ;
; 0.717 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.081      ;
; 0.720 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.084      ;
; 0.739 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.103      ;
; 0.744 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.108      ;
; 0.769 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.133      ;
; 0.774 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.138      ;
; 0.781 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.145      ;
; 0.831 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.195      ;
; 0.831 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.195      ;
; 0.834 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.198      ;
; 0.834 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.198      ;
; 0.835 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.199      ;
; 0.836 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.200      ;
; 0.836 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.200      ;
; 0.844 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.208      ;
; 0.847 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.211      ;
; 0.916 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.159      ;
; 0.918 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.161      ;
; 0.919 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.162      ;
; 0.927 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.170      ;
; 0.930 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.173      ;
; 0.935 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.178      ;
; 0.983 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.347      ;
; 0.983 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.347      ;
; 0.989 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.353      ;
; 0.989 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.353      ;
; 0.989 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.353      ;
; 1.004 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.368      ;
; 1.024 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.388      ;
; 1.026 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.269      ;
; 1.034 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.277      ;
; 1.037 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.280      ;
; 1.045 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.288      ;
; 1.051 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.415      ;
; 1.059 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.423      ;
; 1.166 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.530      ;
; 1.337 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.701      ;
; 1.344 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.708      ;
; 1.387 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.173      ; 1.751      ;
; 1.443 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.686      ;
; 1.443 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.686      ;
; 1.443 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.686      ;
; 1.443 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.686      ;
; 1.472 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.715      ;
; 1.547 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.790      ;
; 1.547 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.790      ;
; 1.629 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.872      ;
; 1.629 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.872      ;
; 1.629 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.872      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'                                                                             ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.571 ; read_counter[16] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.814      ;
; 0.600 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.844      ;
; 0.617 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.861      ;
; 0.617 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; read_counter[9]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.862      ;
; 0.618 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.861      ;
; 0.621 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.864      ;
; 0.627 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.871      ;
; 0.640 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.884      ;
; 0.663 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.663 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.193      ;
; 0.811 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.329      ; 2.341      ;
; 0.821 ; read_counter[17] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.064      ;
; 0.842 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.842 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.330      ; 2.373      ;
; 0.887 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.131      ;
; 0.904 ; read_counter[4]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.148      ;
; 0.905 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.149      ;
; 0.911 ; read_counter[7]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.154      ;
; 0.917 ; read_counter[6]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.160      ;
; 0.947 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.190      ;
; 0.986 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.230      ;
; 0.988 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.231      ;
; 1.004 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.248      ;
; 1.009 ; read_counter[2]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; read_counter[7]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.253      ;
; 1.013 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.257      ;
; 1.014 ; read_counter[4]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; read_counter[8]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.258      ;
; 1.015 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.259      ;
; 1.015 ; read_counter[6]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.259      ;
; 1.015 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.259      ;
; 1.016 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.259      ;
; 1.018 ; read_counter[3]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.261      ;
; 1.025 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.269      ;
; 1.038 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.281      ;
; 1.063 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.306      ;
; 1.096 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.340      ;
; 1.109 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.352      ;
; 1.111 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.356      ;
; 1.114 ; read_counter[9]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.358      ;
; 1.115 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.360      ;
; 1.119 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.362      ;
; 1.119 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.363      ;
; 1.124 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.368      ;
; 1.125 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.369      ;
; 1.128 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.371      ;
; 1.130 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.374      ;
; 1.136 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.380      ;
; 1.137 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.380      ;
; 1.213 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.456      ;
; 1.217 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.461      ;
; 1.219 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.462      ;
; 1.222 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.466      ;
; 1.224 ; read_counter[9]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.468      ;
; 1.226 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.470      ;
; 1.229 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.473      ;
; 1.233 ; read_counter[4]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.477      ;
; 1.234 ; read_counter[8]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.478      ;
; 1.235 ; read_counter[6]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.479      ;
; 1.247 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.490      ;
; 1.291 ; read_counter[17] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.534      ;
; 1.292 ; read_counter[17] ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.535      ;
; 1.310 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.553      ;
; 1.317 ; read_counter[1]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.561      ;
; 1.327 ; read_counter[2]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.571      ;
; 1.330 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.573      ;
; 1.332 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.575      ;
; 1.332 ; read_counter[4]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.576      ;
; 1.336 ; read_counter[3]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.580      ;
; 1.338 ; read_counter[2]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.582      ;
; 1.339 ; read_counter[7]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.583      ;
; 1.341 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.584      ;
; 1.345 ; read_counter[0]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; read_counter[6]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.589      ;
; 1.347 ; read_counter[3]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.591      ;
; 1.356 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.600      ;
; 1.381 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.625      ;
; 1.398 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.641      ;
; 1.415 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.658      ;
; 1.419 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.662      ;
; 1.424 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.667      ;
; 1.426 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.669      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -2.463 ; -1727.084     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.614 ; -9.684        ;
; DAC_LR_CLK~reg0                                                ; -1.150 ; -11.543       ;
; I2C_Protocol:I2C|SCLK                                          ; -0.107 ; -1.550        ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.394  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; I2C_Protocol:I2C|finish_flag                                   ; 0.181 ; 0.000         ;
; clk                                                            ; 0.181 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.188 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.217 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.280 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.000   ; -18.000       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.000   ; -15.000       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.000   ; -4.000        ;
; clk                                                            ; 9.371    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.697 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -2.463 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a137~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.555     ; 2.907      ;
; -2.463 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a137~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.555     ; 2.907      ;
; -2.453 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a133~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.590     ; 2.862      ;
; -2.453 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a133~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.590     ; 2.862      ;
; -2.444 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.880      ;
; -2.444 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.880      ;
; -2.441 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.552     ; 2.888      ;
; -2.441 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.552     ; 2.888      ;
; -2.435 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.871      ;
; -2.435 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.828      ;
; -2.435 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.871      ;
; -2.435 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.828      ;
; -2.429 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.562     ; 2.866      ;
; -2.429 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.562     ; 2.866      ;
; -2.422 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a182~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.574     ; 2.847      ;
; -2.422 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a182~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.574     ; 2.847      ;
; -2.418 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a129~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.575     ; 2.842      ;
; -2.418 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a129~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.575     ; 2.842      ;
; -2.417 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a203~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.604     ; 2.812      ;
; -2.417 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a203~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.604     ; 2.812      ;
; -2.416 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a219~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.567     ; 2.848      ;
; -2.416 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.544     ; 2.871      ;
; -2.416 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.544     ; 2.871      ;
; -2.416 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a219~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.567     ; 2.848      ;
; -2.414 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a213~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.600     ; 2.813      ;
; -2.414 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a213~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.600     ; 2.813      ;
; -2.414 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.807      ;
; -2.414 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.807      ;
; -2.409 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a217~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.595     ; 2.813      ;
; -2.409 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a217~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.595     ; 2.813      ;
; -2.406 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a180~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.567     ; 2.838      ;
; -2.406 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a180~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.567     ; 2.838      ;
; -2.399 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a206~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.596     ; 2.802      ;
; -2.399 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a206~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.596     ; 2.802      ;
; -2.393 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a176~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.568     ; 2.824      ;
; -2.393 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a176~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.568     ; 2.824      ;
; -2.391 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a194~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.578     ; 2.812      ;
; -2.391 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a194~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.578     ; 2.812      ;
; -2.373 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.809      ;
; -2.373 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.766      ;
; -2.373 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a160~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.809      ;
; -2.373 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.766      ;
; -2.368 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a140~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.570     ; 2.797      ;
; -2.368 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a140~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.570     ; 2.797      ;
; -2.360 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.596     ; 2.763      ;
; -2.360 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.596     ; 2.763      ;
; -2.359 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.555     ; 2.803      ;
; -2.359 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a148~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.555     ; 2.803      ;
; -2.357 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.557     ; 2.799      ;
; -2.357 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.557     ; 2.799      ;
; -2.355 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.574     ; 2.780      ;
; -2.355 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a304~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.574     ; 2.780      ;
; -2.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.554     ; 2.799      ;
; -2.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.557     ; 2.796      ;
; -2.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.557     ; 2.796      ;
; -2.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a313~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.554     ; 2.799      ;
; -2.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.544     ; 2.809      ;
; -2.354 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a168~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.544     ; 2.809      ;
; -2.347 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.566     ; 2.780      ;
; -2.347 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a318~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.566     ; 2.780      ;
; -2.344 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.547     ; 2.796      ;
; -2.344 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.547     ; 2.796      ;
; -2.342 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.583     ; 2.758      ;
; -2.342 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.583     ; 2.758      ;
; -2.340 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.776      ;
; -2.340 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.563     ; 2.776      ;
; -2.339 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a178~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.578     ; 2.760      ;
; -2.339 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a178~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.578     ; 2.760      ;
; -2.337 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.552     ; 2.784      ;
; -2.337 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.552     ; 2.784      ;
; -2.336 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.557     ; 2.778      ;
; -2.336 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a279~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.557     ; 2.778      ;
; -2.328 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a138~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.580     ; 2.747      ;
; -2.328 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a138~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.580     ; 2.747      ;
; -2.326 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a142~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.571     ; 2.754      ;
; -2.326 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a142~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.571     ; 2.754      ;
; -2.325 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a307~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.552     ; 2.772      ;
; -2.325 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a307~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.552     ; 2.772      ;
; -2.325 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.562     ; 2.762      ;
; -2.325 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.562     ; 2.762      ;
; -2.324 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a128~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.550     ; 2.773      ;
; -2.324 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a190~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.577     ; 2.746      ;
; -2.324 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a190~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.577     ; 2.746      ;
; -2.324 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a128~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.550     ; 2.773      ;
; -2.321 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.583     ; 2.737      ;
; -2.321 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a273~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.583     ; 2.737      ;
; -2.319 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a185~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.572     ; 2.746      ;
; -2.319 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a185~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.572     ; 2.746      ;
; -2.316 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a212~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.577     ; 2.738      ;
; -2.316 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a212~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.577     ; 2.738      ;
; -2.307 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.700      ;
; -2.307 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a275~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.606     ; 2.700      ;
; -2.306 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a24~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.595     ; 2.710      ;
; -2.306 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a24~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.595     ; 2.710      ;
; -2.305 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a8~porta_address_reg0   ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.595     ; 2.709      ;
; -2.305 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a8~porta_re_reg         ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.595     ; 2.709      ;
; -2.304 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a315~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.545     ; 2.758      ;
; -2.304 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a315~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.545     ; 2.758      ;
; -2.300 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a158~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.543     ; 2.756      ;
; -2.300 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a158~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.543     ; 2.756      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.614   ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.609      ;
; -1.614   ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.609      ;
; -1.614   ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.609      ;
; -1.614   ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.609      ;
; -1.614   ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.609      ;
; -1.614   ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.609      ;
; 3894.924 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.854      ;
; 3894.928 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.850      ;
; 3894.937 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.841      ;
; 3894.944 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.834      ;
; 3894.968 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.810      ;
; 3894.979 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.799      ;
; 3894.981 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.797      ;
; 3895.005 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.773      ;
; 3895.007 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.771      ;
; 3895.012 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.766      ;
; 3895.016 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.762      ;
; 3895.057 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.721      ;
; 3895.138 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.640      ;
; 3895.203 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.575      ;
; 3895.215 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.563      ;
; 3895.220 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.558      ;
; 3895.221 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.557      ;
; 3895.399 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.379      ;
; 3895.401 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.377      ;
; 3895.419 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.359      ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'                                                                             ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -1.150 ; read_counter[5]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 2.095      ;
; -1.067 ; read_counter[5]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 2.012      ;
; -1.028 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.973      ;
; -0.991 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.936      ;
; -0.970 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.915      ;
; -0.945 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.890      ;
; -0.943 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.888      ;
; -0.931 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.876      ;
; -0.926 ; read_counter[2]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.871      ;
; -0.925 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.870      ;
; -0.924 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.869      ;
; -0.924 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.869      ;
; -0.923 ; read_counter[2]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.868      ;
; -0.922 ; read_counter[2]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.867      ;
; -0.921 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.866      ;
; -0.912 ; read_counter[2]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.857      ;
; -0.905 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.850      ;
; -0.903 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.848      ;
; -0.887 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.832      ;
; -0.880 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.825      ;
; -0.869 ; read_counter[5]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.814      ;
; -0.864 ; read_counter[8]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.809      ;
; -0.852 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.797      ;
; -0.851 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.796      ;
; -0.850 ; read_counter[5]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.795      ;
; -0.849 ; read_counter[5]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.794      ;
; -0.848 ; read_counter[10] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.793      ;
; -0.848 ; read_counter[5]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.793      ;
; -0.847 ; read_counter[5]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.792      ;
; -0.847 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.792      ;
; -0.846 ; read_counter[4]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.791      ;
; -0.844 ; read_counter[8]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.789      ;
; -0.839 ; read_counter[7]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.784      ;
; -0.827 ; read_counter[1]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.772      ;
; -0.827 ; read_counter[8]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.772      ;
; -0.826 ; read_counter[14] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.771      ;
; -0.826 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.771      ;
; -0.826 ; read_counter[8]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.771      ;
; -0.825 ; read_counter[14] ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.770      ;
; -0.825 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.770      ;
; -0.825 ; read_counter[6]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.770      ;
; -0.825 ; read_counter[8]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.770      ;
; -0.824 ; read_counter[14] ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.769      ;
; -0.824 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.769      ;
; -0.824 ; read_counter[1]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.769      ;
; -0.824 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.769      ;
; -0.824 ; read_counter[8]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.769      ;
; -0.823 ; read_counter[14] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.768      ;
; -0.823 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.768      ;
; -0.823 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.768      ;
; -0.823 ; read_counter[8]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.768      ;
; -0.822 ; read_counter[14] ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; read_counter[7]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; read_counter[7]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; read_counter[8]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; read_counter[2]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.767      ;
; -0.821 ; read_counter[14] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; read_counter[7]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.766      ;
; -0.820 ; read_counter[7]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.765      ;
; -0.819 ; read_counter[7]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.764      ;
; -0.806 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.751      ;
; -0.805 ; read_counter[6]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.750      ;
; -0.796 ; read_counter[4]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.741      ;
; -0.791 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.736      ;
; -0.790 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.735      ;
; -0.789 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.734      ;
; -0.788 ; read_counter[4]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.733      ;
; -0.787 ; read_counter[4]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.732      ;
; -0.787 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.732      ;
; -0.786 ; read_counter[6]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.731      ;
; -0.786 ; read_counter[4]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.731      ;
; -0.786 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.731      ;
; -0.785 ; read_counter[6]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.730      ;
; -0.784 ; read_counter[6]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.729      ;
; -0.783 ; read_counter[6]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.728      ;
; -0.782 ; read_counter[6]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.727      ;
; -0.780 ; read_counter[14] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.725      ;
; -0.778 ; read_counter[7]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.723      ;
; -0.766 ; read_counter[9]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.711      ;
; -0.762 ; read_counter[0]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.707      ;
; -0.761 ; read_counter[0]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.706      ;
; -0.760 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.705      ;
; -0.759 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.704      ;
; -0.758 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.703      ;
; -0.757 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.702      ;
; -0.756 ; read_counter[3]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.701      ;
; -0.756 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.701      ;
; -0.755 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.700      ;
; -0.754 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.699      ;
; -0.753 ; read_counter[3]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.698      ;
; -0.752 ; read_counter[3]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.697      ;
; -0.751 ; read_counter[3]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.696      ;
; -0.747 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.692      ;
; -0.737 ; read_counter[8]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.682      ;
; -0.731 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.676      ;
; -0.722 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.667      ;
; -0.720 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.665      ;
; -0.711 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.656      ;
; -0.710 ; read_counter[10] ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.655      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -0.107 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.107 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.033      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.093 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.093 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 1.019      ;
; -0.045 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.045 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.971      ;
; -0.026 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.969      ;
; -0.026 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.969      ;
; -0.026 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.969      ;
; -0.026 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.969      ;
; -0.026 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.969      ;
; 0.003  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.940      ;
; 0.005  ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.005  ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.061     ; 0.921      ;
; 0.013  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.930      ;
; 0.013  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.930      ;
; 0.013  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.930      ;
; 0.013  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.930      ;
; 0.042  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.901      ;
; 0.042  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.901      ;
; 0.042  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.901      ;
; 0.042  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.901      ;
; 0.042  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.901      ;
; 0.068  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.875      ;
; 0.095  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.848      ;
; 0.095  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.848      ;
; 0.095  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.848      ;
; 0.095  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.848      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.394 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.551      ;
; 0.395 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.550      ;
; 0.396 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.549      ;
; 0.534 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.411      ;
; 0.535 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.410      ;
; 0.537 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.408      ;
; 0.586 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.042     ; 0.359      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.181 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.314      ;
; 0.216 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.342      ;
; 0.218 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.344      ;
; 0.218 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.344      ;
; 0.321 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.448      ;
; 0.323 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.042      ; 0.449      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.181 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.198 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.324      ;
; 0.235 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 1.650      ; 2.104      ;
; 0.293 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.300 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.304 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.317 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.443      ;
; 0.349 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 1.650      ; 2.218      ;
; 0.389 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|serial_data                                                                                                                                    ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 1.649      ; 2.257      ;
; 0.434 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a416~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.222      ; 0.760      ;
; 0.439 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a20~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.221      ; 0.764      ;
; 0.442 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.569      ;
; 0.449 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.579      ;
; 0.455 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.581      ;
; 0.458 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; counter[0]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.120     ; 0.453      ;
; 0.460 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a49~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.247      ; 0.811      ;
; 0.460 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a424~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.224      ; 0.788      ;
; 0.461 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.589      ;
; 0.465 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.592      ;
; 0.469 ; counter[1]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.120     ; 0.463      ;
; 0.502 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.120     ; 0.496      ;
; 0.505 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.632      ;
; 0.508 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.635      ;
; 0.512 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.639      ;
; 0.515 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.642      ;
; 0.518 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.647      ;
; 0.524 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.651      ;
; 0.528 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.655      ;
; 0.531 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.657      ;
; 0.532 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.658      ;
; 0.571 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.698      ;
; 0.574 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.700      ;
; 0.575 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.701      ;
; 0.578 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.705      ;
; 0.581 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.708      ;
; 0.584 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.710      ;
; 0.584 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.710      ;
; 0.585 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.711      ;
; 0.587 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.713      ;
; 0.587 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.713      ;
; 0.591 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.717      ;
; 0.594 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.721      ;
; 0.597 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.723      ;
; 0.598 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.724      ;
; 0.636 ; counter[2]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.120     ; 0.630      ;
; 0.637 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.763      ;
; 0.638 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.764      ;
; 0.640 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.766      ;
; 0.641 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.767      ;
; 0.644 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.770      ;
; 0.648 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.774      ;
; 0.650 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.776      ;
; 0.650 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.776      ;
; 0.651 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.777      ;
; 0.653 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.779      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.304 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.310 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.436      ;
; 0.314 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.440      ;
; 0.320 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.446      ;
; 0.418 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.544      ;
; 0.459 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.585      ;
; 0.462 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.588      ;
; 0.467 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.593      ;
; 0.470 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.596      ;
; 0.472 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.598      ;
; 0.475 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.601      ;
; 0.482 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.608      ;
; 0.516 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.642      ;
; 0.522 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.648      ;
; 0.532 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.659      ;
; 0.538 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.664      ;
; 1.897 ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.449     ; 0.624      ;
; 1.897 ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.449     ; 0.624      ;
; 1.897 ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.449     ; 0.624      ;
; 1.897 ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.449     ; 0.624      ;
; 1.897 ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.449     ; 0.624      ;
; 1.897 ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.449     ; 0.624      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.217 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.345      ;
; 0.220 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.431      ;
; 0.220 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.431      ;
; 0.222 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.433      ;
; 0.225 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.436      ;
; 0.226 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.437      ;
; 0.229 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.440      ;
; 0.309 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.520      ;
; 0.310 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.521      ;
; 0.312 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.523      ;
; 0.316 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.444      ;
; 0.317 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.445      ;
; 0.324 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.452      ;
; 0.327 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.538      ;
; 0.328 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.456      ;
; 0.331 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.542      ;
; 0.331 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.542      ;
; 0.333 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.544      ;
; 0.342 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.553      ;
; 0.348 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.559      ;
; 0.356 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.567      ;
; 0.360 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.571      ;
; 0.360 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.571      ;
; 0.383 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.594      ;
; 0.383 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.594      ;
; 0.384 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.595      ;
; 0.385 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.596      ;
; 0.386 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.597      ;
; 0.387 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.598      ;
; 0.387 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.598      ;
; 0.388 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.599      ;
; 0.389 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.600      ;
; 0.458 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.669      ;
; 0.458 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.669      ;
; 0.458 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.669      ;
; 0.459 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.670      ;
; 0.459 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.670      ;
; 0.461 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.672      ;
; 0.466 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.594      ;
; 0.473 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.684      ;
; 0.473 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.601      ;
; 0.474 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.602      ;
; 0.476 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.604      ;
; 0.477 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.605      ;
; 0.477 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.605      ;
; 0.480 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.691      ;
; 0.499 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.710      ;
; 0.531 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.742      ;
; 0.539 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.667      ;
; 0.540 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.668      ;
; 0.542 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.670      ;
; 0.543 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.671      ;
; 0.643 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.854      ;
; 0.658 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.869      ;
; 0.673 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.107      ; 0.884      ;
; 0.695 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.823      ;
; 0.708 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.836      ;
; 0.751 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.879      ;
; 0.751 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.879      ;
; 0.796 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.924      ;
; 0.796 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.924      ;
; 0.796 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.924      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'                                                                             ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.280 ; read_counter[16] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.406      ;
; 0.299 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.425      ;
; 0.310 ; read_counter[9]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.437      ;
; 0.318 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.444      ;
; 0.323 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.323 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.144      ;
; 0.325 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.451      ;
; 0.400 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.221      ;
; 0.404 ; read_counter[17] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.530      ;
; 0.409 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.409 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.707      ; 1.230      ;
; 0.448 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.574      ;
; 0.458 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.584      ;
; 0.463 ; read_counter[7]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; read_counter[4]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.589      ;
; 0.468 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.595      ;
; 0.472 ; read_counter[6]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.598      ;
; 0.511 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.638      ;
; 0.515 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.641      ;
; 0.522 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.648      ;
; 0.525 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; read_counter[3]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; read_counter[7]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; read_counter[2]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.653      ;
; 0.529 ; read_counter[4]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.656      ;
; 0.534 ; read_counter[8]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.660      ;
; 0.535 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; read_counter[6]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.661      ;
; 0.537 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.663      ;
; 0.553 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.679      ;
; 0.554 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.680      ;
; 0.564 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.690      ;
; 0.577 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.703      ;
; 0.581 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.707      ;
; 0.588 ; read_counter[9]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.714      ;
; 0.592 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.719      ;
; 0.595 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.721      ;
; 0.600 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.726      ;
; 0.601 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.727      ;
; 0.604 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.730      ;
; 0.604 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.730      ;
; 0.624 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.750      ;
; 0.647 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.773      ;
; 0.654 ; read_counter[9]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.780      ;
; 0.655 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.781      ;
; 0.656 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.782      ;
; 0.658 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.784      ;
; 0.658 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.784      ;
; 0.659 ; read_counter[17] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.785      ;
; 0.660 ; read_counter[17] ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.786      ;
; 0.661 ; read_counter[4]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.787      ;
; 0.662 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.788      ;
; 0.666 ; read_counter[8]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.792      ;
; 0.667 ; read_counter[6]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.793      ;
; 0.670 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.796      ;
; 0.673 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.799      ;
; 0.674 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.800      ;
; 0.681 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.807      ;
; 0.694 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.820      ;
; 0.697 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.823      ;
; 0.703 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.829      ;
; 0.710 ; read_counter[1]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.836      ;
; 0.721 ; read_counter[3]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.847      ;
; 0.722 ; read_counter[2]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.848      ;
; 0.723 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.849      ;
; 0.724 ; read_counter[3]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.850      ;
; 0.724 ; read_counter[7]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.850      ;
; 0.724 ; read_counter[4]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.850      ;
; 0.725 ; read_counter[2]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.851      ;
; 0.726 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.852      ;
; 0.728 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.854      ;
; 0.729 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.855      ;
; 0.733 ; read_counter[0]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.859      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.629    ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  DAC_LR_CLK~reg0                                                ; -3.356    ; 0.280 ; N/A      ; N/A     ; -1.285              ;
;  I2C_Protocol:I2C|SCLK                                          ; -1.294    ; 0.217 ; N/A      ; N/A     ; -1.285              ;
;  I2C_Protocol:I2C|finish_flag                                   ; -0.232    ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.729    ; 0.188 ; N/A      ; N/A     ; 1947.627            ;
;  clk                                                            ; -5.629    ; 0.181 ; N/A      ; N/A     ; 9.371               ;
; Design-wide TNS                                                 ; -4221.709 ; 0.0   ; 0.0      ; 0.0     ; -47.545             ;
;  DAC_LR_CLK~reg0                                                ; -40.455   ; 0.000 ; N/A      ; N/A     ; -23.130             ;
;  I2C_Protocol:I2C|SCLK                                          ; -19.395   ; 0.000 ; N/A      ; N/A     ; -19.275             ;
;  I2C_Protocol:I2C|finish_flag                                   ; -0.461    ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -22.374   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                            ; -4139.024 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LR_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDIN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2278     ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; clk                                                            ; 9657     ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; clk                                                            ; 5        ; 1        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; clk                                                            ; 13       ; 61       ; 0        ; 0        ;
; clk                                                            ; DAC_LR_CLK~reg0                                                ; 18       ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; 351      ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; 10       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|SCLK                                          ; 80       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; 0        ; 0        ; 0        ; 40       ;
; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2278     ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; clk                                                            ; 9657     ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; clk                                                            ; 5        ; 1        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; clk                                                            ; 13       ; 61       ; 0        ; 0        ;
; clk                                                            ; DAC_LR_CLK~reg0                                                ; 18       ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; 351      ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; 10       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|SCLK                                          ; 80       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; 0        ; 0        ; 0        ; 40       ;
; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 439   ; 439  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; Target                                                         ; Clock                                                          ; Type      ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; Base      ; Constrained ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; Base      ; Constrained ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; Base      ; Constrained ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk                                                            ; clk                                                            ; Base      ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDIN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACK_LEDR[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DATA    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_LR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDIN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACK_LEDR[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DATA    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_LR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jul 26 17:59:41 2019
Info: Command: quartus_sta Top -c Top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4675 -multiply_by 24 -duty_cycle 50.00 -name {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DAC_LR_CLK~reg0 DAC_LR_CLK~reg0
    Info (332105): create_clock -period 1.000 -name I2C_Protocol:I2C|finish_flag I2C_Protocol:I2C|finish_flag
    Info (332105): create_clock -period 1.000 -name I2C_Protocol:I2C|SCLK I2C_Protocol:I2C|SCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.629           -4139.024 clk 
    Info (332119):    -3.729             -22.374 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.356             -40.455 DAC_LR_CLK~reg0 
    Info (332119):    -1.294             -19.395 I2C_Protocol:I2C|SCLK 
    Info (332119):    -0.232              -0.461 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk 
    Info (332119):     0.403               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.406               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.481               0.000 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.621               0.000 DAC_LR_CLK~reg0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -23.130 DAC_LR_CLK~reg0 
    Info (332119):    -1.285             -19.275 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.285              -5.140 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.622               0.000 clk 
    Info (332119):  1947.627               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.992           -3722.811 clk 
    Info (332119):    -3.217             -19.302 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.944             -34.680 DAC_LR_CLK~reg0 
    Info (332119):    -1.086             -16.260 I2C_Protocol:I2C|SCLK 
    Info (332119):    -0.109              -0.218 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.354               0.000 clk 
    Info (332119):     0.364               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.433               0.000 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.571               0.000 DAC_LR_CLK~reg0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -23.130 DAC_LR_CLK~reg0 
    Info (332119):    -1.285             -19.275 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.285              -5.140 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.643               0.000 clk 
    Info (332119):  1947.628               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.463           -1727.084 clk 
    Info (332119):    -1.614              -9.684 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.150             -11.543 DAC_LR_CLK~reg0 
    Info (332119):    -0.107              -1.550 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.394               0.000 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.181               0.000 clk 
    Info (332119):     0.188               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.217               0.000 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.280               0.000 DAC_LR_CLK~reg0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -18.000 DAC_LR_CLK~reg0 
    Info (332119):    -1.000             -15.000 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.000              -4.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.371               0.000 clk 
    Info (332119):  1947.697               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Fri Jul 26 17:59:45 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


