<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jul 29 20:07:47 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger)
Route         5   e 1.462                                  \POPtimers/Startof2ndMWpulse[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_297_348_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n1524
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_297_348_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n1525
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_297_348_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n1135
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_364_5
Route         1   e 0.020                                  \POPtimers/piecounter/n1678
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_7
Route         1   e 0.020                                  \POPtimers/piecounter/n1679
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_9
Route         1   e 0.020                                  \POPtimers/piecounter/n1680
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_11
Route         1   e 0.020                                  \POPtimers/piecounter/n1681
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_13
Route         1   e 0.020                                  \POPtimers/piecounter/n1682
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_364_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_130[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger)
Route         5   e 1.462                                  \POPtimers/Startof2ndMWpulse[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_297_348_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n1524
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_297_348_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n1136
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_364_3
Route         1   e 0.020                                  \POPtimers/piecounter/n1677
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_5
Route         1   e 0.020                                  \POPtimers/piecounter/n1678
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_7
Route         1   e 0.020                                  \POPtimers/piecounter/n1679
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_9
Route         1   e 0.020                                  \POPtimers/piecounter/n1680
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_11
Route         1   e 0.020                                  \POPtimers/piecounter/n1681
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_13
Route         1   e 0.020                                  \POPtimers/piecounter/n1682
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_364_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_130[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger)
Route         5   e 1.462                                  \POPtimers/Startof2ndMWpulse[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_297_348_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n1524
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_297_348_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n1525
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_297_348_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n1526
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_297_348_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n1527
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_297_348_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n1528
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_297_348_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n1128
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_364_11
Route         1   e 0.020                                  \POPtimers/piecounter/n1681
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_364_13
Route         1   e 0.020                                  \POPtimers/piecounter/n1682
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_364_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_130[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.

Report: 6.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets sampled_modebutton]
            15 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_306__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_306__i0  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_306__i1 to \statemachine/state_306__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_306__i1 to \statemachine/state_306__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_306__i1 (from sampled_modebutton)
Route        14   e 1.865                                  \statemachine/SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i1_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_178
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_306__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_306__i2  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_306__i1 to \statemachine/state_306__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_306__i1 to \statemachine/state_306__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_306__i1 (from sampled_modebutton)
Route        14   e 1.865                                  \statemachine/SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i1_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_178
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_306__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_306__i1  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_306__i1 to \statemachine/state_306__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_306__i1 to \statemachine/state_306__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_306__i1 (from sampled_modebutton)
Route        14   e 1.865                                  \statemachine/SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i1_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_178
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.

Report: 4.220 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.318ns  (62.1% logic, 37.9% route), 9 logic levels.

 Constraint Details:

      6.318ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.522ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         3   e 1.315                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_301_346_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n1506
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_301_346_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n1507
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_301_346_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1508
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_301_346_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n1115
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_363_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1516
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n1517
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n1518
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_363_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_130[15]
                  --------
                    6.318  (62.1% logic, 37.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.318ns  (62.1% logic, 37.9% route), 9 logic levels.

 Constraint Details:

      6.318ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.522ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         3   e 1.315                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_301_346_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n1506
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_301_346_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n1119
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_363_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n1514
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n1515
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1516
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n1517
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n1518
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_363_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_130[15]
                  --------
                    6.318  (62.1% logic, 37.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.318ns  (62.1% logic, 37.9% route), 9 logic levels.

 Constraint Details:

      6.318ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.522ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         3   e 1.315                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_301_346_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n1506
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_301_346_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n1507
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_301_346_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1117
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_363_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n1515
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1516
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n1517
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_363_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n1518
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_363_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_130[15]
                  --------
                    6.318  (62.1% logic, 37.9% route), 9 logic levels.

Report: 6.478 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets clk_2M5]
            989 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_233_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n1588
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n1589
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n1590
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n1591
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n1592
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n1593
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n1594
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n1595
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_233_add_2_17
Route         1   e 0.941                                  \POPtimers/MW3/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/MW3/i1_2_lut
Route         1   e 0.941                                  \POPtimers/n9
LUT4        ---     0.493              B to Z              \POPtimers/i1_4_lut
Route         2   e 1.141                                  n1298
LUT4        ---     0.493              B to Z              \statemachine/i32_4_lut_4_lut
Route         1   e 0.020                                  \statemachine/n16
MUXL5       ---     0.233           ALUT to Z              \statemachine/i31
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_235_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n1624
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n1625
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n1626
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n1627
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n1628
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n1629
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n1630
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_235_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n1631
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_235_add_2_17
Route         1   e 0.941                                  \POPtimers/n458
LUT4        ---     0.493              B to Z              \POPtimers/MW3/i1_2_lut
Route         1   e 0.941                                  \POPtimers/n9
LUT4        ---     0.493              B to Z              \POPtimers/i1_4_lut
Route         2   e 1.141                                  n1298
LUT4        ---     0.493              B to Z              \statemachine/i32_4_lut_4_lut
Route         1   e 0.020                                  \statemachine/n16
MUXL5       ---     0.233           ALUT to Z              \statemachine/i31
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_233_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n1588
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n1589
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n1590
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n1591
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n1592
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n1593
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n1594
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_233_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n1595
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_233_add_2_17
Route         1   e 0.941                                  \POPtimers/MW3/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/MW3/i1_2_lut
Route         1   e 0.941                                  \POPtimers/n9
LUT4        ---     0.493              B to Z              \POPtimers/i1_4_lut
Route         2   e 1.141                                  n1298
LUT4        ---     0.493              B to Z              \statemachine/i2_4_lut_4_lut
Route         1   e 0.020                                  \statemachine/n14
MUXL5       ---     0.233           BLUT to Z              \statemachine/i31
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.

Report: 10.582 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.802 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets sampled_modebutton]      |   100.000 ns|     4.220 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.478 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets clk_2M5]                 |   100.000 ns|    21.164 ns|    14  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  2417 paths, 344 nets, and 591 connections (53.0% coverage)


Peak memory: 63049728 bytes, TRCE: 3125248 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
