// Seed: 2554424126
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    id_61,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    output tri1 id_8,
    output wand id_9,
    output uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output wand id_13,
    input wor id_14,
    output supply0 id_15,
    input wand id_16,
    input wor id_17,
    input wor id_18,
    output supply1 void id_19,
    output wire id_20,
    input tri1 id_21,
    input uwire id_22,
    input supply1 id_23,
    input wor id_24,
    output tri id_25,
    input tri0 id_26,
    output uwire id_27,
    input wor id_28,
    output uwire id_29,
    input wire id_30,
    input tri id_31,
    input wand id_32,
    input tri0 id_33,
    input wand id_34,
    input tri1 id_35,
    input wand id_36,
    output tri0 id_37,
    input tri0 id_38,
    output supply0 id_39,
    output tri1 id_40,
    input tri id_41,
    input uwire id_42,
    output supply0 id_43,
    input supply0 id_44,
    output supply1 id_45,
    input supply0 id_46,
    input tri1 id_47,
    output supply1 id_48,
    output tri1 id_49,
    output uwire id_50,
    input supply1 id_51,
    output tri0 id_52,
    output supply0 void id_53,
    output wire id_54,
    input tri1 id_55,
    input wand id_56,
    input uwire id_57,
    input wor id_58,
    input tri0 id_59
);
  wire id_62;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    output tri1 id_6,
    input uwire id_7,
    output tri1 id_8,
    output tri1 id_9,
    input logic id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri id_13,
    output logic id_14,
    input tri id_15,
    input supply0 id_16,
    input wor id_17,
    input tri id_18,
    input tri id_19,
    input wor id_20,
    input tri0 id_21,
    input tri id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_2,
      id_2,
      id_16,
      id_8,
      id_11,
      id_13,
      id_8,
      id_9,
      id_8,
      id_21,
      id_8,
      id_8,
      id_1,
      id_9,
      id_18,
      id_4,
      id_18,
      id_5,
      id_12,
      id_18,
      id_4,
      id_21,
      id_16,
      id_5,
      id_16,
      id_6,
      id_2,
      id_11,
      id_7,
      id_15,
      id_16,
      id_2,
      id_20,
      id_2,
      id_7,
      id_8,
      id_19,
      id_12,
      id_9,
      id_15,
      id_16,
      id_13,
      id_18,
      id_8,
      id_4,
      id_22,
      id_9,
      id_6,
      id_5,
      id_1,
      id_8,
      id_13,
      id_5,
      id_19,
      id_15,
      id_19,
      id_22,
      id_18
  );
  assign modCall_1.id_43 = 0;
  assign id_9 = (1);
  wire id_25;
  wire id_26;
  always id_14 <= id_10;
endmodule
