,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openlane/designs/soc_core,soc_core,RUN_2022.04.28_12.53.35,flow failed,24h42m39s0ms,-1,-2.2222222222222223,1.5444236880000002,-1,46.03,14812.85,-1,55728,-1,-1,-1,-1,55728,-1,-1,-1,-1,-1,3967333,606062,-16.16,-23.44,-5.5,-5.56,-1,-786.55,-1527.94,-91.76,-92.97,-1,2974285707.0,0.0,58.46,64.76,44.92,50.25,30.56,45853,76612,2586,33341,0,0,0,54148,2323,64,1281,1528,6463,4719,1889,10876,9772,9796,81,900,21470,0,22370,90.9090909090909,11.0,10.0,AREA 0,5,45,1,153.6,153.18,0.5,0.3,sky130_fd_sc_hd,4,3
