
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003285                       # Number of seconds simulated
sim_ticks                                  3285229416                       # Number of ticks simulated
final_tick                               574788152535                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169166                       # Simulator instruction rate (inst/s)
host_op_rate                                   222178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 264102                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896596                       # Number of bytes of host memory used
host_seconds                                 12439.24                       # Real time elapsed on the host
sim_insts                                  2104300637                       # Number of instructions simulated
sim_ops                                    2763727257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       161280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        86144                       # Number of bytes read from this memory
system.physmem.bytes_read::total               251008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        95360                       # Number of bytes written to this memory
system.physmem.bytes_written::total             95360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1260                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          673                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1961                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             745                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  745                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       584434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49092462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       506510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26221609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76405014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       584434                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       506510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1090944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29026892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29026892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29026892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       584434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49092462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       506510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26221609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              105431906                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7878249                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871834                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2507472                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185070                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1411360                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374053                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          206959                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5892                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3380908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15968952                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871834                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581012                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906091                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376830                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666852                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7765906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4477736     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163920      2.11%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298228      3.84%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280117      3.61%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456741      5.88%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475181      6.12%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114610      1.48%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86773      1.12%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412600     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7765906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364527                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026967                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3489862                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       364148                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3179715                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12899                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        719272                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314572                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17870568                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        719272                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3638566                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         121379                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41912                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042383                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202385                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17387281                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69413                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81330                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23095613                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79152799                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79152799                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8182563                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2037                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544579                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2664214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9710                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       227738                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16435023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13833948                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18093                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5008182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13731673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7765906                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2702953     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1437266     18.51%     53.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1274197     16.41%     69.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772647      9.95%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       801452     10.32%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472914      6.09%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209806      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56235      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38436      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7765906                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54783     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17828     21.59%     87.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9946     12.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858171     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109650      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2371731     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493396      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13833948                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.755967                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82557                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005968                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35534451                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21445258                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13374217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13916505                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34340                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       779260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143421                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        719272                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63667                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5654                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16437028                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19720                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2664214                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207552                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13569690                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278096                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264257                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2759450                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048354                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481354                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722425                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13389858                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13374217                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217680                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20095819                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697613                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408925                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5065313                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185365                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7046634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613789                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310354                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3250844     46.13%     46.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493404     21.19%     67.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833283     11.83%     79.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283576      4.02%     83.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272487      3.87%     87.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115104      1.63%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299411      4.25%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89054      1.26%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409471      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7046634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409471                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23074254                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33594069                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 112343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.787825                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787825                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.269318                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.269318                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62745075                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17542836                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18392686                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7878249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2885305                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2348100                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194182                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1222141                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1133274                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          295511                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8578                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3188129                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15763141                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2885305                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1428785                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3309264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         994800                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        484014                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1557564                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        76982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7778769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.496674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4469505     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          177818      2.29%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231206      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          350222      4.50%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          340255      4.37%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          257670      3.31%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152326      1.96%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          231307      2.97%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1568460     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7778769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366237                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000843                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3294916                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       473710                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3187684                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25302                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        797155                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       487997                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18851669                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        797155                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3469672                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          94479                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       124305                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3034138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       259018                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18296751                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           54                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        111427                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        81878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25502412                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85206860                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85206860                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15802889                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9699487                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3842                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2175                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           739899                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1696509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       895455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17225                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       260928                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17000155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13671783                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25557                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5559179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16917692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7778769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757577                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2708383     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1706825     21.94%     56.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1093878     14.06%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       756440      9.72%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       708661      9.11%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       374772      4.82%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       278368      3.58%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82366      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69076      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7778769                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          66979     69.06%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13706     14.13%     83.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16298     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11375715     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193031      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1543      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1349615      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       751879      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13671783                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735383                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              96983                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007094                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35244873                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22563086                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13283321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13768766                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46606                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       653724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227126                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        797155                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55008                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17003829                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       110826                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1696509                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       895455                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7034                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227585                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13405658                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1269321                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       266123                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2003650                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1876703                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            734329                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701604                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13286877                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13283321                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8530455                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23960745                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686075                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356018                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9255056                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11375002                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5628867                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197139                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6981614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154708                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2692842     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2005677     28.73%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       740494     10.61%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       422756      6.06%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       351718      5.04%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168847      2.42%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175598      2.52%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        74082      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       349600      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6981614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9255056                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11375002                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1711114                       # Number of memory references committed
system.switch_cpus1.commit.loads              1042785                       # Number of loads committed
system.switch_cpus1.commit.membars               1544                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1631529                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10252947                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232116                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       349600                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23635883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34805397                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  99480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9255056                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11375002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9255056                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851237                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851237                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174761                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174761                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60323939                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18347753                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17412386                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3088                       # number of misc regfile writes
system.l2.replacements                           1961                       # number of replacements
system.l2.tagsinuse                      32767.933007                       # Cycle average of tags in use
system.l2.total_refs                           630232                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34729                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.147139                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2023.234892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.926971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    649.268029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.970335                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    350.955532                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17228.898241                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12487.679008                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.061744                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.019814                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010710                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.525784                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.381094                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3781                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4146                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7927                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3513                       # number of Writeback hits
system.l2.Writeback_hits::total                  3513                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4146                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7927                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3781                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4146                       # number of overall hits
system.l2.overall_hits::total                    7927                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1260                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          673                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1961                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1260                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          673                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1961                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1260                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          673                       # number of overall misses
system.l2.overall_misses::total                  1961                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       791769                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     78165761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       828119                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     40305579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       120091228                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       791769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     78165761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       828119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     40305579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        120091228                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       791769                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     78165761                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       828119                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     40305579                       # number of overall miss cycles
system.l2.overall_miss_latency::total       120091228                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9888                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3513                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3513                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5041                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4819                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9888                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5041                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4819                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9888                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.249950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.198321                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.198321                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.198321                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52784.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62036.318254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 63701.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59889.419019                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61239.789903                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52784.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62036.318254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 63701.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59889.419019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61239.789903                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52784.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62036.318254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 63701.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59889.419019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61239.789903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  745                       # number of writebacks
system.l2.writebacks::total                       745                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          673                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1961                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1961                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       708174                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70883999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       752484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     36392863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    108737520                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       708174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70883999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       752484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     36392863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    108737520                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       708174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70883999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       752484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     36392863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    108737520                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.198321                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198321                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198321                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47211.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56257.142063                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57883.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54075.576523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55450.035696                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47211.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56257.142063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 57883.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54075.576523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55450.035696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47211.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56257.142063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 57883.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54075.576523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55450.035696                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.926944                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698948                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848153.040590                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.926944                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023921                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868473                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666834                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666834                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666834                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666834                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666834                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666834                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       940668                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       940668                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       940668                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       940668                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       940668                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       940668                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666852                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666852                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666852                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666852                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666852                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666852                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52259.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52259.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52259.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52259.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52259.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52259.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       810396                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       810396                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       810396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       810396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       810396                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       810396                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54026.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54026.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54026.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54026.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54026.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54026.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5041                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223934967                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5297                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42275.810270                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.046965                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.953035                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777527                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222473                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066610                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066610                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503550                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503550                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503550                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503550                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15252                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15252                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15252                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15252                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15252                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    645789824                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    645789824                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    645789824                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    645789824                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    645789824                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    645789824                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518802                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518802                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518802                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518802                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007326                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007326                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006055                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42341.320745                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42341.320745                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42341.320745                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42341.320745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42341.320745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42341.320745                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1255                       # number of writebacks
system.cpu0.dcache.writebacks::total             1255                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10211                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10211                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10211                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10211                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5041                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5041                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5041                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5041                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5041                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    106655004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    106655004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    106655004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    106655004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    106655004                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    106655004                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21157.509224                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21157.509224                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21157.509224                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21157.509224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21157.509224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21157.509224                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970312                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086610740                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190747.459677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970312                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1557545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1557545                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1557545                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1557545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1557545                       # number of overall hits
system.cpu1.icache.overall_hits::total        1557545                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1228858                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1228858                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1228858                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1228858                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1228858                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1228858                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1557564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1557564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1557564                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1557564                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1557564                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1557564                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64676.736842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64676.736842                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64676.736842                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64676.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64676.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64676.736842                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       841119                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       841119                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       841119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       841119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       841119                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       841119                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64701.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64701.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64701.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64701.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64701.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64701.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4819                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170714739                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5075                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33638.372217                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.378032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.621968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884289                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115711                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       965458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         965458                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       664920                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664920                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1638                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1638                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1544                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1630378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1630378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1630378                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1630378                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12284                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          236                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12520                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12520                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    394418278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    394418278                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     15727431                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15727431                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    410145709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    410145709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    410145709                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    410145709                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       977742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       977742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       665156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       665156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1642898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1642898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1642898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1642898                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012564                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012564                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000355                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000355                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32108.293553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32108.293553                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66641.656780                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66641.656780                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32759.241933                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32759.241933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32759.241933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32759.241933                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       136606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        68303                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2258                       # number of writebacks
system.cpu1.dcache.writebacks::total             2258                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7465                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          236                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          236                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4819                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4819                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4819                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4819                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75943453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75943453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75943453                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75943453                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75943453                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75943453                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002933                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002933                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002933                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15759.172650                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15759.172650                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15759.172650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15759.172650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15759.172650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15759.172650                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
