================================================================================ 
Commit: cca772470a754bedbad008b54bfbf194ad2f6558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 16:01:18 2021 +0530 
-------------------------------------------------------------------------------- 
updated doxygen

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 18626b303b2b78c3c2426965fa1bb24b6eb7ff2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Update BIOS Minor Version to 2511_04

Hsd-es-id: N/A
Original commit date: Thu Dec 30 13:25:47 2021 +0530
Change-Id: I6d106ab52a1308d987cb2ec4b066be1cd890ecc4
Original commit hash: 34855408fe70faf502c30deda8ada5ae23b36779

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2e47230f3ab8d1759fa92cbb1c872f227a746cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.74

Thu Dec 30 07:44:59 2021 +0000
Original commit date: Thu Dec 30 07:44:59 2021 +0000
Original commit hash: c6b240ae7b4da7f1aa0013632a948818e3b419fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04ca61801e5b898c107427d65b9ed24efb69b754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010519786][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Set lpmode2gatingdis = 1 and dopgatingdis = 1.

[Feature Description]
Set the below two bits for
lpmode2gatingdis = 1
dopgatingdis = 1

[Resolution]
Set the below two bits for
lpmode2gatingdis = 1
dopgatingdis = 1

[Impacted Area]
Power and Margin

[Register Impacted]
PHY

Hsd-es-id: 15010519786
Original commit date: Thu Dec 30 09:10:42 2021 +0800
Change-Id: Ic5c88fb07f6e0b983e9b23d32507bcfa61c4ebf3
Original commit hash: 76ae9856e69ff2e7684b05264802fdaa3ff8303c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 314e0216df8893aeacf9be47f2d3c1bdb86c395f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.73

Tue Dec 28 18:14:46 2021 +0000
Original commit date: Tue Dec 28 18:14:46 2021 +0000
Original commit hash: 627b8bc1a92bef94d82e4c8b320dd9df294b0e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e974f99092d7bb008fa8aee7d1bb7813de54395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:15 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16015450308][ADL-P ADL-M | LP5] tWCK2CK Spec illegal - WCK leveling training is not aligning WCK to CLK within spec limit values on Gear2

[Issue Description]
At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
random MRC failures in Gear2.

[Resolution]
Subtract 256 PI from trained WckPi value after 'Jedec WCK2K Leveling' training on Gear2 to
keep WCK2CK edge aligned.

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
Phy

Hsd-es-id: 16015450308
Original commit date: Thu Dec 2 17:02:24 2021 +0530
Change-Id: Ic8c69bbd70f7004e857775f30d4cb35e56d206aa
Original commit hash: 4ca09ed34ba80f20b5b83a4221b43351e8d41489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 9397717c7260f85ba36b8b9152fbafe6c3612dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.72

Tue Dec 28 14:29:06 2021 +0000
Original commit date: Tue Dec 28 14:29:06 2021 +0000
Original commit hash: 913d469794a1ec15c88ae2c8911b273be47b0461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3bee1f0a505edc9627f4d6238c95a7dfa54dd48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14015767066][ADL-S ADL-P ADL-M | DDR4] Enable DDR4 for MATS8 Memtest

[Feature Description]
1. Support DDR4 in CPGC-based MATS8 memtest for use in Post Package Repair

[Resolution]
1. Support 64-bit DQ channel
2. Support BG Interleave 2 for DDR4, preserve default BG Interleave 8 for DDR5

Additional changes:
  Update function headers for functions used in MATS8 memtest
  Improve readability of debug messages

[Impacted Area]
DDR4 with PPR enabled only

[Register Impacted]
CPGC

Hsd-es-id: 14015767066
Original commit date: Thu Dec 23 21:22:18 2021 -0800
Change-Id: I97929d484b926884fc398db61d6e4cb3acbfbf25
Original commit hash: f33121f060865302b4a96b0cb40394037da3d7f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: bf45fb9a0c76fc1589d0562568928d6bb6f58eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:09 2021 +0530 
-------------------------------------------------------------------------------- 
Updating Bios_ID to 2511_03

Hsd-es-id: N/A
Original commit date: Tue Dec 28 14:21:12 2021 +0530
Change-Id: I90d694a9d4c8acf62d96bc88d30691e73eafcd66
Original commit hash: 4e6de1504af4452b5de452ab3f85e30b7415dd5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 104e1b97b4431f6d1d077c78125d9d92990ac637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.71

Tue Dec 28 08:09:20 2021 +0000
Original commit date: Tue Dec 28 08:09:20 2021 +0000
Original commit hash: 90c11003c042b2dde71708316a17ecad6b73ed67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1054a5b79e4421ac1b11c443e4bc18f0622c453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010503062][ADL | DDR5 DDR4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation.

[Resolution]
1. Set the rload target with value 30 for all except LP5 freq > 2400.
2. For LP5 freq > 2400, will set the rload target with value 35.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010503062
Original commit date: Thu Dec 23 23:52:03 2021 +0800
Change-Id: I4f2bc06dabbdcabef29147124b0f37c71114cd34
Original commit hash: 5df44e86697b4d23ff41842b953c551e09c24f31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d80f28e132a58b70f48a30955e29b7a1e4c2ef04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:04 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.70

Tue Dec 28 06:04:48 2021 +0000
Original commit date: Tue Dec 28 06:04:48 2021 +0000
Original commit hash: d2e571d8484255ff6f3039104f0eb5c2e0a7df02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e74aa096f3fec0786f4a6a3c1cb5eaf6d883c5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:02 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5] TAT values need to be updated after UiLockCalibration

[Issue Description]
-> tRdRd and tWrRd are dependent on PreAmble value
-> Initial TAT Values are programmed in Mc Config which is executed before UiLockCalibration
-> TAT function picks up 1 tCK preamble value for timing calculation
-> This results in mismatch between PreAmble used for TAT calculation and actual PreAmble

[Resolution]
Program TAT values once again after UiLockCalibration in Phy Init

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [x] Phy [] Both []

Hsd-es-id: 16015451161
Original commit date: Wed Dec 22 13:53:11 2021 +0530
Change-Id: I26c4f2cd0f30a2a49e031f1fbe25b358e9b79f94
Original commit hash: ecdcbe40dcaa83d3187eaf1e1534d71e3120a400

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 824f0f34fab4a74111982fd7a1c5ce7f29f0c0ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:57:01 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.69

Tue Dec 28 04:03:53 2021 +0000
Original commit date: Tue Dec 28 04:03:53 2021 +0000
Original commit hash: db839f2115c61fd24f93b54ce6fea16b8cdf1e46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 375e9e663f90a349ac7d50a033b1cc0556f42c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:59 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][15010501548][ADL-P ADL-M | LP5] Correct tWTR for LP5.

[Feature Description]
1. Correct tWTR for LP5.

[Resolution]
1. Correct tWTR for LP5. 14ns for LP5 ByteMode, 12ns for LP5 x16.

[Impacted Area]
Timing

[Register Impacted]
MC, DRAM

Hsd-es-id: 15010501548
Original commit date: Thu Dec 23 14:51:01 2021 +0800
Change-Id: Ia2062691458ebdf264e1c34b143edcb36c37733d
Original commit hash: a50e5f5195cdc1657a8279f7cc9af9427709f95c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 585b182339ddd365caded59792120ca4f6daa0df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.68

Tue Dec 28 02:05:43 2021 +0000
Original commit date: Tue Dec 28 02:05:43 2021 +0000
Original commit hash: e3e6cf7a699578cf6704ba4634bcb8b3295f46ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db802f16abc84b3d4b2c727b38de8812c0687e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010478185][ADL-P ADL-M | LP5] Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY

[Feature Description]
Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY

[Resolution]
Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY
1. At the entry of SDL DCC training, enable the RDQS toggle mode.
2. At the end of SDL DCC training, disable the RDQS toggle mode.

[Impacted Area]
LP5 Duty Cycle

[Register Impacted]
PHY and DRAM

Hsd-es-id: 15010478185
Original commit date: Wed Dec 22 21:59:39 2021 +0800
Change-Id: I86ddb784d77fd5ad38b80a1660c9f8702e4e14db
Original commit hash: 22e523d5f73c99f2b340b86ef915d1425403b6d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5f7df7103ab772096e412c972e37c39bc1319cab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.67

Mon Dec 27 12:35:51 2021 +0000
Original commit date: Mon Dec 27 12:35:51 2021 +0000
Original commit hash: 8a1912aaffe7be3da12c9e78cdc55f3665c6a312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3961114daa38267624c9344dd89c175328baa8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.66

Mon Dec 27 02:42:51 2021 +0000
Original commit date: Mon Dec 27 02:42:51 2021 +0000
Original commit hash: 1a2bd313d41dbb157a9bdcc99cb4b0f362ce0545

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7486e5b53a714d47b513db4a53e128e574467b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508986979] Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Feature Description]
1. Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Resolution]
1. Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Impacted Area]
LP5 BG and 16 Bank Mode

[Register Impacted]
MC

Hsd-es-id: 1508986979
Original commit date: Sun Dec 26 21:26:33 2021 +0800
Change-Id: I5dba7fb55a0cef46c28428fb61cd38c6eace345a
Original commit hash: cb244faca4a7e451ff22ba20e63e9b5571ccc378

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 1644e09f17af31c3c73e092cfb8eb0d5acf236df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.65

Fri Dec 24 01:52:49 2021 +0000
Original commit date: Fri Dec 24 01:52:49 2021 +0000
Original commit hash: 9cc1de511eeea83670d59d11f8e16e62a247551c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3341b8db541083d31d5119f0c9ff82c78c3860fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010485602][ADL-S ADL-P ADL-M| DDR5] DDR5 ODT Update

[Feature Description]
1. Update the DDR5 ODT initial value.
2. Call UpdateSampOdtTiming at the end of receive enable training.
3. Update the RxC, RxR, dqtx_cmn_txeqenntap = 2; dqtx_cmn_txeqcompcoeff0 = 0; dqtx_cmn_txeqcompcoeff1 = 0; dqtx_cmn_txeqcompcoeff2 = 1 for DDR5.

[Resolution]
1. Update the DDR5 ODT initial value.
2. Call UpdateSampOdtTiming at the end of receive enable training.
3. Update the RxC, RxR, dqtx_cmn_txeqenntap = 2; dqtx_cmn_txeqcompcoeff0 = 0; dqtx_cmn_txeqcompcoeff1 = 0; dqtx_cmn_txeqcompcoeff2 = 1 for DDR5.

[Impacted Area]
DDR5 TX and RX Margin

[Register Impacted]
PHY

Hsd-es-id: 15010485602
Original commit date: Wed Dec 15 12:59:25 2021 +0800
Change-Id: I4b9dc69c0f0ff16f569053e66fe704179cadfc6d
Original commit hash: 01ea74d1e74218f725ee98ff8530f19e89ff2f36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: cae369f0cde55cfd1ef212da3b3b90d2d2867498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.64

Fri Dec 24 01:03:55 2021 +0000
Original commit date: Fri Dec 24 01:03:55 2021 +0000
Original commit hash: 72b5c87b14a775cb1d9f94b20d1adcddc0f14982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bedf24eb4a9faab11ac0484592b92072ef4afa33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010361658][ADL-S ADL-P ADL-M | DDR4 DDR5] DIMM ODT Training Update

[Feature Description]
1. DIMM ODT Training Update
2. Enable Write Driver Strength Training for DDR4.
3. Update the initial DIMM ODT value.

[Resolution]
1. Add MrcWeakReadTimingCentering for DDR4 before MrcEarlyWriteTimingCentering2D.
2. Add MrcWriteDsTraining for DDR4 frequency >= 2933.
3. Move the MrcReadEQTraining after MrcDimmDFETrainingr.
4. Enable MrcWeakWriteTimingCentering for DDR4.
5. Update the initial ODT table value for DDR4.
6. Avoid scaning hi-z for RTT_WR by removing 0xFFFF, 80 in Ddr4DimmRttWrVals.
7. Call the UpdateSampOdtTiming at the end of receive enable training.
6. Add the UPMFilterEnable, TestUpmArray, CliffsFilterEnable support in TrainDDROptParam, not enabled.
7. Rename MrcDimmOdtTraining to DimmOdtTrainingDDR5 for DDR5.
8. Update OdtPark40001R1RVals from  {48, 48, 48}; to {48, 40, 34}; for DDR5.
9. Skip Hi-Z during DIMM ODT training.
9. Add MrcReadTimingCentering2D at the end of ODT park and Nom ODT training.
10. Add MrcWriteTimingCentering2D at the end of OdtWr training.
11. Update the RxC, RxR, rxbias_cmn_tailctl, rxbias_cmn_biasicomp, rxbias_cmn_vrefsel, dqrx_cmn_rxmctlecap, dqrx_cmn_rxmctleeq, dqrx_cmn_rxmctleres for DDR4 based on nn table from EV.
12. Program dqtx_cmn_txeqenntap = 2, dqtx_cmn_txeqcompcoeff0 = 0,  dqtx_cmn_txeqcompcoeff1 = 2,dqtx_cmn_txeqcompcoeff2 = 2 for DDR4 based on EV nn table.
13. Set TXTCO = 0 to align with full BIOS.

[Impacted Area]
Margin

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010361658
Original commit date: Sun Nov 28 23:56:09 2021 -0800
Change-Id: Iffc2ec08d168dba3812f95bd7b6be61e435a3aed
Original commit hash: c45e9e2394f8c068ec004e15ce819e08c17d5524

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 951e023fae317c0e17d233cf511513afdbf4f7fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.63

Tue Dec 21 14:16:42 2021 +0000
Original commit date: Tue Dec 21 14:16:42 2021 +0000
Original commit hash: d9d85b09d6df37ce08b184af217429908e70510f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8705e985354a02d9c696aa372b3c920a62d0dba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:35 2021 +0530 
-------------------------------------------------------------------------------- 
[Feature][ADL MRC]MATS8 Memtest for use in Post Package Repair

Adding functionality for DDR5 and LPDDR5 Post Package Repair.
Adds CPGC based memory test to stress DRAM addresses, and logs any failing Rows/Banks

Added use of Generic MRH to send PREpb command to target BA/BG
Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC

Additional Changes:
LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting

Hsd-es-id: 22012119723
Original commit date: Mon Oct 11 21:10:29 2021 -0700
Change-Id: I93c1598de437195e0f3ec70f525b00bf6cbec4f0
Original commit hash: f481b0d89998333b120b0bffa150ccd90b78f899

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 6334638d85bf1a069fe670f7af16ac12b2030a0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.62

Tue Dec 21 10:55:10 2021 +0000
Original commit date: Tue Dec 21 10:55:10 2021 +0000
Original commit hash: afdaa62a57be61f9aa84db4eea92fadf84b62dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2f3dea7ec52183508788f8e6b600e6af6714f21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010461392][LP5] Program MC and PHY LP5 bank mode

[Feature Description]
Program MC and PHY LP5 bank mode

[Resolution]
Program MC and PHY LP5 bank mode
1. MC: lpddr5_bg_mode:
00 - 4  BG Mode
01 - 8  Banks
10 - 16 Banks
2. PHY: lp_bank_mode: LP5 Mode Select. 00 - 8 Bank Mode; 01 - 16 Bank Mode; 10 - BG Mode

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC and PHY

Hsd-es-id: 15010461392
Original commit date: Tue Dec 21 11:51:26 2021 +0800
Change-Id: I1b03478b35a5fc7b229af713f34e75b9e89a7ff8
Original commit hash: fc3ab577e3125c0b91b9ce88f0b0d6b47640e1e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 966f6220885c69a7c403800fc1d3a62a79a2a884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.61

Mon Dec 20 11:25:18 2021 +0000
Original commit date: Mon Dec 20 11:25:18 2021 +0000
Original commit hash: 4fd3261a19d54313069e47b5b7a0304c1f9a364f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa33428e093ee1da828a236f27c37dae7039968b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509247207][LP5] MRC shall support LPDDR5 16banks and bgmode

[Feature Description]
1. MRC shall support LPDDR5 16banks and bgmode
2. Add a setup option "LP5 Bank Mode" to control the LP5 bank mode. The default value is Auto.
   The Auto means It's BG mode when the frequency is > 3200 or it's 16 Bank Mode.

[Resolution]
1. MRC shall support LPDDR5 16banks and bgmode
2. Add a setup option "LP5 Bank Mode" to control the LP5 bank mode. The default value is Auto.
   The Auto means It's BG mode when the frequency is > 3200 or it's 16 Bank Mode.
3. Update ODTLoff, tFAW, tWTR, tWTR_L, tWTR_S accordingly.
4. Add a LPx parameter to indicate it's LPx DRAM or not.
5. Add the tCWL support for frequency >= 6400.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 1509247207
Original commit date: Mon Nov 29 00:08:31 2021 +0800
Change-Id: I0f39b884c0076d8d50f5a030de1eeca838271d5d
Original commit hash: 5d92a822cb0ef4eed827d554e86a2de5ae496fc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: b1f21ca41dc7eaf1cc86851cf232140146ab0903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.60

Fri Dec 17 14:55:05 2021 +0000
Original commit date: Fri Dec 17 14:55:05 2021 +0000
Original commit hash: e33623cf0323fa1aa320cd739adc86aeaef1c7e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 501eb2880acd7410f22de5de3a1aaa9ebbd04689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010440362][ADL-S BGA | DDR5 DDR4] Update the FirstDimmBitMask and Add FirstDimmBitMaskEcc

[Feature Description]
Update the FirstDimmBitMask and Add FirstDimmBitMaskEcc
1. FirstDimmBitMask: control the first DIMM bit mask for non-ECC DIMM.
2. FirstDimmBitMaskEcc: control the first DIMM bit mask for ECC DIMM.

The DIMM bit mask will be used to check whether the DIMM population  1DPC in a 2DPC board is POR or not. If POR, will run POR frequency. If not POR, it will reduce the frequency by 1 bin.
For example, 0x9 is 1001b, and it means MC0 D0 and MC1 D1 need to be populated firstly.
             0x0D is 1101b and it means MC0 D0, and MC1 D0 or MC1 D1 need to be populated firstly.

[Resolution]
Set the FirstDimmBitMaskEcc with 0x09 for ADL-S BGA DDR5 SODIMM board.
Update the FirstDimmBitMask from 0xA to 0xD for ADL-S BGA DDR5 SODIMM board.

[Impacted Area]
ADL-S BGA DDR5

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010440362
Original commit date: Tue Dec 14 21:48:02 2021 +0800
Change-Id: Ic07e4841957ee98a3166c659dab3352026c8a7a8
Original commit hash: 075480f24d2f54ea9c7d605348a2c19f99e7e403

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: f754ad97a7fd180962b6f0fd7d60f439f3f13a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.59

Fri Dec 17 09:10:44 2021 +0000
Original commit date: Fri Dec 17 09:10:44 2021 +0000
Original commit hash: ca9e419d4727f16418b8408c4ec1914adf1bf7ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92a76cf85fb0c08def3b061bac5d470c13a97141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015343629][ADL-S BGA | DDR4] Reduce the ODT delay by 2 for DDR4

[Feature Description]
Reduce the ODT delay by 2 for DDR4

[Resolution]
Reduce the ODT delay by 2 for DDR4

[Impacted Area]
DDR4

[Register Impacted]
PHY

Hsd-es-id: 16015343629
Original commit date: Thu Dec 2 22:13:51 2021 +0800
Change-Id: I7bdb5c011e064a33468cbec01c366d044d06e5dd
Original commit hash: d11cd0ab927ca3c2867ecd58b318c6c7f64e47da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: fc2d8ca8cba912d23a7b7388acf24b05f20d51c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:15 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][15010503062][ADL | DDR5 DDR4 LP5] Rload update"

This reverts commit 640e4d571b90a619bfed32353eede45cdf400984.

Hsd-es-id: 15010503062
Original commit date: Tue Dec 28 01:02:17 2021 -0700
Change-Id: I1608aafd5b057659c3b701eff07ce84eb2119c32
Original commit hash: a462e57997cd5ce1140112f25499b78f6be6671d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b98b118233794f32b6d7f8a65aa7cdc44e1cff00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 30 15:56:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010503062][ADL | DDR5 DDR4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation.

[Resolution]
1. Set the rload target with value 30 for all except LP5 freq > 2400.
2. For LP5 freq > 2400, will set the rload target with value 35.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010503062
Original commit date: Thu Dec 23 23:52:03 2021 +0800
Change-Id: I4f2bc06dabbdcabef29147124b0f37c71114cd34
Original commit hash: 640e4d571b90a619bfed32353eede45cdf400984

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
